TimeQuest Timing Analyzer report for DE0_NANO
Fri Apr 01 13:18:12 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Summary
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 61. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 64. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Propagation Delay
 75. Minimum Propagation Delay
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Slow 1200mV 0C Model Metastability Summary
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 89. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 91. Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
100. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Removal: 'CLOCK_50'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Output Enable Times
113. Minimum Output Enable Times
114. Output Disable Times
115. Minimum Output Disable Times
116. Fast 1200mV 0C Model Metastability Summary
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Propagation Delay
123. Minimum Propagation Delay
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Recovery Transfers
132. Removal Transfers
133. Report TCCS
134. Report RSKM
135. Unconstrained Paths
136. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.4%      ;
;     Processor 3            ;  14.3%      ;
;     Processor 4            ;   7.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; nios_mtl/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Apr 01 13:17:58 2016 ;
; nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.sdc        ; OK     ; Fri Apr 01 13:17:59 2016 ;
; DE0_NANO.SDC                                              ; OK     ; Fri Apr 01 13:17:59 2016 ;
+-----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 96.77 MHz  ; 96.77 MHz       ; CLOCK_50                                                 ;      ;
; 104.4 MHz  ; 104.4 MHz       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 165.62 MHz ; 165.62 MHz      ; altera_reserved_tck                                      ;      ;
; 176.62 MHz ; 176.62 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -19.852 ; -553.055      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.946  ; -114.658      ;
; CLOCK_50                                                 ; -1.536  ; -1.536        ;
; altera_reserved_tck                                      ; 46.981  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.306 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; altera_reserved_tck                                      ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.771 ; -108.206      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.416 ; -4.832        ;
; CLOCK_50                                                 ; 16.364 ; 0.000         ;
; altera_reserved_tck                                      ; 47.754 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.893 ; 0.000         ;
; altera_reserved_tck                                      ; 0.928 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.916 ; 0.000         ;
; CLOCK_50                                                 ; 2.983 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.746  ; 0.000         ;
; CLOCK_50                                                 ; 9.483  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.902 ; 0.000         ;
; altera_reserved_tck                                      ; 49.542 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                                              ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -19.852 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 18.880     ;
; -19.797 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 18.822     ;
; -19.744 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 18.769     ;
; -19.706 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 18.734     ;
; -19.446 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 18.474     ;
; -19.220 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 18.245     ;
; -18.282 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.898     ; 16.945     ;
; -17.399 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 16.425     ;
; -16.479 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.917     ; 15.123     ;
; -15.799 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 14.816     ;
; -15.132 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.917     ; 13.776     ;
; -14.289 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 13.306     ;
; -13.287 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.916     ; 11.932     ;
; -12.727 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.916     ; 11.372     ;
; -11.690 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.920     ; 10.331     ;
; -11.568 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 10.214     ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.932 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 9.233      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.775 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 9.072      ;
; -10.648 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.949      ;
; -10.648 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.949      ;
; -10.648 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.949      ;
; -10.648 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.949      ;
; -10.648 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.949      ;
; -10.644 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.946      ;
; -10.644 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.946      ;
; -10.644 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.946      ;
; -10.644 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.946      ;
; -10.644 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.946      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.626 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.927      ;
; -10.623 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[12] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.538     ; 9.646      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.548 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.848      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.537 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.260     ; 8.838      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.532 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.259     ; 8.834      ;
; -10.529 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.829      ;
; -10.529 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.829      ;
; -10.529 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.829      ;
; -10.529 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.829      ;
; -10.529 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.829      ;
; -10.529 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.829      ;
; -10.529 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.261     ; 8.829      ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.946 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 2.240      ;
; -2.884 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 2.180      ;
; -2.884 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 2.180      ;
; -2.884 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 2.180      ;
; -2.884 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 2.180      ;
; -2.884 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 2.180      ;
; -2.884 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 2.180      ;
; -2.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.998      ;
; -2.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.998      ;
; -2.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.998      ;
; -2.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.998      ;
; -2.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.998      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.641 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.937      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.518 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.814      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.506     ; 2.180      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.506     ; 2.180      ;
; -2.458 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.522     ; 2.105      ;
; -2.458 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.522     ; 2.105      ;
; -2.458 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.522     ; 2.105      ;
; -2.458 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.522     ; 2.105      ;
; -2.458 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.522     ; 2.105      ;
; -2.458 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.522     ; 2.105      ;
; -2.458 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.522     ; 2.105      ;
; -2.458 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.522     ; 2.105      ;
; -2.367 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.664      ;
; -2.366 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.663      ;
; 1.705  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.930      ;
; 1.763  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.874      ;
; 1.763  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.874      ;
; 1.763  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.874      ;
; 1.763  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.874      ;
; 1.763  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.874      ;
; 1.763  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.874      ;
; 1.917  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.720      ;
; 1.917  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.720      ;
; 1.917  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.720      ;
; 1.917  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.720      ;
; 1.917  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.720      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[1]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.112  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.525      ;
; 2.118  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.941     ; 5.886      ;
; 2.118  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.941     ; 5.886      ;
; 2.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.307     ; 5.370      ;
; 2.269  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.307     ; 5.369      ;
; 2.357  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.282      ;
; 2.384  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.255      ;
; 2.415  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.226      ;
; 2.415  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.226      ;
; 2.415  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.226      ;
; 2.415  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.226      ;
; 2.415  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.226      ;
; 2.415  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.226      ;
; 2.425  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.214      ;
; 2.442  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.199      ;
; 2.442  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.199      ;
; 2.442  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.199      ;
; 2.442  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.199      ;
; 2.442  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.199      ;
; 2.442  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.199      ;
; 2.483  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.158      ;
; 2.483  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.158      ;
; 2.483  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.158      ;
; 2.483  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.158      ;
; 2.483  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.158      ;
; 2.483  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.158      ;
; 2.569  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.072      ;
; 2.569  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.072      ;
; 2.569  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.072      ;
; 2.569  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.072      ;
; 2.569  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.072      ;
; 2.596  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.045      ;
; 2.596  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.045      ;
; 2.596  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.304     ; 5.045      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                     ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.536 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.362      ; 3.430      ;
; 9.666  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 10.267     ;
; 9.702  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 10.231     ;
; 9.749  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.058     ; 10.188     ;
; 9.785  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.058     ; 10.152     ;
; 9.795  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.058     ; 10.142     ;
; 9.831  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.058     ; 10.106     ;
; 9.936  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 9.997      ;
; 9.971  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 9.976      ;
; 9.972  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 9.961      ;
; 9.980  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 9.967      ;
; 10.024 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 9.909      ;
; 10.059 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 9.874      ;
; 10.067 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.079     ; 9.849      ;
; 10.067 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.079     ; 9.849      ;
; 10.077 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.843      ;
; 10.077 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.843      ;
; 10.131 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 9.816      ;
; 10.150 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.770      ;
; 10.150 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.770      ;
; 10.167 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 9.780      ;
; 10.205 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 9.725      ;
; 10.205 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 9.725      ;
; 10.240 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.079     ; 9.676      ;
; 10.240 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.079     ; 9.676      ;
; 10.251 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 9.696      ;
; 10.281 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 9.666      ;
; 10.284 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.079     ; 9.632      ;
; 10.284 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.079     ; 9.632      ;
; 10.435 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.058     ; 9.502      ;
; 10.436 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.058     ; 9.501      ;
; 10.463 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.085     ; 9.447      ;
; 10.463 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.085     ; 9.447      ;
; 10.463 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.085     ; 9.447      ;
; 10.476 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.430      ;
; 10.476 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.430      ;
; 10.476 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.430      ;
; 10.506 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 9.424      ;
; 10.506 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 9.424      ;
; 10.532 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 9.398      ;
; 10.532 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 9.398      ;
; 10.559 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.085     ; 9.351      ;
; 10.559 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.085     ; 9.351      ;
; 10.559 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.085     ; 9.351      ;
; 10.571 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 9.376      ;
; 10.575 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 9.372      ;
; 10.591 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.329      ;
; 10.591 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.329      ;
; 10.591 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.329      ;
; 10.623 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.285      ;
; 10.623 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.285      ;
; 10.623 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.285      ;
; 10.623 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.285      ;
; 10.626 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.280      ;
; 10.626 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.280      ;
; 10.626 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.280      ;
; 10.657 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.255      ;
; 10.657 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.255      ;
; 10.657 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.255      ;
; 10.657 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.255      ;
; 10.660 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.260      ;
; 10.660 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 9.260      ;
; 10.667 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.241      ;
; 10.670 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.236      ;
; 10.670 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.236      ;
; 10.670 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.089     ; 9.236      ;
; 10.706 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.206      ;
; 10.706 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.206      ;
; 10.706 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.206      ;
; 10.706 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.206      ;
; 10.712 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.200      ;
; 10.734 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.279      ; 9.540      ;
; 10.750 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.083     ; 9.162      ;
; 10.758 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.278      ; 9.515      ;
; 10.770 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.279      ; 9.504      ;
; 10.772 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.283      ; 9.506      ;
; 10.779 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.283      ; 9.499      ;
; 10.780 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.282      ; 9.497      ;
; 10.782 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.287      ; 9.500      ;
; 10.782 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.283      ; 9.496      ;
; 10.785 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 9.137      ;
; 10.785 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 9.137      ;
; 10.785 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 9.137      ;
; 10.785 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 9.137      ;
; 10.800 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 9.130      ;
; 10.800 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 9.130      ;
; 10.817 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.283      ; 9.461      ;
; 10.820 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.088      ;
; 10.820 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.088      ;
; 10.820 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.088      ;
; 10.820 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.087     ; 9.088      ;
; 10.840 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 9.082      ;
; 10.841 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.282      ; 9.436      ;
; 10.843 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[7]  ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.084     ; 9.068      ;
; 10.843 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[15] ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.084     ; 9.068      ;
; 10.843 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[19] ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.084     ; 9.068      ;
; 10.843 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[13] ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.084     ; 9.068      ;
; 10.843 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[12] ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.084     ; 9.068      ;
; 10.843 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[4]  ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.084     ; 9.068      ;
; 10.853 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.283      ; 9.425      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 3.189      ;
; 47.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 3.153      ;
; 47.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.953      ;
; 47.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.730      ;
; 47.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.623      ;
; 47.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.518      ;
; 47.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.512      ;
; 47.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.365      ;
; 47.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.360      ;
; 47.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.312      ;
; 47.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.284      ;
; 47.932 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.244      ;
; 47.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.204      ;
; 48.025 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.161      ;
; 48.125 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.062      ;
; 48.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.863      ;
; 48.615 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.572      ;
; 49.088 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.098      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.739      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.739      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.739      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.739      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.739      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.739      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.739      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.739      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.686      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.686      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.686      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.686      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.686      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.686      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.686      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.686      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.329      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.329      ;
; 95.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.296      ;
; 95.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.296      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.281      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.281      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.281      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.244      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.244      ;
; 95.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.219      ;
; 95.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.219      ;
; 95.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.219      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.184      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.184      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.184      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.184      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.184      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.184      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.184      ;
; 95.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.184      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.072      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.072      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.889      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.889      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.889      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.889      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.889      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.889      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.889      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.797      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.785      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.785      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.785      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.785      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.785      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.785      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.785      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.778      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.778      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.778      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.778      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.778      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.778      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.778      ;
; 96.137 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.777      ;
; 96.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.741      ;
; 96.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.741      ;
; 96.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.726      ;
; 96.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.726      ;
; 96.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.726      ;
; 96.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.721      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.702      ;
; 96.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.700      ;
; 96.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.688      ;
; 96.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.688      ;
; 96.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.688      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.871      ;
; 0.309 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.874      ;
; 0.311 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.876      ;
; 0.314 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.879      ;
; 0.316 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.881      ;
; 0.319 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.883      ;
; 0.326 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.890      ;
; 0.330 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.894      ;
; 0.332 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.896      ;
; 0.332 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.896      ;
; 0.347 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.911      ;
; 0.349 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.914      ;
; 0.351 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.917      ;
; 0.352 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.917      ;
; 0.357 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|bad_jump                                                                                                                                                                                                                                                                   ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|bad_jump                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                            ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                    ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                         ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                    ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                        ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                         ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                               ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.365 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.599      ;
; 0.367 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|sync2_udr                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.601      ;
; 0.368 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.870      ;
; 0.370 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_compare_op[1]                                                                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.590      ;
; 0.372 ; LT_SPI:Surf|SPI_state.S_Wait                                                                                                                                                                                                                                                                                                       ; LT_SPI:Surf|SPI_state.S_Addr                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[3]                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|readdata[3]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[4]                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.390 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.608      ;
; 0.441 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.025      ;
; 0.444 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.028      ;
; 0.444 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.028      ;
; 0.447 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.031      ;
; 0.448 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.032      ;
; 0.451 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.036      ;
; 0.502 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.721      ;
; 0.549 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.555 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.555 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.557 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.558 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.560 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.560 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.793      ;
; 0.570 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.807      ;
; 0.575 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.595 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.813      ;
; 0.595 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.813      ;
; 0.609 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.694 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.914      ;
; 0.700 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.919      ;
; 0.700 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.918      ;
; 0.701 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.920      ;
; 0.709 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.927      ;
; 0.712 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.262     ; 0.607      ;
; 0.712 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.930      ;
; 0.726 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau         ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.593      ;
; 0.737 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.955      ;
; 0.740 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.958      ;
; 0.749 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.967      ;
; 0.782 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.999      ;
; 0.822 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.406      ;
; 0.822 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.406      ;
; 0.822 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.406      ;
; 0.824 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.408      ;
; 0.824 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.409      ;
; 0.825 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.410      ;
; 0.826 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.057      ;
; 0.826 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.058      ;
; 0.827 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.058      ;
; 0.830 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.061      ;
; 0.830 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.061      ;
; 0.830 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.061      ;
; 0.831 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.062      ;
; 0.831 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.062      ;
; 0.831 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.832 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.838 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.076      ;
; 0.843 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.844 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.077      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                            ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                            ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                            ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                           ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.379 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.389 ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.391 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.892      ;
; 0.391 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.391 ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.394 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.398 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.398 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.901      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.901      ;
; 0.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.409 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.911      ;
; 0.411 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.630      ;
; 0.413 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.632      ;
; 0.416 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.416 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.416 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.473 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.692      ;
; 0.475 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.694      ;
; 0.478 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                            ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.499 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.718      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.721      ;
; 0.503 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.722      ;
; 0.503 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.722      ;
; 0.511 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                             ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.729      ;
; 0.511 ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.730      ;
; 0.517 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                            ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.521 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.739      ;
; 0.522 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.740      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.369 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.602      ;
; 0.372 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.590      ;
; 0.373 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.607      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.608      ;
; 0.393 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.611      ;
; 0.393 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.611      ;
; 0.393 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.611      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.617      ;
; 0.424 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.642      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.670      ;
; 0.477 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.696      ;
; 0.479 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.697      ;
; 0.480 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.700      ;
; 0.487 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.496 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.715      ;
; 0.498 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.716      ;
; 0.499 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.499 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.500 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.501 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.501 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.502 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.720      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.739      ;
; 0.523 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.756      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.742      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.744      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.744      ;
; 0.533 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.751      ;
; 0.538 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.756      ;
; 0.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.756      ;
; 0.547 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.766      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.774      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.780      ;
; 0.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.783      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.784      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.794      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.771 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.877     ; 1.455      ;
; -2.771 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.877     ; 1.455      ;
; -2.771 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.877     ; 1.455      ;
; -2.633 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 1.668      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.624 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.660      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.448 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 1.455      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.414 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 1.452      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 1.314      ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.416 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.712      ;
; -2.416 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.712      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.680      ;
; 2.198  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.722      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.293      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.293      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.293      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.293      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.293      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.342  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.308     ; 5.295      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.289      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.286      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 5.285      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 5.285      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 5.285      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 5.285      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 5.285      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 5.285      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 5.285      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 5.285      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.307     ; 5.295      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.307     ; 5.295      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
; 2.343  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.283      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.364 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 3.770      ;
; 16.364 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 3.770      ;
; 16.364 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 3.770      ;
; 16.364 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 3.770      ;
; 16.364 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 3.770      ;
; 16.364 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 3.770      ;
; 16.364 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 3.770      ;
; 16.364 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 3.770      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.402      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.393      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.387      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.387      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|counter_is_running                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.387      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.387      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.387      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|force_reload                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.387      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.402      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.402      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.402      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.401      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|delayed_unxcounter_is_zeroxx0                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.387      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.394      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.401      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.401      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.401      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.512 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.398      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.401      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.401      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.401      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.401      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.401      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.401      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.400      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.397      ;
; 16.513 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.389      ;
; 16.521 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.393      ;
; 16.521 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.393      ;
; 16.521 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.393      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.417      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.417      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.417      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.417      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.417      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.417      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[16]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.417      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[17]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[18]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.418      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[30]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[17]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[18]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[19]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[20]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[21]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.411      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[22]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[23]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
; 16.523 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[24]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.413      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.416      ;
; 47.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.416      ;
; 48.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.675      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.416      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.416      ;
; 97.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.382      ;
; 97.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.382      ;
; 97.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.382      ;
; 97.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.382      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.205      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.205      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.205      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.111      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.111      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.111      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.111      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.111      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.111      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.111      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.111      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.112      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.057      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.919      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.919      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.919      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.910      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.910      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.910      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.910      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.877      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.877      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.877      ;
; 98.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
; 98.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
; 98.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.655      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.465      ;
; 98.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.306      ;
; 98.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.306      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.893 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.112      ;
; 1.300 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.046     ; 1.562      ;
; 1.300 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.046     ; 1.562      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 1.510 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.724      ;
; 4.720 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.817     ; 3.160      ;
; 4.720 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.817     ; 3.160      ;
; 4.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.582      ;
; 4.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.582      ;
; 4.783 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.589      ;
; 4.783 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.589      ;
; 4.783 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.589      ;
; 4.783 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.589      ;
; 4.783 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.589      ;
; 4.783 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.589      ;
; 4.783 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.589      ;
; 4.783 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.589      ;
; 4.862 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.685      ;
; 4.862 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.685      ;
; 4.886 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.692      ;
; 4.886 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.692      ;
; 4.886 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.692      ;
; 4.886 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.692      ;
; 4.886 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.692      ;
; 4.886 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.692      ;
; 4.886 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.692      ;
; 4.886 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.692      ;
; 4.969 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.817     ; 3.409      ;
; 4.969 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.817     ; 3.409      ;
; 4.996 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.817     ; 3.436      ;
; 4.996 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.817     ; 3.436      ;
; 5.034 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.857      ;
; 5.034 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.857      ;
; 5.058 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.864      ;
; 5.058 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.864      ;
; 5.058 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.864      ;
; 5.058 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.864      ;
; 5.058 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.864      ;
; 5.058 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.864      ;
; 5.058 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.864      ;
; 5.058 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.864      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.822     ; 3.585      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.581      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.581      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.581      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.581      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.581      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.581      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.581      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.581      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.816     ; 3.591      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.816     ; 3.591      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 3.587      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.819     ; 3.588      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.819     ; 3.588      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.819     ; 3.588      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.819     ; 3.588      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.819     ; 3.588      ;
; 5.150 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.819     ; 3.588      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.928  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.146      ;
; 0.928  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.146      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.507      ;
; 1.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.507      ;
; 1.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.507      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.504      ;
; 1.521  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.735      ;
; 1.521  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.735      ;
; 1.521  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.735      ;
; 1.521  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.735      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.741      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.741      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.741      ;
; 1.539  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.753      ;
; 1.539  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.753      ;
; 1.539  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.753      ;
; 1.624  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.835      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.944      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.944      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.944      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.944      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.944      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.944      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.944      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.944      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.946      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.947      ;
; 1.799  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.017      ;
; 1.799  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.017      ;
; 1.799  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.017      ;
; 1.978  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.214      ;
; 1.978  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.214      ;
; 1.978  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.214      ;
; 1.978  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.214      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.234      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.234      ;
; 51.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 1.538      ;
; 51.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.332      ; 2.234      ;
; 51.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.332      ; 2.234      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 1.916 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.157      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.063 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.003     ; 1.306      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.036     ; 1.308      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.269 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.005     ; 1.510      ;
; 2.272 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.007     ; 1.511      ;
; 2.434 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.372     ; 1.308      ;
; 2.434 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.372     ; 1.308      ;
; 2.434 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.372     ; 1.308      ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.983 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.218      ;
; 2.983 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[17]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.218      ;
; 2.983 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.218      ;
; 2.983 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.218      ;
; 2.983 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.218      ;
; 2.984 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.219      ;
; 2.986 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.218      ;
; 2.986 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.218      ;
; 2.986 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.218      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.218      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.227      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.219      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.226      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.223      ;
; 2.995 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.214      ;
; 2.996 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.212      ;
; 2.996 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.212      ;
; 2.996 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|counter_is_running                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.212      ;
; 2.996 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.212      ;
; 2.996 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.212      ;
; 2.996 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|force_reload                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.212      ;
; 2.996 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|delayed_unxcounter_is_zeroxx0                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.212      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[27]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[16]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.237      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[17]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[18]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.238      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.233      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[30]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.233      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[17]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.233      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[18]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.233      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[19]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.233      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[20]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.233      ;
; 3.010 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[21]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.231      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[15]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                            ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                             ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]                                             ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[1]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[0]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[10]         ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[1]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[2]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[3]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[4]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[5]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[6]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[8]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[9]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[0]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[1]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[2]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[3]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[4]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[5]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[6]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[7]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[8]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[9]          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                                                                     ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]                                             ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]                                             ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                  ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                  ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0]                                            ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                            ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                            ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                            ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                            ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0]                                            ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1]                                            ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                            ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD                                                  ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ;
; 14.914 ; 15.130       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau         ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                            ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                            ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                            ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                            ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                            ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                            ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                            ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                            ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.542 ; 49.758       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ;
; 49.543 ; 49.759       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.543 ; 49.759       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                    ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                            ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                               ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                               ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                               ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                      ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                      ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                         ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                         ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                         ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                         ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                         ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                      ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                               ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                               ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.591 ; 49.775       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.643  ; 4.325  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.183  ; 2.791  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 2.249  ; 2.855  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.413  ; 2.979  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 3.643  ; 4.325  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.298  ; 0.475  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.298  ; 0.475  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.163  ; 0.384  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.163  ; 0.384  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.100 ; 0.098  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.257 ; -0.010 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; -0.026 ; 0.207  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.630  ; 5.209  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.630  ; 5.209  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.183  ; 3.400  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.772  ; 7.001  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.758 ; -2.364 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.758 ; -2.364 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.850 ; -2.433 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -2.022 ; -2.574 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.329 ; -2.952 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.016  ; -0.154 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.016  ; -0.154 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.550  ; 0.311  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.159  ; -0.038 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.398  ; 0.208  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.550  ; 0.311  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.328  ; 0.103  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.883 ; -4.447 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.883 ; -4.447 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.345  ; 0.124  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.615 ; -1.810 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.770  ; 6.718  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.770  ; 6.718  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 9.214  ; 8.986  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.440  ; 6.390  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.922  ; 6.905  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.110  ; 6.119  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.892  ; 6.833  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.900  ; 6.870  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 8.316  ; 8.090  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.729  ; 6.732  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 9.214  ; 8.986  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 7.893  ; 7.575  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.581  ; 5.595  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 6.491  ; 6.614  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.550  ; 5.544  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 6.677  ; 6.674  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 6.194  ; 6.131  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.893  ; 7.575  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 8.175  ; 7.872  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.988  ; 5.983  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 8.175  ; 7.872  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 6.167  ; 6.171  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 6.028  ; 6.070  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 6.269  ; 6.272  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.537  ; 5.528  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 5.267  ; 5.302  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 6.526  ; 6.515  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 6.526  ; 6.515  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 6.015  ; 6.042  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.845  ; 5.927  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 6.296  ; 6.338  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 5.333  ; 5.370  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 5.897  ; 5.893  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 5.944  ; 5.871  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 6.210  ; 6.164  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.692  ; 4.665  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.330  ; 4.313  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.365  ; 4.339  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.469  ; 4.443  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.843  ; 3.807  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.588  ; 3.542  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.737  ; 3.680  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.862  ; 3.801  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.327  ; 4.355  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.013  ; 3.995  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.354  ; 4.308  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.692  ; 4.665  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.313  ; 4.284  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.742  ; 3.734  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.342  ; 4.322  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.342  ; 4.322  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.142  ; 4.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.407  ; 4.401  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.975  ; 3.930  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.322  ; 6.028  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.249  ; 7.231  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.981  ; 6.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.249  ; 7.231  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.823  ; 5.731  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.974  ; 5.935  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.234  ; 6.219  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.859  ; 6.726  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.506  ; 6.525  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.681  ; 5.599  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.006  ; 5.922  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.595  ; 6.501  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.112  ; 6.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.534  ; 6.389  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.118  ; 5.974  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.419  ; 6.262  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.851  ; 5.814  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.930  ; 6.893  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.542  ; 4.505  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.784  ; 3.750  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.542  ; 4.505  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.589  ; 4.562  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.278  ; 5.262  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.453 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.551 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.369 ; 11.899 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.536  ; 6.483  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.536  ; 6.483  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.904  ; 5.909  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.221  ; 6.169  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.684  ; 6.664  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 5.904  ; 5.909  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.654  ; 6.595  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.665  ; 6.634  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 8.101  ; 7.870  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.497  ; 6.496  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.962  ; 8.729  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 4.973  ; 4.964  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.002  ; 5.012  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.871  ; 5.986  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.973  ; 4.964  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 6.052  ; 6.045  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 5.590  ; 5.527  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.297  ; 6.978  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.960  ; 4.948  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.390  ; 5.382  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.570  ; 7.265  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.562  ; 5.562  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.428  ; 5.465  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.660  ; 5.659  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.960  ; 4.948  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.698  ; 4.728  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.761  ; 4.793  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.906  ; 5.892  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 5.416  ; 5.438  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.253  ; 5.328  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.686  ; 5.723  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.761  ; 4.793  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 5.302  ; 5.296  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 5.348  ; 5.275  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.606  ; 5.558  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.533 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.462 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.086  ; 3.038  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.801  ; 3.782  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.833  ; 3.804  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.933  ; 3.904  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.331  ; 3.293  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.086  ; 3.038  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.230  ; 3.171  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.349  ; 3.287  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.796  ; 3.819  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.492  ; 3.472  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.825  ; 3.778  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.150  ; 4.121  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.786  ; 3.755  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.232  ; 3.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.618  ; 3.614  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.811  ; 3.787  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.618  ; 3.614  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.876  ; 3.867  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.458  ; 3.411  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.791  ; 5.494  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.230  ; 4.139  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.663  ; 5.601  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.929  ; 5.881  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.329  ; 4.244  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.688  ; 4.623  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.952  ; 4.907  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.471  ; 5.396  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.211  ; 5.200  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.409  ; 4.311  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.502  ; 4.411  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.840  ; 4.763  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.429  ; 4.404  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.651  ; 4.558  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.230  ; 4.139  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.822  ; 4.736  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.306  ; 4.245  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.310  ; 5.341  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.274  ; 3.238  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.274  ; 3.238  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.002  ; 3.962  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.051  ; 4.022  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.712  ; 4.693  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.903 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.001 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.118  ; 9.648  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.967 ; 5.847 ; 6.480 ; 6.360 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.769 ; 5.649 ; 6.269 ; 6.149 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.001 ; 3.868 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.724 ; 5.602 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.724 ; 5.602 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.001 ; 3.868 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.130 ; 6.010 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.256 ; 6.134 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.217 ; 6.095 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.217 ; 6.095 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.034 ; 3.901 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.584 ; 6.451 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.236 ; 6.103 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.549 ; 6.416 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.549 ; 6.416 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.246 ; 4.113 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.549 ; 6.416 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.549 ; 6.416 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.256 ; 6.134 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.457 ; 3.324 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.139 ; 5.017 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.139 ; 5.017 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.457 ; 3.324 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.524 ; 5.404 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.650 ; 5.528 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.613 ; 5.491 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.613 ; 5.491 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.489 ; 3.356 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.937 ; 5.804 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.603 ; 5.470 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.904 ; 5.771 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.904 ; 5.771 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.693 ; 3.560 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.904 ; 5.771 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.904 ; 5.771 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.650 ; 5.528 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.913     ; 4.046     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.671     ; 5.793     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.671     ; 5.793     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.913     ; 4.046     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.114     ; 6.234     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.225     ; 6.347     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.195     ; 6.317     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.195     ; 6.317     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.921     ; 4.054     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.528     ; 6.661     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.209     ; 6.342     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.496     ; 6.629     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.496     ; 6.629     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.148     ; 4.281     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.496     ; 6.629     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.496     ; 6.629     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.225     ; 6.347     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.367     ; 3.500     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.084     ; 5.206     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.084     ; 5.206     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.367     ; 3.500     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.504     ; 5.624     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.616     ; 5.738     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.587     ; 5.709     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.587     ; 5.709     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.375     ; 3.508     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.878     ; 6.011     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.571     ; 5.704     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.848     ; 5.981     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.848     ; 5.981     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.593     ; 3.726     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.848     ; 5.981     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.848     ; 5.981     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.616     ; 5.738     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.449 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 107.34 MHz ; 107.34 MHz      ; CLOCK_50                                                 ;      ;
; 116.01 MHz ; 116.01 MHz      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 189.54 MHz ; 189.54 MHz      ; altera_reserved_tck                                      ;      ;
; 198.49 MHz ; 198.49 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -17.652 ; -491.344      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.630  ; -101.979      ;
; CLOCK_50                                                 ; -1.369  ; -1.369        ;
; altera_reserved_tck                                      ; 47.362  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.300 ; 0.000         ;
; altera_reserved_tck                                      ; 0.311 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.377 ; -92.478       ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.134 ; -4.268        ;
; CLOCK_50                                                 ; 16.743 ; 0.000         ;
; altera_reserved_tck                                      ; 48.078 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.804 ; 0.000         ;
; altera_reserved_tck                                      ; 0.836 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683 ; 0.000         ;
; CLOCK_50                                                 ; 2.674 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.743  ; 0.000         ;
; CLOCK_50                                                 ; 9.485  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.893 ; 0.000         ;
; altera_reserved_tck                                      ; 49.502 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                                              ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -17.652 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.341     ; 16.872     ;
; -17.535 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 16.756     ;
; -17.520 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.341     ; 16.740     ;
; -17.508 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 16.729     ;
; -17.288 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.341     ; 16.508     ;
; -17.019 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 16.240     ;
; -16.230 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.667     ; 15.124     ;
; -15.407 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 14.629     ;
; -14.621 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.687     ; 13.495     ;
; -13.971 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.348     ; 13.184     ;
; -13.447 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.687     ; 12.321     ;
; -12.628 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.348     ; 11.841     ;
; -11.783 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.686     ; 10.658     ;
; -11.236 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.686     ; 10.111     ;
; -10.348 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.691     ; 9.218      ;
; -10.214 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.686     ; 9.089      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.723  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.292      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.567  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.997     ; 8.131      ;
; -9.488  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.057      ;
; -9.488  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.057      ;
; -9.488  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.057      ;
; -9.488  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.057      ;
; -9.488  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.057      ;
; -9.484  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 8.054      ;
; -9.484  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 8.054      ;
; -9.484  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 8.054      ;
; -9.484  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 8.054      ;
; -9.484  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 8.054      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.468  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 8.037      ;
; -9.426  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[12] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.343     ; 8.644      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.386  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.955      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.371  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 7.940      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.370  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.938      ;
; -9.353  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.921      ;
; -9.353  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.921      ;
; -9.353  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.921      ;
; -9.353  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.921      ;
; -9.353  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.921      ;
; -9.353  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.921      ;
; -9.353  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 7.921      ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.630 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 2.032      ;
; -2.589 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.993      ;
; -2.589 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.993      ;
; -2.589 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.993      ;
; -2.589 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.993      ;
; -2.589 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.993      ;
; -2.589 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.993      ;
; -2.417 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.820      ;
; -2.417 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.820      ;
; -2.417 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.820      ;
; -2.417 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.820      ;
; -2.417 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.820      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.336 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.739      ;
; -2.254 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.437     ; 1.986      ;
; -2.254 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.437     ; 1.986      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.239 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.642      ;
; -2.168 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 1.887      ;
; -2.168 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 1.887      ;
; -2.168 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 1.887      ;
; -2.168 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 1.887      ;
; -2.168 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 1.887      ;
; -2.168 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 1.887      ;
; -2.168 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 1.887      ;
; -2.168 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 1.887      ;
; -2.113 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.517      ;
; -2.112 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.516      ;
; 2.582  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 5.343      ;
; 2.638  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 5.289      ;
; 2.638  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 5.289      ;
; 2.638  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 5.289      ;
; 2.638  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 5.289      ;
; 2.638  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 5.289      ;
; 2.638  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 5.289      ;
; 2.774  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 5.152      ;
; 2.774  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 5.152      ;
; 2.774  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 5.152      ;
; 2.774  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 5.152      ;
; 2.774  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 5.152      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[1]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.019     ; 4.985      ;
; 2.959  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.690     ; 5.296      ;
; 2.959  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.690     ; 5.296      ;
; 3.101  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 4.826      ;
; 3.103  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 4.824      ;
; 3.153  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.017     ; 4.775      ;
; 3.178  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.017     ; 4.750      ;
; 3.209  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.721      ;
; 3.209  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.721      ;
; 3.209  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.721      ;
; 3.209  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.721      ;
; 3.209  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.721      ;
; 3.209  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.721      ;
; 3.218  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.017     ; 4.710      ;
; 3.234  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.696      ;
; 3.234  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.696      ;
; 3.234  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.696      ;
; 3.234  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.696      ;
; 3.234  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.696      ;
; 3.234  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.696      ;
; 3.274  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.656      ;
; 3.274  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.656      ;
; 3.274  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.656      ;
; 3.274  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.656      ;
; 3.274  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.656      ;
; 3.274  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.656      ;
; 3.345  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.016     ; 4.584      ;
; 3.345  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.016     ; 4.584      ;
; 3.345  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.016     ; 4.584      ;
; 3.345  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.016     ; 4.584      ;
; 3.345  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.016     ; 4.584      ;
; 3.370  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.016     ; 4.559      ;
; 3.370  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.016     ; 4.559      ;
; 3.370  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.016     ; 4.559      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                     ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.369 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.190      ; 3.091      ;
; 10.684 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.054     ; 9.257      ;
; 10.709 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.054     ; 9.232      ;
; 10.778 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.050     ; 9.167      ;
; 10.780 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.050     ; 9.165      ;
; 10.803 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.050     ; 9.142      ;
; 10.805 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.050     ; 9.140      ;
; 10.909 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.054     ; 9.032      ;
; 10.927 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 9.025      ;
; 10.934 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.054     ; 9.007      ;
; 10.943 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 9.009      ;
; 10.983 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.054     ; 8.958      ;
; 10.992 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.070     ; 8.933      ;
; 10.992 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.070     ; 8.933      ;
; 11.008 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.054     ; 8.933      ;
; 11.085 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.844      ;
; 11.085 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.844      ;
; 11.088 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.841      ;
; 11.088 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.841      ;
; 11.122 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 8.830      ;
; 11.147 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 8.805      ;
; 11.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.059     ; 8.750      ;
; 11.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.059     ; 8.750      ;
; 11.189 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 8.763      ;
; 11.213 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.070     ; 8.712      ;
; 11.213 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.070     ; 8.712      ;
; 11.214 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 8.738      ;
; 11.261 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.070     ; 8.664      ;
; 11.261 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.070     ; 8.664      ;
; 11.342 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.050     ; 8.603      ;
; 11.345 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.050     ; 8.600      ;
; 11.377 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.542      ;
; 11.377 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.542      ;
; 11.377 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.542      ;
; 11.427 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.072     ; 8.496      ;
; 11.427 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.072     ; 8.496      ;
; 11.427 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.072     ; 8.496      ;
; 11.430 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.059     ; 8.506      ;
; 11.430 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.059     ; 8.506      ;
; 11.463 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.059     ; 8.473      ;
; 11.463 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.059     ; 8.473      ;
; 11.473 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.072     ; 8.450      ;
; 11.473 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.072     ; 8.450      ;
; 11.473 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.072     ; 8.450      ;
; 11.479 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 8.473      ;
; 11.486 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 8.466      ;
; 11.514 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.077     ; 8.404      ;
; 11.514 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.077     ; 8.404      ;
; 11.514 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.077     ; 8.404      ;
; 11.514 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.077     ; 8.404      ;
; 11.528 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 8.402      ;
; 11.528 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 8.402      ;
; 11.528 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 8.402      ;
; 11.553 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.078     ; 8.364      ;
; 11.555 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.364      ;
; 11.555 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.364      ;
; 11.555 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.364      ;
; 11.588 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.341      ;
; 11.588 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.341      ;
; 11.603 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.316      ;
; 11.603 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.316      ;
; 11.603 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.076     ; 8.316      ;
; 11.608 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.255      ; 8.642      ;
; 11.608 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 8.314      ;
; 11.608 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 8.314      ;
; 11.608 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 8.314      ;
; 11.608 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 8.314      ;
; 11.610 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 8.312      ;
; 11.610 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 8.312      ;
; 11.610 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 8.312      ;
; 11.610 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.073     ; 8.312      ;
; 11.626 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.255      ; 8.624      ;
; 11.635 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 8.619      ;
; 11.637 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.255      ; 8.613      ;
; 11.647 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.074     ; 8.274      ;
; 11.649 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.074     ; 8.272      ;
; 11.702 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 8.552      ;
; 11.704 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 8.550      ;
; 11.713 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[7]  ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 8.207      ;
; 11.713 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[15] ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 8.207      ;
; 11.713 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[19] ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 8.207      ;
; 11.713 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[13] ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 8.207      ;
; 11.713 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[12] ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 8.207      ;
; 11.713 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[4]  ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.075     ; 8.207      ;
; 11.720 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 8.534      ;
; 11.720 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.209      ;
; 11.720 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.209      ;
; 11.720 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.209      ;
; 11.720 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.066     ; 8.209      ;
; 11.722 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 8.532      ;
; 11.729 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.059     ; 8.207      ;
; 11.729 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.059     ; 8.207      ;
; 11.729 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.263      ; 8.529      ;
; 11.729 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 8.525      ;
; 11.731 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]     ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.263      ; 8.527      ;
; 11.733 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 8.521      ;
; 11.739 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.077     ; 8.179      ;
; 11.739 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.077     ; 8.179      ;
; 11.739 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.077     ; 8.179      ;
; 11.739 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.077     ; 8.179      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.859      ;
; 47.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.835      ;
; 47.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.650      ;
; 47.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.453      ;
; 47.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.390      ;
; 47.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.255      ;
; 47.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.238      ;
; 48.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.128      ;
; 48.114 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.110      ;
; 48.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.081      ;
; 48.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.031      ;
; 48.225 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.004      ;
; 48.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.981      ;
; 48.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.939      ;
; 48.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.864      ;
; 48.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.668      ;
; 48.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.401      ;
; 49.260 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 0.974      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.247      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.247      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.247      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.247      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.247      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.247      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.247      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.247      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.227      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.227      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.227      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.227      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.227      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.227      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.227      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.227      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.881      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.881      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.851      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.851      ;
; 96.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.850      ;
; 96.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.850      ;
; 96.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.850      ;
; 96.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.827      ;
; 96.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.827      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.826      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.826      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.826      ;
; 96.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.744      ;
; 96.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.744      ;
; 96.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.744      ;
; 96.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.744      ;
; 96.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.744      ;
; 96.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.744      ;
; 96.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.744      ;
; 96.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.744      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.649      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.649      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.469      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.469      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.469      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.469      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.469      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.469      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.469      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.424      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.375      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.375      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.375      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.375      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.375      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.375      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.375      ;
; 96.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.374      ;
; 96.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.366      ;
; 96.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.366      ;
; 96.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.366      ;
; 96.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.366      ;
; 96.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.366      ;
; 96.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.366      ;
; 96.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.366      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.348      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.348      ;
; 96.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.347      ;
; 96.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.347      ;
; 96.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.347      ;
; 96.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.322      ;
; 96.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.314      ;
; 96.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.311      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.314      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.294      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.294      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.806      ;
; 0.305 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.812      ;
; 0.306 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.813      ;
; 0.307 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.814      ;
; 0.307 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.814      ;
; 0.311 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|bad_jump                                                                                                                                                                                                                                                                   ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|bad_jump                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                            ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                    ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.818      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                         ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                    ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.316 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.822      ;
; 0.320 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                        ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                         ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                               ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.827      ;
; 0.321 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.827      ;
; 0.323 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.829      ;
; 0.325 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.538      ;
; 0.331 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.544      ;
; 0.331 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_compare_op[1]                                                                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; LT_SPI:Surf|SPI_state.S_Wait                                                                                                                                                                                                                                                                                                       ; LT_SPI:Surf|SPI_state.S_Addr                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.531      ;
; 0.333 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|sync2_udr                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.546      ;
; 0.336 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.843      ;
; 0.337 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                                                                                     ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|t_pause                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.845      ;
; 0.339 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.846      ;
; 0.339 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[4]                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[3]                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|readdata[3]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.325 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.326 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.331 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.530      ;
; 0.334 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.547      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.381 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.581      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.591      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.431 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.630      ;
; 0.433 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.634      ;
; 0.438 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.439 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.441 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.640      ;
; 0.449 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.449 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.451 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.451 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.453 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.652      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.667      ;
; 0.470 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.683      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.681      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.685      ;
; 0.489 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.688      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.694      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.699      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.702      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.705      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.710      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.711      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.715      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.327 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.538      ;
; 0.347 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.403 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.929      ;
; 0.417 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.944      ;
; 0.419 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.946      ;
; 0.419 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.946      ;
; 0.423 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.950      ;
; 0.424 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.951      ;
; 0.463 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.661      ;
; 0.494 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.498 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.503 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.504 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.507 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.513 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.726      ;
; 0.514 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.516 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.533 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.535 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.546 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.744      ;
; 0.632 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 0.544      ;
; 0.634 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.833      ;
; 0.639 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.838      ;
; 0.640 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.839      ;
; 0.642 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.840      ;
; 0.646 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.844      ;
; 0.651 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.849      ;
; 0.653 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau         ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.259     ; 0.538      ;
; 0.670 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.868      ;
; 0.672 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.870      ;
; 0.683 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.881      ;
; 0.723 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.919      ;
; 0.738 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.936      ;
; 0.738 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.936      ;
; 0.739 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.739 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.741 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.939      ;
; 0.743 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.745 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.746 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.958      ;
; 0.746 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.958      ;
; 0.746 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.747 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.747 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.748 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.748 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.946      ;
; 0.749 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.752 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.753 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.754 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.967      ;
; 0.756 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.283      ;
; 0.756 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.283      ;
; 0.756 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.284      ;
; 0.757 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.284      ;
; 0.757 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.758 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.285      ;
; 0.758 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.285      ;
; 0.759 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.760 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.337 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                            ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                            ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                            ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                           ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.345 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.352 ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.551      ;
; 0.354 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.358 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.366 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.367 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.566      ;
; 0.371 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.572      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.378 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.577      ;
; 0.384 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.830      ;
; 0.391 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.837      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.846      ;
; 0.403 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.849      ;
; 0.420 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.619      ;
; 0.420 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.619      ;
; 0.422 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.621      ;
; 0.431 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                            ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.443 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.642      ;
; 0.445 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.644      ;
; 0.447 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.646      ;
; 0.462 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.466 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                            ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.471 ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                             ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.670      ;
; 0.473 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.671      ;
; 0.475 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.673      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.377 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.646     ; 1.292      ;
; -2.377 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.646     ; 1.292      ;
; -2.377 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.646     ; 1.292      ;
; -2.256 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.334     ; 1.483      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 1.479      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.091 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 1.292      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -2.062 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 1.294      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
; -1.940 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 1.170      ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.134 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.537      ;
; -2.134 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.537      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 2.999  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 5.086      ;
; 3.044  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.801     ; 5.125      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.733      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.728      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.728      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.728      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.728      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.737      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.026     ; 4.731      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.730      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 4.739      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.737      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.018     ; 4.739      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.728      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.729      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.726      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.726      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.737      ;
; 3.188  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.737      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.743 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.374      ;
; 16.743 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.374      ;
; 16.743 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.374      ;
; 16.743 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.374      ;
; 16.743 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.374      ;
; 16.743 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.374      ;
; 16.743 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.374      ;
; 16.743 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.374      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.021      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.020      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.905 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.017      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.012      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.005      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.005      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|counter_is_running                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.005      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.005      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.005      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|force_reload                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.005      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|delayed_unxcounter_is_zeroxx0                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.005      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.016      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.012      ;
; 16.906 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.008      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.012      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.012      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[17]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.012      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.012      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.013      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.012      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.013      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.013      ;
; 16.914 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.012      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[6]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[14]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[12]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[30]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[9]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[5]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[4]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.025      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[17]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[18]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[19]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[20]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[21]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.026      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[22]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[23]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[24]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[25]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[26]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[27]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[28]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[29]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[31]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.028      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.031      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.031      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.032      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.032      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.032      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.032      ;
; 16.915 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.032      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.143      ;
; 48.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.143      ;
; 48.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.513      ;
; 97.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.143      ;
; 97.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.143      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.113      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.113      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.113      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.113      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.973      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.973      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.973      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.890      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.873      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.873      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.873      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.873      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.873      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.873      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.873      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.873      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.813      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.712      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.712      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.712      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.705      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.705      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.705      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.705      ;
; 98.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.679      ;
; 98.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.679      ;
; 98.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.679      ;
; 98.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.482      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.481      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.481      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.481      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.299      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.164      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.164      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.804 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 0.804 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 0.804 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 0.804 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 0.804 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 0.804 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 0.804 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 1.157 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.034     ; 1.418      ;
; 1.157 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.034     ; 1.418      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.411      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 1.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.576      ;
; 4.199 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 2.859      ;
; 4.199 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 2.859      ;
; 4.204 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 3.207      ;
; 4.204 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 3.207      ;
; 4.225 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.214      ;
; 4.225 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.214      ;
; 4.225 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.214      ;
; 4.225 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.214      ;
; 4.225 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.214      ;
; 4.225 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.214      ;
; 4.225 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.214      ;
; 4.225 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.214      ;
; 4.293 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 3.296      ;
; 4.293 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 3.296      ;
; 4.314 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.303      ;
; 4.314 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.303      ;
; 4.314 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.303      ;
; 4.314 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.303      ;
; 4.314 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.303      ;
; 4.314 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.303      ;
; 4.314 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.303      ;
; 4.314 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.303      ;
; 4.432 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.092      ;
; 4.432 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.092      ;
; 4.447 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 3.450      ;
; 4.447 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 3.450      ;
; 4.453 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.113      ;
; 4.453 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.113      ;
; 4.468 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.457      ;
; 4.468 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.457      ;
; 4.468 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.457      ;
; 4.468 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.457      ;
; 4.468 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.457      ;
; 4.468 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.457      ;
; 4.468 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.457      ;
; 4.468 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 3.457      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.592     ; 3.206      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.592     ; 3.206      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.592     ; 3.206      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.592     ; 3.206      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.592     ; 3.206      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.592     ; 3.206      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.592     ; 3.206      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.592     ; 3.206      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.215      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.215      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.215      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.215      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.215      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.214      ;
; 4.554 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.215      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.035      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.035      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.196      ;
; 1.164  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.360      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.369      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.369      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.369      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.587      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.587      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.584      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.584      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.584      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.584      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.587      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.589      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.589      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.589      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.679      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.765      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.765      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.765      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.765      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.765      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.765      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.765      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.765      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.770      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.774      ;
; 1.639  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.839      ;
; 1.639  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.839      ;
; 1.639  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.839      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.008      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.008      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.008      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.008      ;
; 1.819  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.032      ;
; 1.819  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.032      ;
; 50.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.355      ; 1.389      ;
; 51.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.365      ; 2.032      ;
; 51.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.365      ; 2.032      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.683 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.045      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.821 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.869     ; 1.185      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 1.858 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.190      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.019 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.871     ; 1.381      ;
; 2.028 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.874     ; 1.387      ;
; 2.156 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.199     ; 1.190      ;
; 2.156 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.199     ; 1.190      ;
; 2.156 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.199     ; 1.190      ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.674 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[21]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.887      ;
; 2.674 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[17]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.887      ;
; 2.674 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.887      ;
; 2.674 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.888      ;
; 2.674 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[7]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.887      ;
; 2.674 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.888      ;
; 2.674 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[4]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.888      ;
; 2.674 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.887      ;
; 2.675 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[19]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.888      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.887      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.880      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.880      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|counter_is_running                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.880      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[2]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.880      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.880      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|force_reload                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.880      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.896      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.896      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.895      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|delayed_unxcounter_is_zeroxx0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.880      ;
; 2.682 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.887      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.896      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.896      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.896      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.896      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.896      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.896      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.896      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.896      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.683 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[10]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.884      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.898      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.898      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.895      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.887      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.887      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.887      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.895      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.895      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_src2_use_imm                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.898      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_valid                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.898      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.888      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.888      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.893      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.888      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.888      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.888      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.893      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.893      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.893      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.893      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.893      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.893      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.889      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.905      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.905      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.905      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.905      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.905      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.905      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.905      ;
; 2.696 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.905      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Write                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                             ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                             ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                             ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                             ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                             ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                                             ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                            ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                            ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                            ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                            ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]                                             ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]                                             ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]                                             ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                             ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]                                             ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]                                             ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]                                             ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]                                             ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]                                             ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                                                                     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[1]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[0]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[10]         ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[1]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[2]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[3]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[4]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[5]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[6]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[8]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[9]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[0]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[1]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[2]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[3]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[4]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[5]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[6]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[7]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[8]          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[9]          ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]                                             ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]                                             ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                  ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                  ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0]                                            ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                            ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                            ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                            ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                            ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0]                                            ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1]                                            ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                            ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD                                                  ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau         ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                            ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                            ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                            ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                            ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                            ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                            ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                            ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                            ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.502 ; 49.718       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.502 ; 49.718       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                    ;
; 49.502 ; 49.718       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.233  ; 3.772 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.894  ; 2.406 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.961  ; 2.462 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.115  ; 2.577 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 3.233  ; 3.772 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.280  ; 0.511 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.280  ; 0.511 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.168  ; 0.413 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.168  ; 0.413 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.071 ; 0.159 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.206 ; 0.060 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; -0.002 ; 0.258 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.078  ; 4.536 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.078  ; 4.536 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.095  ; 3.393 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.669  ; 6.962 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.519 ; -2.028 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.519 ; -2.028 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.608 ; -2.092 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.769 ; -2.220 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.044 ; -2.550 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.003  ; -0.223 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.003  ; -0.223 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.469  ; 0.210  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.121  ; -0.103 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.340  ; 0.115  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.469  ; 0.210  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.273  ; 0.020  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.414 ; -3.863 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.414 ; -3.863 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.190  ; -0.069 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.757 ; -2.017 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.130  ; 5.999  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.130  ; 5.999  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.300  ; 7.874  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 5.828  ; 5.715  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.268  ; 6.170  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 5.522  ; 5.475  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.238  ; 6.139  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.243  ; 6.100  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 7.460  ; 7.087  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.097  ; 6.029  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.300  ; 7.874  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 7.125  ; 6.693  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.054  ; 4.990  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.931  ; 5.943  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.035  ; 4.968  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 6.099  ; 5.978  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 5.634  ; 5.477  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.125  ; 6.693  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 7.385  ; 6.940  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.462  ; 5.400  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.385  ; 6.940  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.624  ; 5.578  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.500  ; 5.467  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.719  ; 5.665  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.016  ; 4.916  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.803  ; 4.767  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.957  ; 5.854  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.957  ; 5.854  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 5.483  ; 5.431  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.347  ; 5.329  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.745  ; 5.665  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.846  ; 4.821  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 5.387  ; 5.278  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 5.429  ; 5.293  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.647  ; 5.492  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.728 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.651 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.281  ; 4.168  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.952  ; 3.848  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.009  ; 3.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.103  ; 4.003  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.523  ; 3.453  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.285  ; 3.233  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.427  ; 3.329  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.540  ; 3.467  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.972  ; 3.939  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.696  ; 3.614  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.961  ; 3.866  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.281  ; 4.168  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.929  ; 3.823  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.437  ; 3.377  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.989  ; 3.916  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.989  ; 3.916  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.794  ; 3.751  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.007  ; 3.921  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.643  ; 3.556  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.717  ; 5.294  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.582  ; 6.475  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.362  ; 6.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.582  ; 6.475  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.282  ; 5.172  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.443  ; 5.347  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.643  ; 5.559  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.240  ; 6.004  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.892  ; 5.809  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.161  ; 5.068  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.461  ; 5.343  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.995  ; 5.864  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.552  ; 5.472  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.948  ; 5.797  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.562  ; 5.437  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.853  ; 5.651  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.327  ; 5.228  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.277  ; 6.133  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.179  ; 4.097  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.467  ; 3.392  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.179  ; 4.097  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.189  ; 4.083  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.849  ; 4.686  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.664 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.773 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.615 ; 10.990 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.907  ; 5.779  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.907  ; 5.779  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.326  ; 5.277  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 5.619  ; 5.507  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.041  ; 5.945  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 5.326  ; 5.277  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.013  ; 5.915  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.020  ; 5.878  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 7.255  ; 6.880  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 5.876  ; 5.807  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.061  ; 7.636  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 4.509  ; 4.441  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.527  ; 4.462  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.367  ; 5.375  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.509  ; 4.441  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.529  ; 5.410  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 5.084  ; 4.929  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.583  ; 6.152  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.491  ; 4.392  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.918  ; 4.855  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.835  ; 6.390  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.073  ; 5.025  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.954  ; 4.919  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.165  ; 5.109  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.491  ; 4.392  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.285  ; 4.248  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.327  ; 4.299  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.393  ; 5.291  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.938  ; 4.885  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.808  ; 4.786  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.189  ; 5.109  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.327  ; 4.299  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.846  ; 4.738  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.886  ; 4.752  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.097  ; 4.944  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.303 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.225 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.827  ; 2.773  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.468  ; 3.365  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.523  ; 3.442  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.613  ; 3.513  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.055  ; 2.984  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.827  ; 2.773  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.964  ; 2.866  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.999  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.487  ; 3.452  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.219  ; 3.137  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.478  ; 3.383  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.785  ; 3.673  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.447  ; 3.342  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.972  ; 2.911  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.316  ; 3.271  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.503  ; 3.429  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.316  ; 3.271  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.522  ; 3.436  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.170  ; 3.083  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.232  ; 4.809  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.880  ; 3.751  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.188  ; 4.982  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.409  ; 5.259  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.964  ; 3.839  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.301  ; 4.165  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.503  ; 4.376  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.012  ; 4.808  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.742  ; 4.615  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.032  ; 3.901  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.115  ; 3.967  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.435  ; 4.298  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.049  ; 3.972  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.268  ; 4.113  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.880  ; 3.751  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.431  ; 4.271  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.949  ; 3.812  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.835  ; 4.737  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.002  ; 2.927  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.002  ; 2.927  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.685  ; 3.603  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.697  ; 3.591  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.330  ; 4.170  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.076 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.183 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.381  ; 8.757  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.247 ; 5.136 ; 5.675 ; 5.564 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.077 ; 4.966 ; 5.496 ; 5.385 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.648 ; 3.523 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.215 ; 5.073 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.215 ; 5.073 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.648 ; 3.523 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.623 ; 5.512 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.704 ; 5.562 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.681 ; 5.539 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.681 ; 5.539 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.676 ; 3.551 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.050 ; 5.925 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.727 ; 5.602 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.022 ; 5.897 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.022 ; 5.897 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.879 ; 3.754 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.022 ; 5.897 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.022 ; 5.897 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.704 ; 5.562 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.157 ; 3.032 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.694 ; 4.552 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.694 ; 4.552 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.157 ; 3.032 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.082 ; 4.971 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.163 ; 5.021 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.141 ; 4.999 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.141 ; 4.999 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.184 ; 3.059 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.463 ; 5.338 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.152 ; 5.027 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.437 ; 5.312 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.437 ; 5.312 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.379 ; 3.254 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.437 ; 5.312 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.437 ; 5.312 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.163 ; 5.021 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.525     ; 3.650     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.080     ; 5.222     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.080     ; 5.222     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.525     ; 3.650     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.530     ; 5.641     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.578     ; 5.720     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.559     ; 5.701     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.559     ; 5.701     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.553     ; 3.678     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.900     ; 6.025     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.616     ; 5.741     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.872     ; 5.997     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.872     ; 5.997     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.744     ; 3.869     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.872     ; 5.997     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.872     ; 5.997     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.578     ; 5.720     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.034     ; 3.159     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.558     ; 4.700     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.558     ; 4.700     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.034     ; 3.159     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.987     ; 5.098     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.036     ; 5.178     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.018     ; 5.160     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.018     ; 5.160     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.061     ; 3.186     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.314     ; 5.439     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.041     ; 5.166     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.287     ; 5.412     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.287     ; 5.412     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.244     ; 3.369     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.287     ; 5.412     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.287     ; 5.412     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.036     ; 5.178     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.623 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.808 ; -299.786      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.597  ; -62.497       ;
; CLOCK_50                                                 ; -0.623  ; -0.623        ;
; altera_reserved_tck                                      ; 48.577  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.152 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; altera_reserved_tck                                      ; 0.187 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.372 ; -53.100       ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.345 ; -2.690        ;
; CLOCK_50                                                 ; 17.842 ; 0.000         ;
; altera_reserved_tck                                      ; 48.980 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.489 ; 0.000         ;
; altera_reserved_tck                                      ; 0.509 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.059 ; 0.000         ;
; CLOCK_50                                                 ; 1.710 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.756  ; 0.000         ;
; CLOCK_50                                                 ; 9.206  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.934 ; 0.000         ;
; altera_reserved_tck                                      ; 49.312 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                                              ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -10.808 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 10.446     ;
; -10.756 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.914     ; 10.395     ;
; -10.709 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 10.347     ;
; -10.705 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.914     ; 10.344     ;
; -10.587 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 10.225     ;
; -10.426 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.914     ; 10.065     ;
; -9.933  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.112     ; 9.374      ;
; -9.400  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 9.040      ;
; -8.933  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.123     ; 8.363      ;
; -8.522  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.919     ; 8.156      ;
; -8.210  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.123     ; 7.640      ;
; -7.710  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.919     ; 7.344      ;
; -7.176  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.123     ; 6.606      ;
; -6.815  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.123     ; 6.245      ;
; -6.284  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.125     ; 5.712      ;
; -6.164  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.121     ; 5.596      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.968  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.212      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.957  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 5.199      ;
; -5.822  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.066      ;
; -5.822  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.066      ;
; -5.822  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.066      ;
; -5.822  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.066      ;
; -5.822  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.066      ;
; -5.815  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.061      ;
; -5.815  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.061      ;
; -5.815  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.061      ;
; -5.815  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.061      ;
; -5.815  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.061      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.813  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 5.058      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.811  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.055      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.756  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 5.000      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.755  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.999      ;
; -5.732  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 4.987      ;
; -5.732  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 4.987      ;
; -5.732  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 4.987      ;
; -5.732  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 4.987      ;
; -5.732  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 4.987      ;
; -5.732  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 4.987      ;
; -5.732  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 4.987      ;
; -5.732  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[17] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 4.987      ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.597 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 1.213      ;
; -1.553 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.171      ;
; -1.553 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.171      ;
; -1.553 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.171      ;
; -1.553 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.171      ;
; -1.553 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.171      ;
; -1.553 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.171      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.455 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.073      ;
; -1.365 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 1.173      ;
; -1.365 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 1.173      ;
; -1.365 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 1.173      ;
; -1.365 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 1.173      ;
; -1.365 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 1.173      ;
; -1.365 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 1.173      ;
; -1.365 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 1.173      ;
; -1.365 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 1.173      ;
; -1.364 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.349     ; 1.176      ;
; -1.364 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.349     ; 1.176      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.292 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 0.911      ;
; -1.290 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 0.909      ;
; 5.170  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.392      ;
; 5.218  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.346      ;
; 5.218  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.346      ;
; 5.218  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.346      ;
; 5.218  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.346      ;
; 5.218  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.346      ;
; 5.218  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.346      ;
; 5.312  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.252      ;
; 5.312  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.252      ;
; 5.312  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.252      ;
; 5.312  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.252      ;
; 5.312  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.252      ;
; 5.405  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.179     ; 3.353      ;
; 5.405  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.179     ; 3.353      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[1]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.426  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.138      ;
; 5.475  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.090      ;
; 5.477  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.088      ;
; 5.581  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 2.984      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 2.966      ;
; 5.605  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 2.960      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.938      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.938      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.938      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.938      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.938      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.938      ;
; 5.647  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.920      ;
; 5.647  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.920      ;
; 5.647  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.920      ;
; 5.647  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.920      ;
; 5.647  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.920      ;
; 5.647  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.920      ;
; 5.653  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.914      ;
; 5.653  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.914      ;
; 5.653  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.914      ;
; 5.653  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.914      ;
; 5.653  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.914      ;
; 5.653  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.914      ;
; 5.723  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.844      ;
; 5.723  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.844      ;
; 5.723  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.844      ;
; 5.723  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.844      ;
; 5.723  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.844      ;
; 5.735  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 2.830      ;
; 5.741  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.826      ;
; 5.741  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.370     ; 2.826      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.623 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.788      ; 1.935      ;
; 14.127 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.037     ; 5.823      ;
; 14.152 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.037     ; 5.798      ;
; 14.153 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.033     ; 5.801      ;
; 14.178 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.033     ; 5.776      ;
; 14.196 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.748      ;
; 14.196 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.748      ;
; 14.256 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 5.692      ;
; 14.256 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 5.692      ;
; 14.263 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.033     ; 5.691      ;
; 14.265 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.675      ;
; 14.265 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.675      ;
; 14.273 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.033     ; 5.681      ;
; 14.284 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.660      ;
; 14.284 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.660      ;
; 14.300 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.640      ;
; 14.300 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.640      ;
; 14.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.628      ;
; 14.312 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.628      ;
; 14.333 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.625      ;
; 14.342 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.616      ;
; 14.349 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.037     ; 5.601      ;
; 14.370 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.588      ;
; 14.374 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.037     ; 5.576      ;
; 14.384 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.037     ; 5.566      ;
; 14.389 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.037     ; 5.561      ;
; 14.395 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.563      ;
; 14.423 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.517      ;
; 14.423 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.517      ;
; 14.423 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.517      ;
; 14.460 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 5.488      ;
; 14.460 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 5.488      ;
; 14.483 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.461      ;
; 14.483 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.461      ;
; 14.483 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.461      ;
; 14.492 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.444      ;
; 14.492 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.444      ;
; 14.492 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.444      ;
; 14.503 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 5.445      ;
; 14.503 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 5.445      ;
; 14.507 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.437      ;
; 14.507 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.437      ;
; 14.511 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.429      ;
; 14.511 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.429      ;
; 14.511 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 5.429      ;
; 14.527 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.409      ;
; 14.527 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.409      ;
; 14.527 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.409      ;
; 14.536 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.422      ;
; 14.537 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.421      ;
; 14.539 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.397      ;
; 14.539 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.397      ;
; 14.539 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.051     ; 5.397      ;
; 14.573 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 5.366      ;
; 14.573 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 5.366      ;
; 14.573 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 5.366      ;
; 14.573 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 5.366      ;
; 14.584 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                      ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.033     ; 5.370      ;
; 14.593 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                               ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.033     ; 5.361      ;
; 14.602 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.049     ; 5.336      ;
; 14.605 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.153      ; 5.535      ;
; 14.618 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.156      ; 5.525      ;
; 14.622 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.152      ; 5.517      ;
; 14.623 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.153      ; 5.517      ;
; 14.626 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[5]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 5.322      ;
; 14.626 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[9]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[4]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 5.322      ;
; 14.633 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.044     ; 5.310      ;
; 14.633 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.044     ; 5.310      ;
; 14.633 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.044     ; 5.310      ;
; 14.633 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.044     ; 5.310      ;
; 14.642 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.293      ;
; 14.642 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.293      ;
; 14.642 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.293      ;
; 14.642 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.293      ;
; 14.653 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[15]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.153      ; 5.487      ;
; 14.653 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[16]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.153      ; 5.487      ;
; 14.661 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 5.278      ;
; 14.661 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 5.278      ;
; 14.661 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 5.278      ;
; 14.661 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.048     ; 5.278      ;
; 14.662 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.045     ; 5.280      ;
; 14.665 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.157      ; 5.479      ;
; 14.671 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[6]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.053     ; 5.263      ;
; 14.674 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[14]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.149      ; 5.462      ;
; 14.677 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.258      ;
; 14.677 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.258      ;
; 14.677 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.258      ;
; 14.677 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.258      ;
; 14.678 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.160      ; 5.469      ;
; 14.682 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[2]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.156      ; 5.461      ;
; 14.683 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[3]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.157      ; 5.461      ;
; 14.686 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                          ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.132      ; 5.455      ;
; 14.687 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[20]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.257      ;
; 14.687 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[19]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.257      ;
; 14.687 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[7]                                           ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[18]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.043     ; 5.257      ;
; 14.687 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[16]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.152      ; 5.452      ;
; 14.689 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.246      ;
; 14.689 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[9]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.246      ;
; 14.689 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[8]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.246      ;
; 14.689 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[15]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[1]                                                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.052     ; 5.246      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.838      ;
; 48.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.809      ;
; 48.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.696      ;
; 48.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.541      ;
; 48.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.528      ;
; 48.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.429      ;
; 49.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.415      ;
; 49.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.361      ;
; 49.102 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.317      ;
; 49.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.292      ;
; 49.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.283      ;
; 49.167 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.258      ;
; 49.174 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.251      ;
; 49.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.198      ;
; 49.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.147      ;
; 49.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.031      ;
; 49.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.865      ;
; 49.791 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.634      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.751      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.751      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.751      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.751      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.751      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.751      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.751      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.751      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.634      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.634      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.634      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.634      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.634      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.634      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.634      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.634      ;
; 97.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.517      ;
; 97.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.517      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.503      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.503      ;
; 97.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.502      ;
; 97.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.502      ;
; 97.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.502      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.446      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.446      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.446      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.446      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.446      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.446      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.446      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.446      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.399      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.399      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.399      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.397      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.397      ;
; 97.598 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.349      ;
; 97.598 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.349      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.311      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.311      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.311      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.311      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.311      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.311      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.311      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.308      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.236      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.236      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.236      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.236      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.236      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.236      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.236      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.229      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.229      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.229      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.229      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.229      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.229      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.229      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.209      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.204      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.197      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.198      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.198      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.192      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.192      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.192      ;
; 97.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.197      ;
; 97.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.197      ;
; 97.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.197      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.186      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.185      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.183      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.181      ;
; 97.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.180      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.179      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.177      ;
; 97.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.174      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.173      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.172      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.477      ;
; 0.154 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.477      ;
; 0.156 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.482      ;
; 0.162 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.487      ;
; 0.164 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.166 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.174 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.497      ;
; 0.174 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.497      ;
; 0.174 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                         ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.498      ;
; 0.186 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                            ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                    ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                         ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                    ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|bad_jump                                                                                                                                                                                                                                                                   ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|bad_jump                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.317      ;
; 0.192 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|sync2_udr                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.320      ;
; 0.192 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                         ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LT_SPI:Surf|SPI_CS0                                                                                                                                                                                                                                                                                                                ; LT_SPI:Surf|SPI_CS                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[4]                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|readdata[0]                                                                                                                                                                                                                                                                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; LT_SPI:Surf|SPI_CLK0                                                                                                                                                                                                                                                                                                               ; LT_SPI:Surf|SPI_CLK                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                               ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 0.476      ;
; 0.194 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                        ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                            ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                            ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                            ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                           ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.484      ;
; 0.204 ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.490      ;
; 0.208 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.492      ;
; 0.210 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.493      ;
; 0.212 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.222 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.252 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                            ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.259 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                             ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.382      ;
; 0.267 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                            ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.237 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.554      ;
; 0.242 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.559      ;
; 0.243 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.560      ;
; 0.243 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.560      ;
; 0.246 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.563      ;
; 0.255 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.572      ;
; 0.258 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.293 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.304 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.435      ;
; 0.308 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.318 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.327 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.366 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.369 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.369 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.375 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.377 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.382 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.138     ; 0.328      ;
; 0.384 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau         ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.394 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.396 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.516      ;
; 0.402 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.522      ;
; 0.408 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.527      ;
; 0.432 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.749      ;
; 0.433 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.750      ;
; 0.433 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.750      ;
; 0.434 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.751      ;
; 0.435 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.752      ;
; 0.436 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.753      ;
; 0.442 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.448 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.766      ;
; 0.450 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]                                             ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.769      ;
; 0.452 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[10]         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[2]                                          ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0]                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.582      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.194 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.226 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.345      ;
; 0.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.359      ;
; 0.253 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.372      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.264 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.400      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.398      ;
; 0.285 ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.404      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
; 0.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.427      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.372 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 0.825      ;
; -1.372 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 0.825      ;
; -1.372 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 0.825      ;
; -1.312 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 0.953      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.311 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.954      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.198 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 0.825      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.182 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 0.826      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
; -1.099 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.742      ;
+--------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.345 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.963      ;
; -1.345 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.963      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.283      ;
; 5.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.235     ; 3.284      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 3.054      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.060      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.060      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[13]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[16]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[17]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[18]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[19]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.055      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.057      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 3.051      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.053      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.373     ; 3.059      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.842 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.227      ;
; 17.842 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.227      ;
; 17.842 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.227      ;
; 17.842 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.227      ;
; 17.842 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.227      ;
; 17.842 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.227      ;
; 17.842 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.227      ;
; 17.842 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.227      ;
; 17.918 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.011      ;
; 17.918 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.011      ;
; 17.918 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|counter_is_running                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.011      ;
; 17.918 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[2]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.011      ;
; 17.918 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.011      ;
; 17.918 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|force_reload                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.011      ;
; 17.918 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|delayed_unxcounter_is_zeroxx0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.011      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.017      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.024      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.019      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.017      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.023      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.020      ;
; 17.919 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[10]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.013      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[5]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[19]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[20]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[21]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[10]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[9]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[31]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[30]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[29]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[28]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[27]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[26]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[25]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[23]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[11]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[13]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[16]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.030      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.030      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[31]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[30]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[29]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[28]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.031      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[27]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[26]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[25]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[24]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.032      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[19]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.017      ;
; 17.925 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[21]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.017      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.434      ;
; 48.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.434      ;
; 49.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.975      ;
; 98.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.434      ;
; 98.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.434      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.413      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.413      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.413      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.413      ;
; 98.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.293      ;
; 98.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.293      ;
; 98.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.293      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.241      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.241      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.241      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.241      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.241      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.241      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.241      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.237      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.204      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.108      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.108      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.108      ;
; 98.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.105      ;
; 98.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.105      ;
; 98.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.105      ;
; 98.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.105      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.092      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.092      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.092      ;
; 98.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.954      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.948      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.948      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.948      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.830      ;
; 99.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.737      ;
; 99.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.737      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.489 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.662 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.044     ; 0.853      ;
; 0.662 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.044     ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.853      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 0.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.948      ;
; 2.624 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 1.733      ;
; 2.624 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 1.733      ;
; 2.767 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 1.876      ;
; 2.767 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 1.876      ;
; 2.781 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 1.890      ;
; 2.781 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 1.890      ;
; 2.784 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.872     ; 2.096      ;
; 2.784 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.872     ; 2.096      ;
; 2.794 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.101      ;
; 2.794 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.101      ;
; 2.794 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.101      ;
; 2.794 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.101      ;
; 2.794 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.101      ;
; 2.794 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.101      ;
; 2.794 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.101      ;
; 2.794 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.101      ;
; 2.832 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.872     ; 2.144      ;
; 2.832 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.872     ; 2.144      ;
; 2.842 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.149      ;
; 2.842 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.149      ;
; 2.842 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.149      ;
; 2.842 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.149      ;
; 2.842 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.149      ;
; 2.842 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.149      ;
; 2.842 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.149      ;
; 2.842 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.149      ;
; 2.903 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 2.012      ;
; 2.903 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 2.012      ;
; 2.946 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.872     ; 2.258      ;
; 2.946 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.872     ; 2.258      ;
; 2.953 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 2.062      ;
; 2.953 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.075     ; 2.062      ;
; 2.956 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.263      ;
; 2.956 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.263      ;
; 2.956 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.263      ;
; 2.956 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.263      ;
; 2.956 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.263      ;
; 2.956 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.263      ;
; 2.956 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.263      ;
; 2.956 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.877     ; 2.263      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 2.103      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 2.103      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[13]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.076     ; 2.100      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.074     ; 2.102      ;
; 2.992 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.096      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.509  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.629      ;
; 0.509  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.629      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.589  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.709      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.837      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.965      ;
; 0.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.965      ;
; 0.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.965      ;
; 0.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.965      ;
; 0.852  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.968      ;
; 0.852  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.968      ;
; 0.852  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.968      ;
; 0.907  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.020      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.082      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.082      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.082      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.082      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.082      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.082      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.082      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.082      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.953  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.083      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.088      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.125      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.125      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.125      ;
; 1.099  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.229      ;
; 1.099  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.229      ;
; 1.099  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.229      ;
; 1.099  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.229      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.242      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.242      ;
; 50.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.517      ; 0.854      ;
; 50.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.525      ; 1.242      ;
; 50.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.525      ; 1.242      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.059 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.635      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.131 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.595     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.149 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.613     ; 0.709      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.598     ; 0.817      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.818      ;
; 1.330 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 0.709      ;
; 1.330 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 0.709      ;
; 1.330 ; reset_delay:reset_delay_inst|cont[26] ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 0.709      ;
+-------+---------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.710 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.843      ;
; 1.710 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.843      ;
; 1.710 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.843      ;
; 1.711 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.842      ;
; 1.711 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.842      ;
; 1.711 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[17]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.842      ;
; 1.711 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.842      ;
; 1.711 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.842      ;
; 1.711 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.842      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.849      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.834      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.834      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|counter_is_running                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.834      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|control_register[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.834      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|timeout_occurred                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.834      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|force_reload                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.834      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.849      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.849      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.849      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|delayed_unxcounter_is_zeroxx0                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.834      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.842      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.848      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.716 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.844      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.842      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.848      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.844      ;
; 1.717 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.838      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][56]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][74]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.851      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[18]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.725 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.845      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[27]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.852      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
; 1.726 ; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.853      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                            ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                            ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                            ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                            ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                      ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                            ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]         ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[0]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[1]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[3]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[6]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[8]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[9]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|is_qbert       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[0]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_state     ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[0]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[10]         ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[1]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[2]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[3]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[4]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[5]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[6]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[8]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[9]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[0]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[1]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[2]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[3]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[4]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[5]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[6]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[7]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[8]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|y0[9]          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[4]                                          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_red[7]                                          ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                                                                     ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[10] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[11] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[12] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[13] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[14] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[15] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[16] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[1]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[2]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[4]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[5]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[6]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[7]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[8]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[9]  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                          ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]                                             ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]                                             ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                             ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10]                                            ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                             ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                             ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                             ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                             ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                             ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                             ;
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                             ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                             ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|museau         ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                  ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                  ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0]                                            ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                            ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                            ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                            ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                            ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0]                                            ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1]                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                    ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 2.056  ; 2.965 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.245  ; 2.089 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.288  ; 2.146 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.373  ; 2.194 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 2.056  ; 2.965 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.181  ; 0.620 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.181  ; 0.620 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.109  ; 0.568 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.109  ; 0.568 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.058 ; 0.417 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.132 ; 0.356 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.003  ; 0.481 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 2.644  ; 3.479 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 2.644  ; 3.479 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.383  ; 1.778 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 2.887  ; 3.282 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.012 ; -1.846 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.012 ; -1.846 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.062 ; -1.902 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.147 ; -1.959 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.331 ; -2.188 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.003 ; -0.439 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.003 ; -0.439 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.297  ; -0.186 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.072  ; -0.377 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.226  ; -0.244 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.297  ; -0.186 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.168  ; -0.306 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.204 ; -3.029 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.204 ; -3.029 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.510  ; 0.062  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.332 ; -0.766 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.931  ; 4.019  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.931  ; 4.019  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.715  ; 5.642  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.750  ; 3.805  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 4.057  ; 4.151  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 3.582  ; 3.635  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 4.033  ; 4.111  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 4.016  ; 4.094  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 5.186  ; 5.071  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.932  ; 4.039  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.715  ; 5.642  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 4.920  ; 4.818  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.254  ; 3.331  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.799  ; 4.005  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.233  ; 3.309  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.884  ; 4.029  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.590  ; 3.663  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.920  ; 4.818  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.096  ; 4.978  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.487  ; 3.610  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.096  ; 4.978  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.603  ; 3.754  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.531  ; 3.666  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.657  ; 3.799  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.214  ; 3.290  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.089  ; 3.175  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.797  ; 3.945  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.797  ; 3.945  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.523  ; 3.651  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.418  ; 3.556  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.676  ; 3.815  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.114  ; 3.200  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.437  ; 3.528  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.438  ; 3.534  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.593  ; 3.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.847 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.827 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.710  ; 2.780  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.506  ; 2.543  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.540  ; 2.604  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.580  ; 2.646  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.249  ; 2.267  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.101  ; 2.105  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.165  ; 2.170  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.251  ; 2.272  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.551  ; 2.639  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.318  ; 2.368  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.508  ; 2.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.710  ; 2.780  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.495  ; 2.529  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.165  ; 2.200  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.527  ; 2.589  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.527  ; 2.589  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.425  ; 2.482  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.560  ; 2.609  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.314  ; 2.336  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.030  ; 3.838  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.247  ; 4.376  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.068  ; 4.165  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.247  ; 4.376  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.445  ; 3.430  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.500  ; 3.557  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.658  ; 3.720  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.000  ; 4.021  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.816  ; 3.894  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.361  ; 3.361  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.539  ; 3.567  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.864  ; 3.907  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.610  ; 3.635  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.842  ; 3.838  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.617  ; 3.586  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.762  ; 3.759  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.447  ; 3.478  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.063  ; 4.117  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.634  ; 2.703  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.212  ; 2.227  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.634  ; 2.703  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.660  ; 2.721  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.022  ; 3.126  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.487 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.516 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.595  ; 7.092  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.794  ; 3.877  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.794  ; 3.877  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 3.460  ; 3.509  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.621  ; 3.671  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 3.916  ; 4.004  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 3.460  ; 3.509  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.893  ; 3.966  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 3.880  ; 3.952  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 5.061  ; 4.940  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.797  ; 3.898  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.569  ; 5.488  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 2.890  ; 2.961  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.911  ; 2.981  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.430  ; 3.625  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.890  ; 2.961  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.511  ; 3.648  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.233  ; 3.301  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.568  ; 4.459  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.872  ; 2.942  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.129  ; 3.245  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.736  ; 4.610  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.240  ; 3.384  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.172  ; 3.299  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.292  ; 3.427  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.872  ; 2.942  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.748  ; 2.829  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.771  ; 2.851  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.428  ; 3.568  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.165  ; 3.285  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.064  ; 3.195  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.311  ; 3.443  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.771  ; 2.851  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.081  ; 3.167  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.082  ; 3.173  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.236  ; 3.312  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.798  ; 1.800  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.191  ; 2.224  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.219  ; 2.279  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.258  ; 2.319  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.941  ; 1.955  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.798  ; 1.800  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.859  ; 1.863  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.942  ; 1.960  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.229  ; 2.312  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.008  ; 2.054  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.192  ; 2.229  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.386  ; 2.451  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.180  ; 2.210  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.861  ; 1.892  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.109  ; 2.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.206  ; 2.264  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.109  ; 2.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.242  ; 2.287  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.002  ; 2.021  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.712  ; 3.515  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.425  ; 2.457  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.219  ; 3.341  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.400  ; 3.554  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.473  ; 2.505  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.674  ; 2.760  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.831  ; 2.921  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.100  ; 3.197  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.982  ; 3.086  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.524  ; 2.557  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.568  ; 2.617  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.744  ; 2.825  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.539  ; 2.605  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.648  ; 2.708  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.425  ; 2.457  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.745  ; 2.811  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.470  ; 2.511  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.032  ; 3.154  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.904  ; 1.916  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.904  ; 1.916  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.310  ; 2.374  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.339  ; 2.395  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.687  ; 2.784  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.760 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.789 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.403  ; 5.899  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.502 ; 3.437 ; 4.239 ; 4.174 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.388 ; 3.323 ; 4.120 ; 4.055 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.304 ; 2.230 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.300 ; 3.207 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.300 ; 3.207 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.304 ; 2.230 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.515 ; 3.450 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.590 ; 3.497 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.570 ; 3.477 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.570 ; 3.477 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.315 ; 2.241 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.765 ; 3.691 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.587 ; 3.513 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.744 ; 3.670 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.744 ; 3.670 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.442 ; 2.368 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.744 ; 3.670 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.744 ; 3.670 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.590 ; 3.497 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.990 ; 1.916 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.956 ; 2.863 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.956 ; 2.863 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.990 ; 1.916 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.160 ; 3.095 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.235 ; 3.142 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.216 ; 3.123 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.216 ; 3.123 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.002 ; 1.928 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.393 ; 3.319 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.222 ; 3.148 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.373 ; 3.299 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.373 ; 3.299 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.123 ; 2.049 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.373 ; 3.299 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.373 ; 3.299 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.235 ; 3.142 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.308     ; 2.382     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.429     ; 3.522     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.429     ; 3.522     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.308     ; 2.382     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.727     ; 3.792     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.769     ; 3.862     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.754     ; 3.847     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.754     ; 3.847     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.323     ; 2.397     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.975     ; 4.049     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.783     ; 3.857     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.954     ; 4.028     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.954     ; 4.028     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.463     ; 2.537     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.954     ; 4.028     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.954     ; 4.028     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.769     ; 3.862     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.992     ; 2.066     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.077     ; 3.170     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.077     ; 3.170     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.992     ; 2.066     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.361     ; 3.426     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.404     ; 3.497     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.389     ; 3.482     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.389     ; 3.482     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.006     ; 2.080     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.592     ; 3.666     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.407     ; 3.481     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.571     ; 3.645     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.571     ; 3.645     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.140     ; 2.214     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.571     ; 3.645     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.571     ; 3.645     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.404     ; 3.497     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.131 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -19.852  ; 0.152 ; -2.771   ; 0.489   ; 4.743               ;
;  CLOCK_50                                                 ; -1.536   ; 0.152 ; 16.364   ; 1.710   ; 9.206               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -19.852  ; 0.187 ; -2.771   ; 1.059   ; 14.893              ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.946   ; 0.186 ; -2.416   ; 0.489   ; 4.743               ;
;  altera_reserved_tck                                      ; 46.981   ; 0.187 ; 47.754   ; 0.509   ; 49.312              ;
; Design-wide TNS                                           ; -669.249 ; 0.0   ; -113.038 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; -1.536   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -553.055 ; 0.000 ; -108.206 ; 0.000   ; 0.000               ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -114.658 ; 0.000 ; -4.832   ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.643  ; 4.325 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.183  ; 2.791 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 2.249  ; 2.855 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.413  ; 2.979 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 3.643  ; 4.325 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.298  ; 0.620 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.298  ; 0.620 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.168  ; 0.568 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.168  ; 0.568 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.058 ; 0.417 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.132 ; 0.356 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.003  ; 0.481 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.630  ; 5.209 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.630  ; 5.209 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.183  ; 3.400 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.772  ; 7.001 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.012 ; -1.846 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.012 ; -1.846 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.062 ; -1.902 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.147 ; -1.959 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.331 ; -2.188 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.016  ; -0.154 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.016  ; -0.154 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.550  ; 0.311  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.159  ; -0.038 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.398  ; 0.208  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.550  ; 0.311  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.328  ; 0.103  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.204 ; -3.029 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.204 ; -3.029 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.510  ; 0.124  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.332 ; -0.766 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.770  ; 6.718  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.770  ; 6.718  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 9.214  ; 8.986  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.440  ; 6.390  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.922  ; 6.905  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.110  ; 6.119  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.892  ; 6.833  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.900  ; 6.870  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 8.316  ; 8.090  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.729  ; 6.732  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 9.214  ; 8.986  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 7.893  ; 7.575  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.581  ; 5.595  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 6.491  ; 6.614  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.550  ; 5.544  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 6.677  ; 6.674  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 6.194  ; 6.131  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.893  ; 7.575  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 8.175  ; 7.872  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.988  ; 5.983  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 8.175  ; 7.872  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 6.167  ; 6.171  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 6.028  ; 6.070  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 6.269  ; 6.272  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.537  ; 5.528  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 5.267  ; 5.302  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 6.526  ; 6.515  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 6.526  ; 6.515  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 6.015  ; 6.042  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.845  ; 5.927  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 6.296  ; 6.338  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 5.333  ; 5.370  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 5.897  ; 5.893  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 5.944  ; 5.871  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 6.210  ; 6.164  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.692  ; 4.665  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.330  ; 4.313  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.365  ; 4.339  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.469  ; 4.443  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.843  ; 3.807  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.588  ; 3.542  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.737  ; 3.680  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.862  ; 3.801  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.327  ; 4.355  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.013  ; 3.995  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.354  ; 4.308  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.692  ; 4.665  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.313  ; 4.284  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.742  ; 3.734  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.342  ; 4.322  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.342  ; 4.322  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.142  ; 4.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.407  ; 4.401  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.975  ; 3.930  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.322  ; 6.028  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.249  ; 7.231  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.981  ; 6.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.249  ; 7.231  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.823  ; 5.731  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.974  ; 5.935  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.234  ; 6.219  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.859  ; 6.726  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.506  ; 6.525  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.681  ; 5.599  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.006  ; 5.922  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.595  ; 6.501  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.112  ; 6.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.534  ; 6.389  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.118  ; 5.974  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.419  ; 6.262  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.851  ; 5.814  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.930  ; 6.893  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.542  ; 4.505  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.784  ; 3.750  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.542  ; 4.505  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.589  ; 4.562  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.278  ; 5.262  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.453 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.551 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.369 ; 11.899 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.794  ; 3.877  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.794  ; 3.877  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 3.460  ; 3.509  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.621  ; 3.671  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 3.916  ; 4.004  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 3.460  ; 3.509  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.893  ; 3.966  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 3.880  ; 3.952  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 5.061  ; 4.940  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.797  ; 3.898  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.569  ; 5.488  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 2.890  ; 2.961  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.911  ; 2.981  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.430  ; 3.625  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.890  ; 2.961  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.511  ; 3.648  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.233  ; 3.301  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.568  ; 4.459  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.872  ; 2.942  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.129  ; 3.245  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.736  ; 4.610  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.240  ; 3.384  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.172  ; 3.299  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.292  ; 3.427  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.872  ; 2.942  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.748  ; 2.829  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.771  ; 2.851  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.428  ; 3.568  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.165  ; 3.285  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.064  ; 3.195  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.311  ; 3.443  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.771  ; 2.851  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.081  ; 3.167  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.082  ; 3.173  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.236  ; 3.312  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.798  ; 1.800  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.191  ; 2.224  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.219  ; 2.279  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.258  ; 2.319  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.941  ; 1.955  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.798  ; 1.800  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.859  ; 1.863  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.942  ; 1.960  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.229  ; 2.312  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.008  ; 2.054  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.192  ; 2.229  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.386  ; 2.451  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.180  ; 2.210  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.861  ; 1.892  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.109  ; 2.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.206  ; 2.264  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.109  ; 2.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.242  ; 2.287  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.002  ; 2.021  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.712  ; 3.515  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.425  ; 2.457  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.219  ; 3.341  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.400  ; 3.554  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.473  ; 2.505  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.674  ; 2.760  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.831  ; 2.921  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.100  ; 3.197  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.982  ; 3.086  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.524  ; 2.557  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.568  ; 2.617  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.744  ; 2.825  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.539  ; 2.605  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.648  ; 2.708  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.425  ; 2.457  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.745  ; 2.811  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.470  ; 2.511  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.032  ; 3.154  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.904  ; 1.916  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.904  ; 1.916  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.310  ; 2.374  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.339  ; 2.395  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.687  ; 2.784  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.760 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.789 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.403  ; 5.899  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.967 ; 5.847 ; 6.480 ; 6.360 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.388 ; 3.323 ; 4.120 ; 4.055 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1533       ; 0          ; 32       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 35838      ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 1          ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 27787696   ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49404      ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1046       ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 61         ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7384       ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1533       ; 0          ; 32       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 35838      ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 1          ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 27787696   ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49404      ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1046       ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 61         ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7384       ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 685      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1621     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 685      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1621     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 98    ; 98   ;
; Unconstrained Output Ports      ; 71    ; 71   ;
; Unconstrained Output Port Paths ; 120   ; 120  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Apr 01 13:17:53 2016
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Info (332104): Reading SDC File: 'nios_mtl/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -19.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.852            -553.055 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.946            -114.658 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.536              -1.536 CLOCK_50 
    Info (332119):    46.981               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -2.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.771            -108.206 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.416              -4.832 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.364               0.000 CLOCK_50 
    Info (332119):    47.754               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.893               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.928               0.000 altera_reserved_tck 
    Info (332119):     1.916               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.983               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.746               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.483               0.000 CLOCK_50 
    Info (332119):    14.902               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.542               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.449 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.652            -491.344 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.630            -101.979 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.369              -1.369 CLOCK_50 
    Info (332119):    47.362               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.377             -92.478 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.134              -4.268 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.743               0.000 CLOCK_50 
    Info (332119):    48.078               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.804               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.836               0.000 altera_reserved_tck 
    Info (332119):     1.683               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.674               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.743               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):    14.893               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.502               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.623 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.808            -299.786 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.597             -62.497 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.623              -0.623 CLOCK_50 
    Info (332119):    48.577               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -1.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.372             -53.100 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.345              -2.690 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.842               0.000 CLOCK_50 
    Info (332119):    48.980               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.489               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.509               0.000 altera_reserved_tck 
    Info (332119):     1.059               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.710               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.756               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):    14.934               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.312               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.131 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 820 megabytes
    Info: Processing ended: Fri Apr 01 13:18:12 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:18


