<epsilon> 0
the 1
the 5
and 6
gate 7
130 8
of 4
other 2
input 3
is 9
the 21
dmac 22
200 23
from 20
inverting 16
the 17
idreq 18
signal 19
by 15
obtained 14
a 12
signal 13
with 11
supplied 10
. 24
