# Accelize Getting Started
## Xilinx Vitis example designs
### 01_rtl_kernel

| Name                                    | Description                                                                                 | Status                                                |
| ----------------------------------------|---------------------------------------------------------------------------------------------|:----------------------------------------------------: |
| legacy                                  | Legacy designs                                                                              |                                                       |
| rtl_adder_pipes_AWS_v1.12.0             | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2021.2 & AWS 1.12.0       |
| rtl_adder_pipes_Alveo                   | Same design as Xilinx Getting Started one but with DRM IPs added (Verilog instantiation)    | Tested OK with Xilinx Vitis 2021.1                    |
| rtl_adder_pipes_Alveo_VHDL              | Same design as Xilinx Getting Started one but with DRM IPs added (VHDL instantiation)       | Tested OK with Xilinx Vitis 2021.1                    |
| rtl_adder_pipes_Alveo_10IPs             | Same design as rtl_adder_pipes_Alveo but with 10 protected IPs                              | Tested OK with Xilinx Vitis 2019.2                    |
| rtl_adder_pipes_Alveo_with_axi_crossbar | Same design as rtl_adder_pipes_Alveo but with both DRM Controller & Activator in one kernel | Tested OK with Xilinx Vitis 2020.2 & 2021.1           |
| rtl_adder_pipes_Azure                   | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2020.2                    |
| rtl_adder_pipes_ZCU102                  | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2020.2                    |
| rtl_adder_pipes_KV260_2020.2.2          | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2020.2.2                  |
| rtl_adder_pipes_KV260_2021.1            | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2021.1                    |


