<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_t_i_m___b_d_t_r_init_type_def" xml:lang="en-US">
<title>TIM_BDTRInitTypeDef Struct Reference</title>
<indexterm><primary>TIM_BDTRInitTypeDef</primary></indexterm>
<para>

<para>BDTR structure definition. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx_tim.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>uint16_t <link linkend="_struct_t_i_m___b_d_t_r_init_type_def_1a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_t_i_m___b_d_t_r_init_type_def_1afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_t_i_m___b_d_t_r_init_type_def_1acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_t_i_m___b_d_t_r_init_type_def_1a136119743510d706b94e605f86b31f82">TIM_DeadTime</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_t_i_m___b_d_t_r_init_type_def_1a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_t_i_m___b_d_t_r_init_type_def_1a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_t_i_m___b_d_t_r_init_type_def_1a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>BDTR structure definition. </para>



<para><note><title>Note</title>

<para>This structure is used only with TIM1 and TIM8. <?linebreak?> </para>
</note>
</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_t_i_m___b_d_t_r_init_type_def_1a85ef0b5598749ffd67dd360e615bcf9a"/><section>
    <title>TIM_AutomaticOutput</title>
<indexterm><primary>TIM_AutomaticOutput</primary><secondary>TIM_BDTRInitTypeDef</secondary></indexterm>
<indexterm><primary>TIM_BDTRInitTypeDef</primary><secondary>TIM_AutomaticOutput</secondary></indexterm>
<para><computeroutput>uint16_t TIM_AutomaticOutput</computeroutput></para>
<para>Specifies whether the TIM Automatic Output feature is enabled or not. This parameter can be a value of <link linkend="_group___t_i_m___a_o_e___bit___set___reset">TIM_AOE_Bit_Set_Reset</link> </para>
</section>
<anchor xml:id="_struct_t_i_m___b_d_t_r_init_type_def_1a7f141e06bab7928bc0b8327f0d20e664"/><section>
    <title>TIM_Break</title>
<indexterm><primary>TIM_Break</primary><secondary>TIM_BDTRInitTypeDef</secondary></indexterm>
<indexterm><primary>TIM_BDTRInitTypeDef</primary><secondary>TIM_Break</secondary></indexterm>
<para><computeroutput>uint16_t TIM_Break</computeroutput></para>
<para>Specifies whether the TIM Break input is enabled or not. This parameter can be a value of <link linkend="_group___t_i_m___break___input__enable__disable">TIM_Break_Input_enable_disable</link> </para>
</section>
<anchor xml:id="_struct_t_i_m___b_d_t_r_init_type_def_1a71f25c4b4d7207152436dd716a6cb2f1"/><section>
    <title>TIM_BreakPolarity</title>
<indexterm><primary>TIM_BreakPolarity</primary><secondary>TIM_BDTRInitTypeDef</secondary></indexterm>
<indexterm><primary>TIM_BDTRInitTypeDef</primary><secondary>TIM_BreakPolarity</secondary></indexterm>
<para><computeroutput>uint16_t TIM_BreakPolarity</computeroutput></para>
<para>Specifies the TIM Break Input pin polarity. This parameter can be a value of <link linkend="_group___t_i_m___break___polarity">TIM_Break_Polarity</link> </para>
</section>
<anchor xml:id="_struct_t_i_m___b_d_t_r_init_type_def_1a136119743510d706b94e605f86b31f82"/><section>
    <title>TIM_DeadTime</title>
<indexterm><primary>TIM_DeadTime</primary><secondary>TIM_BDTRInitTypeDef</secondary></indexterm>
<indexterm><primary>TIM_BDTRInitTypeDef</primary><secondary>TIM_DeadTime</secondary></indexterm>
<para><computeroutput>uint16_t TIM_DeadTime</computeroutput></para>
<para>Specifies the delay time between the switching-off and the switching-on of the outputs. This parameter can be a number between 0x00 and 0xFF <?linebreak?> </para>
</section>
<anchor xml:id="_struct_t_i_m___b_d_t_r_init_type_def_1acba399df603976d328261af5cd9ae011"/><section>
    <title>TIM_LOCKLevel</title>
<indexterm><primary>TIM_LOCKLevel</primary><secondary>TIM_BDTRInitTypeDef</secondary></indexterm>
<indexterm><primary>TIM_BDTRInitTypeDef</primary><secondary>TIM_LOCKLevel</secondary></indexterm>
<para><computeroutput>uint16_t TIM_LOCKLevel</computeroutput></para>
<para>Specifies the LOCK level parameters. This parameter can be a value of <link linkend="_group___t_i_m___lock__level">TIM_Lock_level</link> </para>
</section>
<anchor xml:id="_struct_t_i_m___b_d_t_r_init_type_def_1afc160a2e65a93ea65c81bf05aa6f085d"/><section>
    <title>TIM_OSSIState</title>
<indexterm><primary>TIM_OSSIState</primary><secondary>TIM_BDTRInitTypeDef</secondary></indexterm>
<indexterm><primary>TIM_BDTRInitTypeDef</primary><secondary>TIM_OSSIState</secondary></indexterm>
<para><computeroutput>uint16_t TIM_OSSIState</computeroutput></para>
<para>Specifies the Off-State used in Idle state. This parameter can be a value of <link linkend="_group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state">TIM_OSSI_Off_State_Selection_for_Idle_mode_state</link> </para>
</section>
<anchor xml:id="_struct_t_i_m___b_d_t_r_init_type_def_1a5d0ca05d766b82cde0a56a6b61c02f8b"/><section>
    <title>TIM_OSSRState</title>
<indexterm><primary>TIM_OSSRState</primary><secondary>TIM_BDTRInitTypeDef</secondary></indexterm>
<indexterm><primary>TIM_BDTRInitTypeDef</primary><secondary>TIM_OSSRState</secondary></indexterm>
<para><computeroutput>uint16_t TIM_OSSRState</computeroutput></para>
<para>Specifies the Off-State selection used in Run mode. This parameter can be a value of <link linkend="_group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state">TIM_OSSR_Off_State_Selection_for_Run_mode_state</link> </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx__tim_8h">stm32f4xx_tim.h</link></section>
</section>
