<dec f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='111' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='540' u='r' c='_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE'/>
<offset>192</offset>
<doc f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='109'>/// This is the maximum possible length of an instruction, which is needed to
  /// compute the size of an inline asm.  Defaults to 4.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='28' u='w' c='_ZN4llvm15AMDGPUMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='59' u='r' c='_ZNK4llvm15AMDGPUMCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='34' u='w' c='_ZN4llvm18ARMMCAsmInfoDarwinC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='60' u='w' c='_ZN4llvm15ARMELFMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='97' u='w' c='_ZN4llvm25ARMCOFFMCAsmInfoMicrosoftC1Ev'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='119' u='w' c='_ZN4llvm19ARMCOFFMCAsmInfoGNUC1Ev'/>
<use f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCAsmInfo.cpp' l='20' u='w' c='_ZN4llvm16SystemZMCAsmInfoC1ERKNS_6TripleE'/>
