<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:50.803+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:49.029+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mode_V[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mode_V[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 15f822517&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1663.664 ; gain = 93.566&#xD;&#xA;Post Restoration Checksum: NetGraph: bcad7416 NumContArr: a2d4b101 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 15f822517&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.117 ; gain = 116.020&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 15f822517&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.117 ; gain = 116.020&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 15f822517&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.117 ; gain = 116.020&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 1ce75bdf9&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.117 ; gain = 116.020" projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:43.992+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mode_V[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mode_V[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.938+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.931+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.925+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.919+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.912+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axis_video_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axis_video_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.905+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.900+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.895+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.889+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.884+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.878+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.873+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:13.866+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is C:/Users/ap576391/Documents/Brost/tp2_p1/hls/im_load/solution1/impl/vhdl/project.cache/ip &#xD;&#xA;Command: opt_design&#xD;&#xA;Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'" projectName="im_load" solutionName="solution1" date="2023-10-04T15:07:03.800+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1368.699 ; gain = 564.262&#xD;&#xA;Contents of report file './report/im_load_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019&#xD;&#xA;| Date         : Wed Oct  4 15:06:28 2023&#xD;&#xA;| Host         : gs21-09 running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/im_load_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z020-clg484&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;  Merge Timing Exceptions                    :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 13 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 34 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      5.797        0.000                      0                  205        0.262        0.000                      0                  205        4.500        0.000                       0                   103  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              5.797        0.000                      0                  205        0.262        0.000                      0                  205        4.500        0.000                       0                   103  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        5.797ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             5.797ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[0]/R&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        3.595ns  (logic 1.053ns (29.291%)  route 2.542ns (70.709%))&#xD;&#xA;  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q&#xD;&#xA;                         net (fo=13, unplaced)        0.791     2.282    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]&#xD;&#xA;                         LUT4 (Prop_lut4_I1_O)        0.295     2.577 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O&#xD;&#xA;                         net (fo=3, unplaced)         0.467     3.044    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1&#xD;&#xA;                         LUT5 (Prop_lut5_I4_O)        0.116     3.160 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O&#xD;&#xA;                         net (fo=3, unplaced)         0.467     3.627    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1&#xD;&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     3.751 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O&#xD;&#xA;                         net (fo=9, unplaced)         0.817     4.568    bd_0_i/hls_inst/U0/i_0_reg_137&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[0]/R&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[0]/C&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_137_reg[0]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.365    &#xD;&#xA;                         arrival time                          -4.568    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  5.797    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.262ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.403ns  (logic 0.262ns (64.979%)  route 0.141ns (35.021%))&#xD;&#xA;  Logic Levels:           1  (LUT5=1)&#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=102, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/Q&#xD;&#xA;                         net (fo=4, unplaced)         0.141     0.715    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/count_reg[0]&#xD;&#xA;                         LUT5 (Prop_lut5_I4_O)        0.098     0.813 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/count[1]_i_1/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     0.813    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count[1]&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=102, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.552    &#xD;&#xA;                         arrival time                           0.813    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.262    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/U0/add_ln31_1_reg_534_reg[10]/C&#xD;&#xA;Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/add_ln31_1_reg_534_reg[10]/C&#xD;&#xA;High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/add_ln31_1_reg_534_reg[10]/C&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1368.699 ; gain = 0.000" projectName="im_load" solutionName="solution1" date="2023-10-04T15:06:28.335+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="im_load" solutionName="solution1" date="2023-10-04T15:06:07.051+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 962.270 ; gain = 327.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1005.578 ; gain = 370.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1005.578 ; gain = 370.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1015.238 ; gain = 380.484&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1031.047 ; gain = 396.293&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1031.047 ; gain = 396.293&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1031.047 ; gain = 396.293&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1031.047 ; gain = 396.293&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1031.047 ; gain = 396.293&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1031.047 ; gain = 396.293&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;|      |Cell                   |Count |&#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |    38|&#xD;&#xA;|2     |  bd_0_i |bd_0   |    38|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1031.047 ; gain = 396.293&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1031.047 ; gain = 378.531&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1031.047 ; gain = 396.293" projectName="im_load" solutionName="solution1" date="2023-10-04T15:06:07.036+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is c:/Users/ap576391/Documents/Brost/tp2_p1/hls/im_load/solution1/impl/vhdl/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'" projectName="im_load" solutionName="solution1" date="2023-10-04T15:05:26.945+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
