// Seed: 3326507357
module module_0 #(
    parameter id_14 = 32'd26,
    parameter id_22 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wor id_10;
  input wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  inout tri0 id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_12;
  ;
  logic id_13;
  ;
  assign module_1.id_1 = 0;
  wire _id_14, id_15 = id_14;
  assign id_10 = 1 * 1'b0 + -1'b0;
  wire id_16;
  parameter id_17 = ~-1'b0;
  assign id_13 = id_1;
  wire  id_18;
  logic id_19 = 1;
  assign id_6 = -1'b0 & -1'b0;
  wire id_20;
  assign id_11 = ((id_6));
  wire id_21;
  assign id_12 = id_4;
  for (_id_22 = id_19; 1; id_7[1||"" : 1] = id_21)
  wire [id_22 : id_14] id_23, id_24, id_25[-1 : -1], id_26;
  assign id_6 = 1'h0;
endmodule
module module_1 #(
    parameter id_1  = 32'd51,
    parameter id_13 = 32'd54
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  wire [1 : id_1] id_4 = id_2;
  logic id_5;
  logic id_6;
  ;
  logic id_7;
  ;
  wor  [  -1  :  1  ]  id_8  =  id_6  ,  id_9  =  1  *  1 'h0 ,  id_10  =  (  id_5  )  ,  id_11  =  1  ,  id_12  =  id_5  [  -1  ]  ,  _id_13  =  id_13  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_11,
      id_9,
      id_7,
      id_11,
      id_5,
      id_8,
      id_10,
      id_12,
      id_12
  );
  assign id_9  = id_11;
  assign id_10 = -1;
  tri [id_13 : 1] id_14 = 1'h0, id_15 = id_8;
endmodule
