{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465019394293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465019394294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 13:49:53 2016 " "Processing started: Sat Jun 04 13:49:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465019394294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465019394294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465019394294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465019394843 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 PWM.v(29) " "Verilog HDL Expression warning at PWM.v(29): truncated literal to match 3 bits" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1465019394961 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM.v(20) " "Verilog HDL information at PWM.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465019394963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465019394966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465019394966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_Div " "Found entity 1: clk_Div" {  } { { "clk_Div.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/clk_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465019394970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465019394970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divtb.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_DivTB " "Found entity 1: clk_DivTB" {  } { { "clk_DivTB.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/clk_DivTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465019394973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465019394973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465019395006 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter PWM.v(20) " "Verilog HDL Always Construct warning at PWM.v(20): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465019395008 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] PWM.v(20) " "Inferred latch for \"counter\[0\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395010 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] PWM.v(20) " "Inferred latch for \"counter\[1\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395010 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] PWM.v(20) " "Inferred latch for \"counter\[2\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395010 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] PWM.v(20) " "Inferred latch for \"counter\[3\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395010 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] PWM.v(20) " "Inferred latch for \"counter\[4\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395010 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] PWM.v(20) " "Inferred latch for \"counter\[5\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395010 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] PWM.v(20) " "Inferred latch for \"counter\[6\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395010 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] PWM.v(20) " "Inferred latch for \"counter\[7\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395011 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] PWM.v(20) " "Inferred latch for \"counter\[8\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395011 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] PWM.v(20) " "Inferred latch for \"counter\[9\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395011 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] PWM.v(20) " "Inferred latch for \"counter\[10\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395011 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] PWM.v(20) " "Inferred latch for \"counter\[11\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395011 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] PWM.v(20) " "Inferred latch for \"counter\[12\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395011 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] PWM.v(20) " "Inferred latch for \"counter\[13\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395011 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] PWM.v(20) " "Inferred latch for \"counter\[14\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395012 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] PWM.v(20) " "Inferred latch for \"counter\[15\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395012 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] PWM.v(20) " "Inferred latch for \"counter\[16\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395012 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] PWM.v(20) " "Inferred latch for \"counter\[17\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395012 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] PWM.v(20) " "Inferred latch for \"counter\[18\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395012 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] PWM.v(20) " "Inferred latch for \"counter\[19\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395012 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] PWM.v(20) " "Inferred latch for \"counter\[20\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395012 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] PWM.v(20) " "Inferred latch for \"counter\[21\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395013 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] PWM.v(20) " "Inferred latch for \"counter\[22\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395013 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] PWM.v(20) " "Inferred latch for \"counter\[23\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395013 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] PWM.v(20) " "Inferred latch for \"counter\[24\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395013 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] PWM.v(20) " "Inferred latch for \"counter\[25\]\" at PWM.v(20)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465019395013 "|PWM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[1\]\$latch " "Latch counter\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395472 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[2\]\$latch " "Latch counter\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395473 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[3\]\$latch " "Latch counter\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395473 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[4\]\$latch " "Latch counter\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395473 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[5\]\$latch " "Latch counter\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395473 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[6\]\$latch " "Latch counter\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395473 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[7\]\$latch " "Latch counter\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395473 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[8\]\$latch " "Latch counter\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395474 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[9\]\$latch " "Latch counter\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395474 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[10\]\$latch " "Latch counter\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395474 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[11\]\$latch " "Latch counter\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395474 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[12\]\$latch " "Latch counter\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395474 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[13\]\$latch " "Latch counter\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395474 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[14\]\$latch " "Latch counter\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395474 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[15\]\$latch " "Latch counter\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395475 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[16\]\$latch " "Latch counter\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395475 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[17\]\$latch " "Latch counter\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395475 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[18\]\$latch " "Latch counter\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395475 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[19\]\$latch " "Latch counter\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395475 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[20\]\$latch " "Latch counter\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395475 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[21\]\$latch " "Latch counter\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395476 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[22\]\$latch " "Latch counter\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395476 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[23\]\$latch " "Latch counter\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395476 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[24\]\$latch " "Latch counter\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395476 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[25\]\$latch " "Latch counter\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395476 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[0\]\$latch " "Latch counter\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465019395476 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465019395476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lenovo/Desktop/pwm_Verilog/output_files/PWM.map.smsg " "Generated suppressed messages file C:/Users/lenovo/Desktop/pwm_Verilog/output_files/PWM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465019395593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465019395698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465019395698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465019395734 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465019395734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465019395734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465019395734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465019396152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 13:49:56 2016 " "Processing ended: Sat Jun 04 13:49:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465019396152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465019396152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465019396152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465019396152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465019398430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465019398431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 13:49:57 2016 " "Processing started: Sat Jun 04 13:49:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465019398431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465019398431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PWM -c PWM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465019398431 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1465019398562 ""}
{ "Info" "0" "" "Project  = PWM" {  } {  } 0 0 "Project  = PWM" 0 0 "Fitter" 0 0 1465019398562 ""}
{ "Info" "0" "" "Revision = PWM" {  } {  } 0 0 "Revision = PWM" 0 0 "Fitter" 0 0 1465019398563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1465019398670 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PWM EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"PWM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465019398677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465019398717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465019398718 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465019398801 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1465019398818 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465019399322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465019399322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465019399322 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465019399322 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465019399324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465019399324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465019399324 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465019399324 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM " "Pin PWM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextState\[0\] " "Pin nextState\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextState[0] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextState[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextState\[1\] " "Pin nextState\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextState[1] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextState[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[0] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[1] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[0\] " "Pin counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[0] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[1\] " "Pin counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[1] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[2\] " "Pin counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[2] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[3\] " "Pin counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[3] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[4\] " "Pin counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[4] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[5\] " "Pin counter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[5] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[6\] " "Pin counter\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[6] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[7\] " "Pin counter\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[7] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[8\] " "Pin counter\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[8] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[9\] " "Pin counter\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[9] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[10\] " "Pin counter\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[10] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[11\] " "Pin counter\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[11] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[12\] " "Pin counter\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[12] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[13\] " "Pin counter\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[13] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[14\] " "Pin counter\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[14] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[15\] " "Pin counter\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[15] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[16\] " "Pin counter\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[16] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[17\] " "Pin counter\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[17] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[18\] " "Pin counter\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[18] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[19\] " "Pin counter\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[19] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[20\] " "Pin counter\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[20] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[21\] " "Pin counter\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[21] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[22\] " "Pin counter\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[22] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[23\] " "Pin counter\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[23] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[24\] " "Pin counter\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[24] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[25\] " "Pin counter\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counter[25] } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1ms " "Pin clk1ms not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk1ms } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465019399413 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1465019399413 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1465019399559 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PWM.sdc " "Synopsys Design Constraints File file not found: 'PWM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1465019399560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1465019399561 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "counter\[0\]\$latch counter\[0\]\$latch " "Clock target counter\[0\]\$latch of clock counter\[0\]\$latch is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1465019399563 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1465019399590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux28~0  " "Automatically promoted node Mux28~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465019399602 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux28~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465019399602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465019399602 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465019399602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465019399672 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465019399672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465019399673 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465019399673 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465019399674 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465019399674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465019399674 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465019399674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465019399675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1465019399675 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465019399675 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 1 31 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 1 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1465019399677 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1465019399677 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1465019399677 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465019399679 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465019399679 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465019399679 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465019399679 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465019399679 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465019399679 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465019399679 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465019399679 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1465019399679 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1465019399679 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465019399695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465019400587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465019400680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465019400689 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465019401427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465019401427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465019401501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "C:/Users/lenovo/Desktop/pwm_Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465019402230 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465019402230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465019402618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465019402620 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465019402620 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1465019402628 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465019402630 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM 0 " "Pin \"PWM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextState\[0\] 0 " "Pin \"nextState\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextState\[1\] 0 " "Pin \"nextState\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[0\] 0 " "Pin \"counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[1\] 0 " "Pin \"counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[2\] 0 " "Pin \"counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[3\] 0 " "Pin \"counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[4\] 0 " "Pin \"counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[5\] 0 " "Pin \"counter\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[6\] 0 " "Pin \"counter\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[7\] 0 " "Pin \"counter\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[8\] 0 " "Pin \"counter\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[9\] 0 " "Pin \"counter\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[10\] 0 " "Pin \"counter\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[11\] 0 " "Pin \"counter\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[12\] 0 " "Pin \"counter\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[13\] 0 " "Pin \"counter\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[14\] 0 " "Pin \"counter\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[15\] 0 " "Pin \"counter\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[16\] 0 " "Pin \"counter\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[17\] 0 " "Pin \"counter\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[18\] 0 " "Pin \"counter\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[19\] 0 " "Pin \"counter\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[20\] 0 " "Pin \"counter\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[21\] 0 " "Pin \"counter\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[22\] 0 " "Pin \"counter\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[23\] 0 " "Pin \"counter\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[24\] 0 " "Pin \"counter\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[25\] 0 " "Pin \"counter\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465019402635 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1465019402635 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465019402750 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465019402764 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465019402868 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465019403155 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1465019403222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lenovo/Desktop/pwm_Verilog/output_files/PWM.fit.smsg " "Generated suppressed messages file C:/Users/lenovo/Desktop/pwm_Verilog/output_files/PWM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465019403306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465019403454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 13:50:03 2016 " "Processing ended: Sat Jun 04 13:50:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465019403454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465019403454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465019403454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465019403454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1465019405561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465019405562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 13:50:05 2016 " "Processing started: Sat Jun 04 13:50:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465019405562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1465019405562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PWM -c PWM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1465019405562 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1465019406639 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1465019406675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465019407224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 13:50:07 2016 " "Processing ended: Sat Jun 04 13:50:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465019407224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465019407224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465019407224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465019407224 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1465019407825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1465019409064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 13:50:08 2016 " "Processing started: Sat Jun 04 13:50:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465019409065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465019409065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PWM -c PWM " "Command: quartus_sta PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465019409065 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1465019409207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465019409411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465019409454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465019409454 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1465019409539 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PWM.sdc " "Synopsys Design Constraints File file not found: 'PWM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1465019409559 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1465019409560 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter\[0\]\$latch counter\[0\]\$latch " "create_clock -period 1.000 -name counter\[0\]\$latch counter\[0\]\$latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409561 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1ms clk1ms " "create_clock -period 1.000 -name clk1ms clk1ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409561 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409561 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "counter\[0\]\$latch counter\[0\]\$latch " "Clock target counter\[0\]\$latch of clock counter\[0\]\$latch is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1465019409562 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1465019409564 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1465019409574 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1465019409584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.367 " "Worst-case setup slack is -5.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.367      -124.442 counter\[0\]\$latch  " "   -5.367      -124.442 counter\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.315       -10.483 clk1ms  " "   -5.315       -10.483 clk1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465019409587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.722 " "Worst-case hold slack is -1.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722       -28.177 counter\[0\]\$latch  " "   -1.722       -28.177 counter\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189        -0.230 clk1ms  " "   -0.189        -0.230 clk1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465019409591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465019409594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465019409598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -3.913 clk1ms  " "   -1.469        -3.913 clk1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 counter\[0\]\$latch  " "    0.500         0.000 counter\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465019409601 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1465019409708 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1465019409711 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "counter\[0\]\$latch counter\[0\]\$latch " "Clock target counter\[0\]\$latch of clock counter\[0\]\$latch is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1465019409729 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1465019409731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.824 " "Worst-case setup slack is -1.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.824        -3.580 clk1ms  " "   -1.824        -3.580 clk1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.480       -29.305 counter\[0\]\$latch  " "   -1.480       -29.305 counter\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465019409735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.214 " "Worst-case hold slack is -1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214       -23.903 counter\[0\]\$latch  " "   -1.214       -23.903 counter\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411        -0.756 clk1ms  " "   -0.411        -0.756 clk1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465019409741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465019409747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465019409751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 clk1ms  " "   -1.222        -3.222 clk1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 counter\[0\]\$latch  " "    0.500         0.000 counter\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465019409757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465019409757 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1465019409831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465019410212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465019410212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465019410299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 13:50:10 2016 " "Processing ended: Sat Jun 04 13:50:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465019410299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465019410299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465019410299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465019410299 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465019410975 ""}
