{
  "design": {
    "design_info": {
      "boundary_crc": "0x4D8ED28EB0F87F04",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../project_99.gen/sources_1/bd/fft",
      "name": "fft",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "xfft_0": "",
      "mult_gen_0": "",
      "mult_gen_1": "",
      "blk_mem_gen_0": ""
    },
    "interface_ports": {
      "S_AXIS_DATA_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fft_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "40000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "6"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "M_AXIS_DATA_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fft_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "40000000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32766} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32766} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32734} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 512} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 19} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32734} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 32} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 512} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 19} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 64 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        }
      },
      "S_AXIS_CONFIG_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fft_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "40000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "BRAM_PORTA_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS_DATA_0:M_AXIS_DATA_0:S_AXIS_CONFIG_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "fft_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "40000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "event_data_in_channel_halt_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "event_frame_started_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "event_tlast_missing_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "event_tlast_unexpected_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "m_axis_data_tdata_0": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "m_axis_data_tlast_0": {
        "direction": "O"
      },
      "m_axis_data_tvalid_0": {
        "direction": "O"
      },
      "s_axis_data_tdata_0": {
        "direction": "I",
        "left": "47",
        "right": "0"
      },
      "s_axis_data_tlast_0": {
        "direction": "I"
      },
      "s_axis_data_tready_0": {
        "direction": "O"
      },
      "s_axis_data_tvalid_0": {
        "direction": "I"
      },
      "s_axis_config_tdata_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "s_axis_config_tready_0": {
        "direction": "O"
      },
      "s_axis_config_tvalid_0": {
        "direction": "I"
      },
      "A_0": {
        "type": "data",
        "direction": "I",
        "left": "29",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_0": {
        "type": "data",
        "direction": "I",
        "left": "29",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "P_0": {
        "type": "data",
        "direction": "O",
        "left": "59",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 60} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 60}",
            "value_src": "ip_prop"
          }
        }
      },
      "A_1": {
        "type": "data",
        "direction": "I",
        "left": "29",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_1": {
        "type": "data",
        "direction": "I",
        "left": "29",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "P_1": {
        "type": "data",
        "direction": "O",
        "left": "59",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 60} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 60}",
            "value_src": "ip_prop"
          }
        }
      },
      "clka_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fft_clka_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_fft": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "wea_fft": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "clkb_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fft_clkb_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_fft": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "adresa_fft": {
        "direction": "I",
        "left": "6",
        "right": "0"
      },
      "adresb_fft": {
        "direction": "I",
        "left": "6",
        "right": "0"
      }
    },
    "components": {
      "xfft_0": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "xci_name": "fft_xfft_0_0",
        "xci_path": "ip\\fft_xfft_0_0\\fft_xfft_0_0.xci",
        "inst_hier_path": "xfft_0",
        "parameters": {
          "aresetn": {
            "value": "true"
          },
          "implementation_options": {
            "value": "radix_2_lite_burst_io"
          },
          "input_width": {
            "value": "20"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "0"
          },
          "output_ordering": {
            "value": "natural_order"
          },
          "scaling_options": {
            "value": "unscaled"
          },
          "target_clock_frequency": {
            "value": "100"
          },
          "throttle_scheme": {
            "value": "realtime"
          },
          "transform_length": {
            "value": "512"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "fft_mult_gen_0_0",
        "xci_path": "ip\\fft_mult_gen_0_0\\fft_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "0"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "30"
          },
          "PortBWidth": {
            "value": "30"
          }
        }
      },
      "mult_gen_1": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "fft_mult_gen_1_0",
        "xci_path": "ip\\fft_mult_gen_1_0\\fft_mult_gen_1_0.xci",
        "inst_hier_path": "mult_gen_1",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "0"
          },
          "PortAWidth": {
            "value": "30"
          },
          "PortBWidth": {
            "value": "30"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fft_blk_mem_gen_0_0",
        "xci_path": "ip\\fft_blk_mem_gen_0_0\\fft_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "128"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "BRAM_PORTA_0",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_PORTB_0",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "S_AXIS_CONFIG_0_1": {
        "interface_ports": [
          "S_AXIS_CONFIG_0",
          "xfft_0/S_AXIS_CONFIG"
        ]
      },
      "S_AXIS_DATA_0_1": {
        "interface_ports": [
          "S_AXIS_DATA_0",
          "xfft_0/S_AXIS_DATA"
        ]
      },
      "xfft_0_M_AXIS_DATA": {
        "interface_ports": [
          "M_AXIS_DATA_0",
          "xfft_0/M_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "A_0_1": {
        "ports": [
          "A_0",
          "mult_gen_0/A"
        ]
      },
      "A_1_1": {
        "ports": [
          "A_1",
          "mult_gen_1/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "B_0",
          "mult_gen_0/B"
        ]
      },
      "B_1_1": {
        "ports": [
          "B_1",
          "mult_gen_1/B"
        ]
      },
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "xfft_0/aclk"
        ]
      },
      "addra_0_1": {
        "ports": [
          "adresa_fft",
          "blk_mem_gen_0/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "adresb_fft",
          "blk_mem_gen_0/addrb"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn_0",
          "xfft_0/aresetn"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "doutb_fft"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clka_0",
          "blk_mem_gen_0/clka"
        ]
      },
      "clkb_0_1": {
        "ports": [
          "clkb_0",
          "blk_mem_gen_0/clkb"
        ]
      },
      "dina_fft": {
        "ports": [
          "dina_fft",
          "blk_mem_gen_0/dina"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "P_0"
        ]
      },
      "mult_gen_1_P": {
        "ports": [
          "mult_gen_1/P",
          "P_1"
        ]
      },
      "s_axis_config_tdata_0_1": {
        "ports": [
          "s_axis_config_tdata_0",
          "xfft_0/s_axis_config_tdata"
        ]
      },
      "s_axis_config_tvalid_0_1": {
        "ports": [
          "s_axis_config_tvalid_0",
          "xfft_0/s_axis_config_tvalid"
        ]
      },
      "s_axis_data_tdata_0_1": {
        "ports": [
          "s_axis_data_tdata_0",
          "xfft_0/s_axis_data_tdata"
        ]
      },
      "s_axis_data_tlast_0_1": {
        "ports": [
          "s_axis_data_tlast_0",
          "xfft_0/s_axis_data_tlast"
        ]
      },
      "s_axis_data_tvalid_0_1": {
        "ports": [
          "s_axis_data_tvalid_0",
          "xfft_0/s_axis_data_tvalid"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wea_fft",
          "blk_mem_gen_0/wea"
        ]
      },
      "xfft_0_event_data_in_channel_halt": {
        "ports": [
          "xfft_0/event_data_in_channel_halt",
          "event_data_in_channel_halt_0"
        ]
      },
      "xfft_0_event_frame_started": {
        "ports": [
          "xfft_0/event_frame_started",
          "event_frame_started_0"
        ]
      },
      "xfft_0_event_tlast_missing": {
        "ports": [
          "xfft_0/event_tlast_missing",
          "event_tlast_missing_0"
        ]
      },
      "xfft_0_event_tlast_unexpected": {
        "ports": [
          "xfft_0/event_tlast_unexpected",
          "event_tlast_unexpected_0"
        ]
      },
      "xfft_0_m_axis_data_tdata": {
        "ports": [
          "xfft_0/m_axis_data_tdata",
          "m_axis_data_tdata_0"
        ]
      },
      "xfft_0_m_axis_data_tlast": {
        "ports": [
          "xfft_0/m_axis_data_tlast",
          "m_axis_data_tlast_0"
        ]
      },
      "xfft_0_m_axis_data_tvalid": {
        "ports": [
          "xfft_0/m_axis_data_tvalid",
          "m_axis_data_tvalid_0"
        ]
      },
      "xfft_0_s_axis_config_tready": {
        "ports": [
          "xfft_0/s_axis_config_tready",
          "s_axis_config_tready_0"
        ]
      },
      "xfft_0_s_axis_data_tready": {
        "ports": [
          "xfft_0/s_axis_data_tready",
          "s_axis_data_tready_0"
        ]
      }
    }
  }
}