{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556053466587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556053466587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 17:04:26 2019 " "Processing started: Tue Apr 23 17:04:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556053466587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556053466587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556053466587 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556053467285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_4bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultiplier " "Found entity 1: Arena_4bit_arrayMultiplier" {  } { { "Arena_4bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053467375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053467375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitRegister-Arena_32bitRegister_arch " "Found design unit 1: Arena_32bitRegister-Arena_32bitRegister_arch" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053467995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitRegister " "Found entity 1: Arena_32bitRegister" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053467995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053467995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitAdder-Arena_32bitAdder_arch " "Found design unit 1: Arena_32bitAdder-Arena_32bitAdder_arch" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053467995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAdder " "Found entity 1: Arena_32bitAdder" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053467995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053467995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullAdder-Arena_fullAdder_arch " "Found design unit 1: Arena_fullAdder-Arena_fullAdder_arch" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullAdder " "Found entity 1: Arena_fullAdder" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053468005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_D_FlipFlop-Arena_D_FlipFlop_arch " "Found design unit 1: Arena_D_FlipFlop-Arena_D_FlipFlop_arch" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_D_FlipFlop " "Found entity 1: Arena_D_FlipFlop" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053468005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator " "Found entity 1: Arena_32bitAccumulator" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053468015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput-Arena_32bitInput_arch " "Found design unit 1: Arena_32bitInput-Arena_32bitInput_arch" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468015 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput " "Found entity 1: Arena_32bitInput" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053468015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier " "Found entity 1: Arena_32bit_arrayMultiplier" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053468015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier_with_8bitadders.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier_with_8bitadders.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier_with_8bitAdders " "Found entity 1: Arena_32bit_arrayMultiplier_with_8bitAdders" {  } { { "Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053468025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitAdder " "Found entity 1: Arena_16bitAdder" {  } { { "Arena_16bitAdder.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053468025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_4bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch " "Found design unit 1: Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468035 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultipler " "Found entity 1: Arena_4bit_arrayMultipler" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556053468035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556053468035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_4bit_arrayMultipler " "Elaborating entity \"Arena_4bit_arrayMultipler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556053468085 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Arena_4bitOUT Arena_4bit_arrayMultipler.vhd(10) " "VHDL Signal Declaration warning at Arena_4bit_arrayMultipler.vhd(10): used implicit default value for signal \"Arena_4bitOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1556053468095 "|Arena_4bit_arrayMultipler"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Arena_Sum_vec Arena_4bit_arrayMultipler.vhd(17) " "Verilog HDL or VHDL warning at Arena_4bit_arrayMultipler.vhd(17): object \"Arena_Sum_vec\" assigned a value but never read" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556053468095 "|Arena_4bit_arrayMultipler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_fullAdder Arena_fullAdder:FA0 " "Elaborating entity \"Arena_fullAdder\" for hierarchy \"Arena_fullAdder:FA0\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "FA0" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556053468105 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_4bitOUT\[0\] GND " "Pin \"Arena_4bitOUT\[0\]\" is stuck at GND" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556053468495 "|Arena_4bit_arrayMultipler|Arena_4bitOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_4bitOUT\[1\] GND " "Pin \"Arena_4bitOUT\[1\]\" is stuck at GND" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556053468495 "|Arena_4bit_arrayMultipler|Arena_4bitOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_4bitOUT\[2\] GND " "Pin \"Arena_4bitOUT\[2\]\" is stuck at GND" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556053468495 "|Arena_4bit_arrayMultipler|Arena_4bitOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_4bitOUT\[3\] GND " "Pin \"Arena_4bitOUT\[3\]\" is stuck at GND" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556053468495 "|Arena_4bit_arrayMultipler|Arena_4bitOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_4bitOUT\[4\] GND " "Pin \"Arena_4bitOUT\[4\]\" is stuck at GND" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556053468495 "|Arena_4bit_arrayMultipler|Arena_4bitOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_4bitOUT\[5\] GND " "Pin \"Arena_4bitOUT\[5\]\" is stuck at GND" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556053468495 "|Arena_4bit_arrayMultipler|Arena_4bitOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_4bitOUT\[6\] GND " "Pin \"Arena_4bitOUT\[6\]\" is stuck at GND" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556053468495 "|Arena_4bit_arrayMultipler|Arena_4bitOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_4bitOUT\[7\] GND " "Pin \"Arena_4bitOUT\[7\]\" is stuck at GND" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556053468495 "|Arena_4bit_arrayMultipler|Arena_4bitOUT[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1556053468495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556053468675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468675 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_4bitIN_A\[0\] " "No output dependent on input pin \"Arena_4bitIN_A\[0\]\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468725 "|Arena_4bit_arrayMultipler|Arena_4bitIN_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_4bitIN_A\[1\] " "No output dependent on input pin \"Arena_4bitIN_A\[1\]\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468725 "|Arena_4bit_arrayMultipler|Arena_4bitIN_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_4bitIN_A\[2\] " "No output dependent on input pin \"Arena_4bitIN_A\[2\]\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468725 "|Arena_4bit_arrayMultipler|Arena_4bitIN_A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_4bitIN_A\[3\] " "No output dependent on input pin \"Arena_4bitIN_A\[3\]\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468725 "|Arena_4bit_arrayMultipler|Arena_4bitIN_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_4bitIN_B\[0\] " "No output dependent on input pin \"Arena_4bitIN_B\[0\]\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468725 "|Arena_4bit_arrayMultipler|Arena_4bitIN_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_4bitIN_B\[1\] " "No output dependent on input pin \"Arena_4bitIN_B\[1\]\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468725 "|Arena_4bit_arrayMultipler|Arena_4bitIN_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_4bitIN_B\[2\] " "No output dependent on input pin \"Arena_4bitIN_B\[2\]\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468725 "|Arena_4bit_arrayMultipler|Arena_4bitIN_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_4bitIN_B\[3\] " "No output dependent on input pin \"Arena_4bitIN_B\[3\]\"" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556053468725 "|Arena_4bit_arrayMultipler|Arena_4bitIN_B[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556053468725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556053468735 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556053468735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556053468735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556053468765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 17:04:28 2019 " "Processing ended: Tue Apr 23 17:04:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556053468765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556053468765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556053468765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556053468765 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556053470487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556053470487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 17:04:29 2019 " "Processing started: Tue Apr 23 17:04:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556053470487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556053470487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556053470487 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556053470677 ""}
{ "Info" "0" "" "Project  = Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Project  = Add_Sub_Mul_Div_Accum_Lab4" 0 0 "Fitter" 0 0 1556053470677 ""}
{ "Info" "0" "" "Revision = Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Revision = Add_Sub_Mul_Div_Accum_Lab4" 0 0 "Fitter" 0 0 1556053470677 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1556053470777 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Add_Sub_Mul_Div_Accum_Lab4 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Add_Sub_Mul_Div_Accum_Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556053470787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556053470837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556053470847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556053470967 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556053470987 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556053471627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556053471627 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556053471627 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556053471627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556053471627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556053471627 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556053471627 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitIN_A\[0\] " "Pin Arena_4bitIN_A\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitIN_A[0] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitIN_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitIN_A\[1\] " "Pin Arena_4bitIN_A\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitIN_A[1] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitIN_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitIN_A\[2\] " "Pin Arena_4bitIN_A\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitIN_A[2] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitIN_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitIN_A\[3\] " "Pin Arena_4bitIN_A\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitIN_A[3] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitIN_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitIN_B\[0\] " "Pin Arena_4bitIN_B\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitIN_B[0] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitIN_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitIN_B\[1\] " "Pin Arena_4bitIN_B\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitIN_B[1] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitIN_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitIN_B\[2\] " "Pin Arena_4bitIN_B\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitIN_B[2] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitIN_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitIN_B\[3\] " "Pin Arena_4bitIN_B\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitIN_B[3] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 9 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitIN_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitOUT\[0\] " "Pin Arena_4bitOUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitOUT[0] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitOUT\[1\] " "Pin Arena_4bitOUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitOUT[1] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitOUT\[2\] " "Pin Arena_4bitOUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitOUT[2] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitOUT\[3\] " "Pin Arena_4bitOUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitOUT[3] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitOUT\[4\] " "Pin Arena_4bitOUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitOUT[4] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitOUT\[5\] " "Pin Arena_4bitOUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitOUT[5] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitOUT\[6\] " "Pin Arena_4bitOUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitOUT[6] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_4bitOUT\[7\] " "Pin Arena_4bitOUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_4bitOUT[7] } } } { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 10 0 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_4bitOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556053471787 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1556053471787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Add_Sub_Mul_Div_Accum_Lab4.sdc " "Synopsys Design Constraints File file not found: 'Add_Sub_Mul_Div_Accum_Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556053471927 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556053471927 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1556053471927 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1556053471927 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556053471927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556053471927 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556053471927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556053471927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556053471927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556053471927 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556053471927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556053471927 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556053471927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556053471927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1556053471927 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556053471927 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1556053471937 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1556053471937 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556053471937 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556053471937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556053471937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556053471937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556053471937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556053471937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556053471937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556053471937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556053471937 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1556053471937 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556053471937 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556053471947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556053474377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556053474477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556053474487 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556053474737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556053474737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556053474807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556053475788 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556053475788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556053475918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556053475918 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1556053475918 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556053475918 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556053475928 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556053475938 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_4bitOUT\[0\] 0 " "Pin \"Arena_4bitOUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556053475938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_4bitOUT\[1\] 0 " "Pin \"Arena_4bitOUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556053475938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_4bitOUT\[2\] 0 " "Pin \"Arena_4bitOUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556053475938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_4bitOUT\[3\] 0 " "Pin \"Arena_4bitOUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556053475938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_4bitOUT\[4\] 0 " "Pin \"Arena_4bitOUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556053475938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_4bitOUT\[5\] 0 " "Pin \"Arena_4bitOUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556053475938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_4bitOUT\[6\] 0 " "Pin \"Arena_4bitOUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556053475938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_4bitOUT\[7\] 0 " "Pin \"Arena_4bitOUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556053475938 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1556053475938 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556053476048 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556053476058 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556053476158 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556053476608 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1556053476748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/output_files/Add_Sub_Mul_Div_Accum_Lab4.fit.smsg " "Generated suppressed messages file C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/output_files/Add_Sub_Mul_Div_Accum_Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556053476848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556053476998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 17:04:36 2019 " "Processing ended: Tue Apr 23 17:04:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556053476998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556053476998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556053476998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556053476998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556053478308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556053478308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 17:04:38 2019 " "Processing started: Tue Apr 23 17:04:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556053478308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556053478308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556053478308 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556053480098 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556053480168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556053480908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 17:04:40 2019 " "Processing ended: Tue Apr 23 17:04:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556053480908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556053480908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556053480908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556053480908 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556053481498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556053482648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556053482658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 17:04:41 2019 " "Processing started: Tue Apr 23 17:04:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556053482658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556053482658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_sta Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556053482658 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556053482858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556053483088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556053483148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556053483148 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Add_Sub_Mul_Div_Accum_Lab4.sdc " "Synopsys Design Constraints File file not found: 'Add_Sub_Mul_Div_Accum_Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556053483258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556053483258 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1556053483258 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1556053483258 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556053483258 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1556053483268 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1556053483268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483298 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556053483298 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1556053483298 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556053483308 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1556053483308 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1556053483308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556053483328 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556053483328 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556053483348 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556053483348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556053483388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 17:04:43 2019 " "Processing ended: Tue Apr 23 17:04:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556053483388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556053483388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556053483388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556053483388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556053484678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556053484678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 17:04:44 2019 " "Processing started: Tue Apr 23 17:04:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556053484678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556053484678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556053484678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Add_Sub_Mul_Div_Accum_Lab4.vo C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/simulation/modelsim/ simulation " "Generated file Add_Sub_Mul_Div_Accum_Lab4.vo in folder \"C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556053485065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556053485115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 17:04:45 2019 " "Processing ended: Tue Apr 23 17:04:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556053485115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556053485115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556053485115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556053485115 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556053485695 ""}
