<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\terminal_top.v<br>
C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\hdmi_term.v<br>
C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_defines.vh<br>
C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v<br>
C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v<br>
C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tmds.v<br>
C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\clock_generator\clock_generator.v<br>
C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\clock_div5\clock_div5.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.07</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 01 13:32:53 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>terminal_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.3s, Peak memory usage = 178.309MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 178.309MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 178.309MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 178.309MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.115s, Peak memory usage = 178.309MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 178.309MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 178.309MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>634</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>65</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>232</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>224</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>899</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>93</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>378</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>428</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>115</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>115</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLVR</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1020(905 LUTs, 115 ALUs) / 4608</td>
<td>22%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>634 / 3570</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3570</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>634 / 3570</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 10</td>
<td>10%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>clk_gen/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_gen/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_gen/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.0</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_gen/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.0</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.2</td>
<td>0.000</td>
<td>19.841</td>
<td>clk_gen/pllvr_inst/CLKOUT</td>
<td>clk_gen/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.2(MHz)</td>
<td>38.1(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>terminal/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n146_s17/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>terminal/svo_tmds_2/n146_s17/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s1/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>terminal/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>7.508</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s0/I0</td>
</tr>
<tr>
<td>8.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>terminal/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s19/I1</td>
</tr>
<tr>
<td>10.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_2/n175_s19/F</td>
</tr>
<tr>
<td>10.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s26/I0</td>
</tr>
<tr>
<td>11.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s26/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s14/I0</td>
</tr>
<tr>
<td>13.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n175_s14/F</td>
</tr>
<tr>
<td>13.623</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>14.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>15.202</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>16.247</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>16.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>16.810</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>17.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>18.248</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>18.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>18.811</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>19.291</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s6/I1</td>
</tr>
<tr>
<td>20.390</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>20.870</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n377_s6/I3</td>
</tr>
<tr>
<td>21.496</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n377_s6/F</td>
</tr>
<tr>
<td>21.976</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n377_s4/I0</td>
</tr>
<tr>
<td>23.008</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n377_s4/F</td>
</tr>
<tr>
<td>23.488</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n377_s1/I1</td>
</tr>
<tr>
<td>24.587</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>25.067</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>26.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>26.579</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 17.234, 66.663%; route: 8.160, 31.564%; tC2Q: 0.458, 1.773%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>terminal/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n146_s17/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>terminal/svo_tmds_2/n146_s17/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s1/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>terminal/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>7.508</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s0/I0</td>
</tr>
<tr>
<td>8.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>terminal/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s19/I1</td>
</tr>
<tr>
<td>10.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_2/n175_s19/F</td>
</tr>
<tr>
<td>10.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s26/I0</td>
</tr>
<tr>
<td>11.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s26/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s14/I0</td>
</tr>
<tr>
<td>13.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n175_s14/F</td>
</tr>
<tr>
<td>13.623</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>14.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>15.202</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>16.247</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>16.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>16.810</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>17.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>18.248</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>18.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>18.811</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>19.291</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s6/I1</td>
</tr>
<tr>
<td>20.390</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>20.870</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n380_s4/I1</td>
</tr>
<tr>
<td>21.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n380_s4/F</td>
</tr>
<tr>
<td>22.449</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n380_s1/I1</td>
</tr>
<tr>
<td>23.548</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n380_s1/F</td>
</tr>
<tr>
<td>24.028</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n380_s0/I0</td>
</tr>
<tr>
<td>25.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>25.540</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.675, 67.202%; route: 7.680, 30.951%; tC2Q: 0.458, 1.847%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>terminal/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n146_s17/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>terminal/svo_tmds_2/n146_s17/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s1/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>terminal/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>7.508</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s0/I0</td>
</tr>
<tr>
<td>8.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>terminal/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s19/I1</td>
</tr>
<tr>
<td>10.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_2/n175_s19/F</td>
</tr>
<tr>
<td>10.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s26/I0</td>
</tr>
<tr>
<td>11.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s26/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s14/I0</td>
</tr>
<tr>
<td>13.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n175_s14/F</td>
</tr>
<tr>
<td>13.623</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>14.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>15.202</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>16.247</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>16.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>16.810</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>17.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>18.248</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>18.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>18.811</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>19.291</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s6/I1</td>
</tr>
<tr>
<td>20.390</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>20.870</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n379_s4/I1</td>
</tr>
<tr>
<td>21.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>22.449</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n379_s1/I1</td>
</tr>
<tr>
<td>23.548</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n379_s1/F</td>
</tr>
<tr>
<td>24.028</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n379_s0/I0</td>
</tr>
<tr>
<td>25.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>25.540</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.675, 67.202%; route: 7.680, 30.951%; tC2Q: 0.458, 1.847%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>terminal/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>terminal/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n146_s17/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>terminal/svo_tmds_2/n146_s17/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s1/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>terminal/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>7.508</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n88_s0/I0</td>
</tr>
<tr>
<td>8.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>terminal/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s19/I1</td>
</tr>
<tr>
<td>10.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_2/n175_s19/F</td>
</tr>
<tr>
<td>10.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s26/I0</td>
</tr>
<tr>
<td>11.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s26/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n175_s14/I0</td>
</tr>
<tr>
<td>13.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n175_s14/F</td>
</tr>
<tr>
<td>13.623</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>14.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>15.202</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>16.247</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>16.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>16.810</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>17.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>18.248</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>18.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>18.811</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>19.291</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s6/I1</td>
</tr>
<tr>
<td>20.390</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>20.870</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s4/I2</td>
</tr>
<tr>
<td>21.692</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s4/F</td>
</tr>
<tr>
<td>22.172</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s1/I1</td>
</tr>
<tr>
<td>23.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>23.751</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>24.783</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>25.263</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>terminal/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.398, 66.831%; route: 7.680, 31.301%; tC2Q: 0.458, 1.868%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>terminal/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>terminal/svo_tmds_0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>terminal/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n404_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>terminal/svo_tmds_0/n404_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n406_s1/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_0/n406_s1/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n88_s1/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>terminal/svo_tmds_0/n88_s1/F</td>
</tr>
<tr>
<td>7.508</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n88_s0/I0</td>
</tr>
<tr>
<td>8.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>terminal/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>10.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>terminal/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>10.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n175_s14/I1</td>
</tr>
<tr>
<td>11.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_0/n175_s14/F</td>
</tr>
<tr>
<td>12.178</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n176_s13/I1</td>
</tr>
<tr>
<td>13.277</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>13.757</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>14.802</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>14.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>15.365</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>15.845</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>16.803</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>16.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>terminal/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>17.366</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>17.846</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n378_s6/I1</td>
</tr>
<tr>
<td>18.945</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>terminal/svo_tmds_0/n378_s6/F</td>
</tr>
<tr>
<td>19.425</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n377_s6/I3</td>
</tr>
<tr>
<td>20.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n377_s6/F</td>
</tr>
<tr>
<td>20.531</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n377_s4/I0</td>
</tr>
<tr>
<td>21.563</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n377_s4/F</td>
</tr>
<tr>
<td>22.043</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n377_s1/I1</td>
</tr>
<tr>
<td>23.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n377_s1/F</td>
</tr>
<tr>
<td>23.622</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n377_s0/I0</td>
</tr>
<tr>
<td>24.654</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/n377_s0/F</td>
</tr>
<tr>
<td>25.134</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>terminal/svo_tmds_0/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>terminal/svo_tmds_0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>terminal/svo_tmds_0/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.269, 66.656%; route: 7.680, 31.466%; tC2Q: 0.458, 1.878%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
