$date
	Fri Oct 08 12:26:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_XORgate3 $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module XOR3 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1!
1$
#20000
0$
1#
#30000
0!
1$
#40000
1!
0$
0#
1"
#50000
0!
1$
#60000
0$
1#
#70000
1!
1$
#80000
