<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/source/uart_dma.c Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_bf64bf1d31205111dab559ea5953d43c.html">source</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>uart_dma.c</h1>  </div>
</div>
<div class="contents">
<a href="uart__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">/**</span>
<a name="l00031"></a>00031 <span class="comment"> * \addtogroup uart_dma_module UART xDMA driver</span>
<a name="l00032"></a>00032 <span class="comment"> * \ingroup lib_uart</span>
<a name="l00033"></a>00033 <span class="comment"> * \section Usage</span>
<a name="l00034"></a>00034 <span class="comment"> *</span>
<a name="l00035"></a>00035 <span class="comment"> * &lt;ul&gt;</span>
<a name="l00036"></a>00036 <span class="comment"> * &lt;li&gt; UARTD_Configure() initializes and configures the UART peripheral and</span>
<a name="l00037"></a>00037 <span class="comment"> * xDMA for data transfer.&lt;/li&gt;</span>
<a name="l00038"></a>00038 <span class="comment"> * &lt;li&gt; Configures the parameters for the device corresponding to the cs value</span>
<a name="l00039"></a>00039 <span class="comment"> * by UARTD_ConfigureCS(). &lt;/li&gt;</span>
<a name="l00040"></a>00040 <span class="comment"> * &lt;li&gt; Starts a UART master transfer. This is a non blocking function</span>
<a name="l00041"></a>00041 <span class="comment"> * UARTD_SendData(). It will</span>
<a name="l00042"></a>00042 <span class="comment"> * return as soon as the transfer is started..&lt;/li&gt;</span>
<a name="l00043"></a>00043 <span class="comment"> * &lt;/ul&gt;</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> */</span>
<a name="l00046"></a>00046 <span class="comment"></span>
<a name="l00047"></a>00047 <span class="comment">/**</span>
<a name="l00048"></a>00048 <span class="comment"> * \file</span>
<a name="l00049"></a>00049 <span class="comment"> *</span>
<a name="l00050"></a>00050 <span class="comment"> * Implementation for the UART with xDMA driver.</span>
<a name="l00051"></a>00051 <span class="comment"> *</span>
<a name="l00052"></a>00052 <span class="comment"> */</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00056"></a>00056 <span class="comment"> *        Headers</span>
<a name="l00057"></a>00057 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;chip.h&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;string.h&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;stdlib.h&quot;</span>
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00065"></a>00065 <span class="comment"> *        Local functions</span>
<a name="l00066"></a>00066 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00067"></a>00067 <span class="comment"></span>
<a name="l00068"></a>00068 <span class="comment">/**</span>
<a name="l00069"></a>00069 <span class="comment">* \brief UART xDMA Rx callback</span>
<a name="l00070"></a>00070 <span class="comment">* Invoked on UART DMA reception done.</span>
<a name="l00071"></a>00071 <span class="comment">* \param channel DMA channel.</span>
<a name="l00072"></a>00072 <span class="comment">* \param pArg Pointer to callback argument - Pointer to UARTDma instance.</span>
<a name="l00073"></a>00073 <span class="comment">*/</span>
<a name="l00074"></a>00074 <span class="keyword">static</span> <span class="keywordtype">void</span> UARTD_Rx_Cb(uint32_t channel, <a class="code" href="struct_uart_dma.html">UartDma</a> *pArg)
<a name="l00075"></a>00075 {
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <a class="code" href="struct_uart_channel.html" title="usart Transfer Request prepared by the application upper layer.">UartChannel</a> *pUartdCh = pArg-&gt;<a class="code" href="struct_uart_dma.html#a909cc0e14f0271d6d8cbefa0c49195e5">pRxChannel</a>;
<a name="l00078"></a>00078 
<a name="l00079"></a>00079     <span class="keywordflow">if</span> (channel != pUartdCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>)
<a name="l00080"></a>00080         <span class="keywordflow">return</span>;
<a name="l00081"></a>00081 
<a name="l00082"></a>00082     <span class="comment">/* Release the DMA channels */</span>
<a name="l00083"></a>00083     <a class="code" href="group__dmad__functions.html#ga2a3178c1d2615b7a4d7a0005662cdd89" title="Free the specified xDMA channel.">XDMAD_FreeChannel</a>(pArg-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pUartdCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>);
<a name="l00084"></a>00084     pUartdCh-&gt;<a class="code" href="struct_uart_channel.html#ac71a5b29d292b5fcb48d5ab0292dff8f">sempaphore</a> = 1;
<a name="l00085"></a>00085     SCB_InvalidateDCache_by_Addr((uint32_t *)pUartdCh-&gt;<a class="code" href="struct_uart_channel.html#ae40c80620ff724da404a7ee5d889ebaf">pBuff</a>, pUartdCh-&gt;<a class="code" href="struct_uart_channel.html#a97dc7f4ec156e8a4620f9ed76462aeec">BuffSize</a>);
<a name="l00086"></a>00086 }
<a name="l00087"></a>00087 <span class="comment"></span>
<a name="l00088"></a>00088 <span class="comment">/**</span>
<a name="l00089"></a>00089 <span class="comment"> * \brief USART xDMA Rx callback</span>
<a name="l00090"></a>00090 <span class="comment"> * Invoked on USART DMA reception done.</span>
<a name="l00091"></a>00091 <span class="comment"> * \param channel DMA channel.</span>
<a name="l00092"></a>00092 <span class="comment"> * \param pArg Pointer to callback argument - Pointer to USARTDma instance.</span>
<a name="l00093"></a>00093 <span class="comment"> */</span>
<a name="l00094"></a>00094 <span class="keyword">static</span> <span class="keywordtype">void</span> UARTD_Tx_Cb(uint32_t channel, <a class="code" href="struct_uart_dma.html">UartDma</a> *pArg)
<a name="l00095"></a>00095 {
<a name="l00096"></a>00096     <a class="code" href="struct_uart_channel.html" title="usart Transfer Request prepared by the application upper layer.">UartChannel</a> *pUartdCh = pArg-&gt;<a class="code" href="struct_uart_dma.html#a7f0497429070ce75403395c6b6e6a31b">pTxChannel</a>;
<a name="l00097"></a>00097 
<a name="l00098"></a>00098     <span class="keywordflow">if</span> (channel != pUartdCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>)
<a name="l00099"></a>00099         <span class="keywordflow">return</span>;
<a name="l00100"></a>00100 
<a name="l00101"></a>00101     <span class="comment">/* Release the DMA channels */</span>
<a name="l00102"></a>00102     <a class="code" href="group__dmad__functions.html#ga2a3178c1d2615b7a4d7a0005662cdd89" title="Free the specified xDMA channel.">XDMAD_FreeChannel</a>(pArg-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pUartdCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>);
<a name="l00103"></a>00103     pUartdCh-&gt;<a class="code" href="struct_uart_channel.html#ac71a5b29d292b5fcb48d5ab0292dff8f">sempaphore</a> = 1;
<a name="l00104"></a>00104 }
<a name="l00105"></a>00105 <span class="comment"></span>
<a name="l00106"></a>00106 <span class="comment">/**</span>
<a name="l00107"></a>00107 <span class="comment"> * \brief Configure the UART Rx DMA mode.</span>
<a name="l00108"></a>00108 <span class="comment"> *</span>
<a name="l00109"></a>00109 <span class="comment"> * \param pUartHw   Pointer to UART instance</span>
<a name="l00110"></a>00110 <span class="comment"> * \param pXdmad    Pointer to XDMA instance</span>
<a name="l00111"></a>00111 <span class="comment"> * \param pUsartRx  Pointer to Usart Rx channel</span>
<a name="l00112"></a>00112 <span class="comment"> * \returns 0 if the dma multibuffer configuration successfully; otherwise</span>
<a name="l00113"></a>00113 <span class="comment"> * returns USARTD_ERROR_XXX.</span>
<a name="l00114"></a>00114 <span class="comment"> */</span>
<a name="l00115"></a>00115 <span class="keyword">static</span> uint8_t _configureUartRxDma(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd ,  <a class="code" href="struct_uart_channel.html" title="usart Transfer Request prepared by the application upper layer.">UartChannel</a> *pUartRx)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     <a class="code" href="structs_xdmad_cfg.html">sXdmadCfg</a> xdmadRxCfg;
<a name="l00118"></a>00118     uint32_t xdmaCndc, xdmaInt;
<a name="l00119"></a>00119     uint32_t i, LLI_Size;
<a name="l00120"></a>00120     <a class="code" href="struct_uart.html" title="Uart hardware registers.">Uart</a> *pUartHwRx = pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a>;
<a name="l00121"></a>00121     <a class="code" href="structs_xdmad.html">sXdmad</a> *pXdmadRx = pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>;
<a name="l00122"></a>00122     uint8_t *pBuff = 0;
<a name="l00123"></a>00123 
<a name="l00124"></a>00124     <span class="comment">/* Setup RX Single block */</span>
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (pUartRx-&gt;dmaProgrammingMode &lt; XDMAD_LLI) {
<a name="l00126"></a>00126         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#a61a9a3c0bec95ffe61fe74f065660da0">mbr_ubc</a> = pUartRx-&gt;<a class="code" href="struct_uart_channel.html#a97dc7f4ec156e8a4620f9ed76462aeec">BuffSize</a>;
<a name="l00127"></a>00127         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#a39424f282cf45c5fa984162c0d6971db">mbr_da</a> = (uint32_t)pUartRx-&gt;<a class="code" href="struct_uart_channel.html#ae40c80620ff724da404a7ee5d889ebaf">pBuff</a>;
<a name="l00128"></a>00128 
<a name="l00129"></a>00129         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#aef313b84adfe87b2ffedc064523d0043">mbr_sa</a> = (uint32_t)&amp;pUartHwRx-&gt;<a class="code" href="struct_uart.html#a63031b78f018e1c9ae5c6deb5ec49b86" title="(Uart Offset: 0x0018) Receive Holding Register">UART_RHR</a>;
<a name="l00130"></a>00130         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#aef4b507de4383db9c3f9d378451e04ff">mbr_cfg</a> =  <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8175313f2e858a3b23a50ebd1ee85f97" title="(XDMAC_CC) Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer).">XDMAC_CC_TYPE_PER_TRAN</a> |
<a name="l00131"></a>00131                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0145b3d7093caa2983709a130ac65474" title="(XDMAC_CC) The memory burst size is set to sixteen.">XDMAC_CC_MBSIZE_SIXTEEN</a> |
<a name="l00132"></a>00132                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8ddf6e10d716d88c98149035c8776327" title="(XDMAC_CC) Peripheral to Memory transfer.">XDMAC_CC_DSYNC_PER2MEM</a> |
<a name="l00133"></a>00133                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfc550597a28fe789a193c8f7e9a4d25" title="(XDMAC_CC) 1 data transferred">XDMAC_CC_CSIZE_CHK_1</a> |
<a name="l00134"></a>00134                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga859823c8584c1743b5b1395819a38a59" title="(XDMAC_CC) The data size is set to 8 bits">XDMAC_CC_DWIDTH_BYTE</a> |
<a name="l00135"></a>00135                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacff293a7eb18e4912a853372ae98ba4a" title="(XDMAC_CC) The data is read through the system bus interface 1.">XDMAC_CC_SIF_AHB_IF1</a> |
<a name="l00136"></a>00136                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a2da411e91fcc0b98cac79a06304f6" title="(XDMAC_CC) The data is written though the system bus interface 1.">XDMAC_CC_DIF_AHB_IF1</a> |
<a name="l00137"></a>00137                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafa77f5f1badd59939e7ef9ba02c0cbc4" title="(XDMAC_CC) The address remains unchanged.">XDMAC_CC_SAM_FIXED_AM</a> |
<a name="l00138"></a>00138                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad15f279fc4874f7d6c0701852a93d263" title="(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size)...">XDMAC_CC_DAM_INCREMENTED_AM</a> |
<a name="l00139"></a>00139                               XDMAC_CC_PERID(<a class="code" href="xdma__hardware__interface_8c.html#a1c7e741165685b3e072aa75e4cfb1034" title="Get peripheral identifier coded for hardware handshaking interface.">XDMAIF_Get_ChannelNumber</a>
<a name="l00140"></a>00140                                              (pUartd-&gt;<a class="code" href="struct_uart_dma.html#aeec7e45717b2903b4cb2c1cfa6f3855f">uartId</a>, XDMAD_TRANSFER_RX));
<a name="l00141"></a>00141 
<a name="l00142"></a>00142         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = 0;
<a name="l00143"></a>00143 
<a name="l00144"></a>00144         <span class="keywordflow">if</span> (pUartRx-&gt;dmaProgrammingMode == XDMAD_MULTI)
<a name="l00145"></a>00145             xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = pUartRx-&gt;dmaBlockSize;
<a name="l00146"></a>00146 
<a name="l00147"></a>00147         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#acf6b58a71024fdf528d7a81046b29c69">mbr_sus</a> = 0;
<a name="l00148"></a>00148         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#a4d27124faf898f7b74e92ba78c8aadd0">mbr_dus</a> = 0;
<a name="l00149"></a>00149         xdmaCndc = 0;
<a name="l00150"></a>00150 
<a name="l00151"></a>00151         <span class="comment">/* Put all interrupts on for non LLI list setup of DMA */</span>
<a name="l00152"></a>00152         xdmaInt =  (<a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28888770dda6ebc12764a57884c4604d" title="(XDMAC_CIE) End of Block Interrupt Enable Bit">XDMAC_CIE_BIE</a>   |
<a name="l00153"></a>00153                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae3f5676f473fd65f4a1fed9ea087a1fb" title="(XDMAC_CIE) End of Disable Interrupt Enable Bit">XDMAC_CIE_DIE</a>   |
<a name="l00154"></a>00154                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b8a1c08bd202731261e381e478fa72e" title="(XDMAC_CIE) End of Flush Interrupt Enable Bit">XDMAC_CIE_FIE</a>   |
<a name="l00155"></a>00155                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf809a1f9e43204dae9a5dd38b195dcfe" title="(XDMAC_CIE) Read Bus Error Interrupt Enable Bit">XDMAC_CIE_RBIE</a>  |
<a name="l00156"></a>00156                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab24f7e736cb58f52c2296827489d7b83" title="(XDMAC_CIE) Write Bus Error Interrupt Enable Bit">XDMAC_CIE_WBIE</a>  |
<a name="l00157"></a>00157                     XDMAC_CIE_ROIE);
<a name="l00158"></a>00158 
<a name="l00159"></a>00159     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pUartRx-&gt;dmaProgrammingMode == XDMAD_LLI) {
<a name="l00160"></a>00160         <span class="comment">/* Setup RX Link List */</span>
<a name="l00161"></a>00161         LLI_Size = pUartRx-&gt;dmaBlockSize;
<a name="l00162"></a>00162         pBuff = pUartRx-&gt;<a class="code" href="struct_uart_channel.html#ae40c80620ff724da404a7ee5d889ebaf">pBuff</a>;
<a name="l00163"></a>00163 
<a name="l00164"></a>00164         <span class="keywordflow">if</span> (pUartRx-&gt;pLLIview != NULL)   {
<a name="l00165"></a>00165             free(pUartRx-&gt;pLLIview);
<a name="l00166"></a>00166             pUartRx-&gt;pLLIview = NULL;
<a name="l00167"></a>00167         }
<a name="l00168"></a>00168 
<a name="l00169"></a>00169         pUartRx-&gt;pLLIview = malloc(<span class="keyword">sizeof</span>(<a class="code" href="struct_linked_list_descripor_view1.html" title="Structure for storing parameters for DMA view1 that can be performed by the DMA Master transfer...">LinkedListDescriporView1</a>) * LLI_Size);
<a name="l00170"></a>00170 
<a name="l00171"></a>00171         <span class="keywordflow">if</span> (pUartRx-&gt;pLLIview == NULL) {
<a name="l00172"></a>00172             TRACE_ERROR(<span class="stringliteral">&quot; Can not allocate memory to Rx LLI&quot;</span>);
<a name="l00173"></a>00173             <span class="keywordflow">return</span> USARTD_ERROR;
<a name="l00174"></a>00174         }
<a name="l00175"></a>00175 
<a name="l00176"></a>00176         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#aef4b507de4383db9c3f9d378451e04ff">mbr_cfg</a> = <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8175313f2e858a3b23a50ebd1ee85f97" title="(XDMAC_CC) Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer).">XDMAC_CC_TYPE_PER_TRAN</a> |
<a name="l00177"></a>00177                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0145b3d7093caa2983709a130ac65474" title="(XDMAC_CC) The memory burst size is set to sixteen.">XDMAC_CC_MBSIZE_SIXTEEN</a> |
<a name="l00178"></a>00178                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8ddf6e10d716d88c98149035c8776327" title="(XDMAC_CC) Peripheral to Memory transfer.">XDMAC_CC_DSYNC_PER2MEM</a> |
<a name="l00179"></a>00179                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5f63b116e8b572784fcb0ad545241965" title="(XDMAC_CC) Memset is not activated.">XDMAC_CC_MEMSET_NORMAL_MODE</a> |
<a name="l00180"></a>00180                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfc550597a28fe789a193c8f7e9a4d25" title="(XDMAC_CC) 1 data transferred">XDMAC_CC_CSIZE_CHK_1</a> |
<a name="l00181"></a>00181                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga859823c8584c1743b5b1395819a38a59" title="(XDMAC_CC) The data size is set to 8 bits">XDMAC_CC_DWIDTH_BYTE</a> |
<a name="l00182"></a>00182                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacff293a7eb18e4912a853372ae98ba4a" title="(XDMAC_CC) The data is read through the system bus interface 1.">XDMAC_CC_SIF_AHB_IF1</a> |
<a name="l00183"></a>00183                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a2da411e91fcc0b98cac79a06304f6" title="(XDMAC_CC) The data is written though the system bus interface 1.">XDMAC_CC_DIF_AHB_IF1</a> |
<a name="l00184"></a>00184                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafa77f5f1badd59939e7ef9ba02c0cbc4" title="(XDMAC_CC) The address remains unchanged.">XDMAC_CC_SAM_FIXED_AM</a> |
<a name="l00185"></a>00185                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad15f279fc4874f7d6c0701852a93d263" title="(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size)...">XDMAC_CC_DAM_INCREMENTED_AM</a> |
<a name="l00186"></a>00186                              XDMAC_CC_PERID(<a class="code" href="xdma__hardware__interface_8c.html#a1c7e741165685b3e072aa75e4cfb1034" title="Get peripheral identifier coded for hardware handshaking interface.">XDMAIF_Get_ChannelNumber</a>(
<a name="l00187"></a>00187                                                 pUartd-&gt;<a class="code" href="struct_uart_dma.html#aeec7e45717b2903b4cb2c1cfa6f3855f">uartId</a>, XDMAD_TRANSFER_RX));
<a name="l00188"></a>00188         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = 0;
<a name="l00189"></a>00189 
<a name="l00190"></a>00190         <span class="keywordflow">for</span> (i = 0; i &lt; LLI_Size; i++) {
<a name="l00191"></a>00191             pUartRx-&gt;pLLIview[i].<a class="code" href="struct_linked_list_descripor_view1.html#ab3351409ee5d453b11adcd76a88320f9">mbr_ubc</a> = XDMA_UBC_NVIEW_NDV1 |
<a name="l00192"></a>00192                                            XDMA_UBC_NSEN_UNCHANGED |
<a name="l00193"></a>00193                                            XDMA_UBC_NDEN_UPDATED |
<a name="l00194"></a>00194                                            ((i == LLI_Size - 1) ? ((pUartRx-&gt;dmaRingBuffer) ?
<a name="l00195"></a>00195                                                    XDMA_UBC_NDE_FETCH_EN : 0) :
<a name="l00196"></a>00196                                             XDMA_UBC_NDE_FETCH_EN) | pUartRx-&gt;<a class="code" href="struct_uart_channel.html#a97dc7f4ec156e8a4620f9ed76462aeec">BuffSize</a>;
<a name="l00197"></a>00197             pUartRx-&gt;pLLIview[i].<a class="code" href="struct_linked_list_descripor_view1.html#a220fd432713af20175b7feabd22f42d4">mbr_sa</a> = (uint32_t)&amp;pUartHwRx-&gt;<a class="code" href="struct_uart.html#a63031b78f018e1c9ae5c6deb5ec49b86" title="(Uart Offset: 0x0018) Receive Holding Register">UART_RHR</a>;
<a name="l00198"></a>00198             pUartRx-&gt;pLLIview[i].<a class="code" href="struct_linked_list_descripor_view1.html#a0b7ca4d5bfc841c28604c9396b2035cd">mbr_da</a> = (uint32_t)pBuff;
<a name="l00199"></a>00199             pUartRx-&gt;pLLIview[i].<a class="code" href="struct_linked_list_descripor_view1.html#a98f3dc34e212843bc1ca45344ef1cfb6">mbr_nda</a> = (i == (LLI_Size - 1)) ?
<a name="l00200"></a>00200                                            ((pUartRx-&gt;dmaRingBuffer) ? (uint32_t)pUartRx-&gt;pLLIview : 0) :
<a name="l00201"></a>00201                                            (uint32_t)&amp;pUartRx-&gt;pLLIview[ i + 1 ];
<a name="l00202"></a>00202             pBuff += pUartRx-&gt;<a class="code" href="struct_uart_channel.html#a97dc7f4ec156e8a4620f9ed76462aeec">BuffSize</a>;
<a name="l00203"></a>00203         }
<a name="l00204"></a>00204 
<a name="l00205"></a>00205         SCB_CleanDCache_by_Addr((uint32_t *)(pUartRx-&gt;pLLIview),
<a name="l00206"></a>00206                                 <span class="keyword">sizeof</span>(<a class="code" href="struct_linked_list_descripor_view1.html" title="Structure for storing parameters for DMA view1 that can be performed by the DMA Master transfer...">LinkedListDescriporView1</a>)*LLI_Size);
<a name="l00207"></a>00207 
<a name="l00208"></a>00208         xdmaCndc = <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8b0ff8d823fd68f53a43ca311ff2b5de" title="(XDMAC_CNDC) Next Descriptor View 1">XDMAC_CNDC_NDVIEW_NDV1</a> |
<a name="l00209"></a>00209                    <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaeaeb9d5224f924feb90a0cb02f6f424f" title="(XDMAC_CNDC) Descriptor fetch is enabled.">XDMAC_CNDC_NDE_DSCR_FETCH_EN</a> |
<a name="l00210"></a>00210                    <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga497755c8c9290f3435423707b0fefb16" title="(XDMAC_CNDC) Source parameters are updated when the descriptor is retrieved.">XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED</a> |
<a name="l00211"></a>00211                    XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED;
<a name="l00212"></a>00212 
<a name="l00213"></a>00213         xdmaInt = ((pUartRx-&gt;dmaRingBuffer) ? <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28888770dda6ebc12764a57884c4604d" title="(XDMAC_CIE) End of Block Interrupt Enable Bit">XDMAC_CIE_BIE</a> : <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga058a8827be674bd84936308adce6ae4e" title="(XDMAC_CIE) End of Linked List Interrupt Enable Bit">XDMAC_CIE_LIE</a>);
<a name="l00214"></a>00214 
<a name="l00215"></a>00215     } <span class="keywordflow">else</span>
<a name="l00216"></a>00216         <span class="keywordflow">return</span> 1;
<a name="l00217"></a>00217 
<a name="l00218"></a>00218     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga075cce3b88af1fff5064218720811fc0" title="Configure DMA for a single transfer.">XDMAD_ConfigureTransfer</a>(pXdmadRx, pUartRx-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>, &amp;xdmadRxCfg,
<a name="l00219"></a>00219                                  xdmaCndc, (uint32_t)pUartRx-&gt;pLLIview, xdmaInt))
<a name="l00220"></a>00220         <span class="keywordflow">return</span> USARTD_ERROR;
<a name="l00221"></a>00221 
<a name="l00222"></a>00222     <span class="keywordflow">return</span> 0;
<a name="l00223"></a>00223 }
<a name="l00224"></a>00224 <span class="comment"></span>
<a name="l00225"></a>00225 <span class="comment">/**</span>
<a name="l00226"></a>00226 <span class="comment"> * \brief Configure the UART Tx DMA mode.</span>
<a name="l00227"></a>00227 <span class="comment"> *</span>
<a name="l00228"></a>00228 <span class="comment"> * \param pUartHw   Pointer to UART instance</span>
<a name="l00229"></a>00229 <span class="comment"> * \param pXdmad    Pointer to XDMA instance</span>
<a name="l00230"></a>00230 <span class="comment"> * \param pUsartTx  Pointer to Usart Tx channel</span>
<a name="l00231"></a>00231 <span class="comment"> * \returns 0 if the dma multibuffer configuration successfully; otherwise</span>
<a name="l00232"></a>00232 <span class="comment"> * returns USARTD_ERROR_XXX.</span>
<a name="l00233"></a>00233 <span class="comment"> */</span>
<a name="l00234"></a>00234 <span class="keyword">static</span> uint8_t _configureUartTxDma(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd, <a class="code" href="struct_uart_channel.html" title="usart Transfer Request prepared by the application upper layer.">UartChannel</a> *pUartTx)
<a name="l00235"></a>00235 {
<a name="l00236"></a>00236     <a class="code" href="structs_xdmad_cfg.html">sXdmadCfg</a> xdmadTxCfg;
<a name="l00237"></a>00237     uint32_t xdmaCndc, xdmaInt, LLI_Size, i;
<a name="l00238"></a>00238     uint8_t *pBuff = 0;
<a name="l00239"></a>00239     <a class="code" href="struct_uart.html" title="Uart hardware registers.">Uart</a> *pUartHwTx = pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a>;
<a name="l00240"></a>00240     <a class="code" href="structs_xdmad.html">sXdmad</a> *pXdmadTx = pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>;
<a name="l00241"></a>00241 
<a name="l00242"></a>00242 
<a name="l00243"></a>00243     <span class="comment">/* Setup TX  */</span>
<a name="l00244"></a>00244     <span class="keywordflow">if</span> (pUartTx-&gt;dmaProgrammingMode &lt; XDMAD_LLI) {
<a name="l00245"></a>00245         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#a61a9a3c0bec95ffe61fe74f065660da0">mbr_ubc</a> = pUartTx-&gt;<a class="code" href="struct_uart_channel.html#a97dc7f4ec156e8a4620f9ed76462aeec">BuffSize</a>;
<a name="l00246"></a>00246 
<a name="l00247"></a>00247         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#aef313b84adfe87b2ffedc064523d0043">mbr_sa</a> = (uint32_t)pUartTx-&gt;<a class="code" href="struct_uart_channel.html#ae40c80620ff724da404a7ee5d889ebaf">pBuff</a>;
<a name="l00248"></a>00248         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#a39424f282cf45c5fa984162c0d6971db">mbr_da</a> = (uint32_t)&amp;pUartHwTx-&gt;<a class="code" href="struct_uart.html#abf2eb828d3440146f0cca56b8b175577" title="(Uart Offset: 0x001C) Transmit Holding Register">UART_THR</a>;
<a name="l00249"></a>00249         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#aef4b507de4383db9c3f9d378451e04ff">mbr_cfg</a> = <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8175313f2e858a3b23a50ebd1ee85f97" title="(XDMAC_CC) Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer).">XDMAC_CC_TYPE_PER_TRAN</a> |
<a name="l00250"></a>00250                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0145b3d7093caa2983709a130ac65474" title="(XDMAC_CC) The memory burst size is set to sixteen.">XDMAC_CC_MBSIZE_SIXTEEN</a> |
<a name="l00251"></a>00251                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa7c2daa13545869c378a2b039dffe059" title="(XDMAC_CC) Memory to Peripheral transfer.">XDMAC_CC_DSYNC_MEM2PER</a> |
<a name="l00252"></a>00252                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfc550597a28fe789a193c8f7e9a4d25" title="(XDMAC_CC) 1 data transferred">XDMAC_CC_CSIZE_CHK_1</a> |
<a name="l00253"></a>00253                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga859823c8584c1743b5b1395819a38a59" title="(XDMAC_CC) The data size is set to 8 bits">XDMAC_CC_DWIDTH_BYTE</a> |
<a name="l00254"></a>00254                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacff293a7eb18e4912a853372ae98ba4a" title="(XDMAC_CC) The data is read through the system bus interface 1.">XDMAC_CC_SIF_AHB_IF1</a> |
<a name="l00255"></a>00255                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a2da411e91fcc0b98cac79a06304f6" title="(XDMAC_CC) The data is written though the system bus interface 1.">XDMAC_CC_DIF_AHB_IF1</a> |
<a name="l00256"></a>00256                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d5947323f2c8784eb492be5529d423d" title="(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size)...">XDMAC_CC_SAM_INCREMENTED_AM</a> |
<a name="l00257"></a>00257                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa67fa62051302ee1b41b7cef806ffc10" title="(XDMAC_CC) The address remains unchanged.">XDMAC_CC_DAM_FIXED_AM</a> |
<a name="l00258"></a>00258                              XDMAC_CC_PERID(<a class="code" href="xdma__hardware__interface_8c.html#a1c7e741165685b3e072aa75e4cfb1034" title="Get peripheral identifier coded for hardware handshaking interface.">XDMAIF_Get_ChannelNumber</a>(
<a name="l00259"></a>00259                                                 pUartd-&gt;<a class="code" href="struct_uart_dma.html#aeec7e45717b2903b4cb2c1cfa6f3855f">uartId</a>, XDMAD_TRANSFER_TX));
<a name="l00260"></a>00260 
<a name="l00261"></a>00261         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = 0;
<a name="l00262"></a>00262 
<a name="l00263"></a>00263         <span class="keywordflow">if</span> (pUartTx-&gt;dmaProgrammingMode == XDMAD_MULTI)
<a name="l00264"></a>00264             xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = pUartTx-&gt;dmaBlockSize;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#acf6b58a71024fdf528d7a81046b29c69">mbr_sus</a> = 0;
<a name="l00267"></a>00267         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#a4d27124faf898f7b74e92ba78c8aadd0">mbr_dus</a> = 0;
<a name="l00268"></a>00268         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#a720d87d189bf996b1d89e8189f166864">mbr_ds</a> = 0;
<a name="l00269"></a>00269         xdmaCndc = 0;
<a name="l00270"></a>00270         <span class="comment">/* Enable End of Block; Read Bus error;  Write Bus Error;</span>
<a name="l00271"></a>00271 <span class="comment">        Overflow Error interrupt */</span>
<a name="l00272"></a>00272         xdmaInt =  (<a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28888770dda6ebc12764a57884c4604d" title="(XDMAC_CIE) End of Block Interrupt Enable Bit">XDMAC_CIE_BIE</a>    |
<a name="l00273"></a>00273                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf809a1f9e43204dae9a5dd38b195dcfe" title="(XDMAC_CIE) Read Bus Error Interrupt Enable Bit">XDMAC_CIE_RBIE</a>  |
<a name="l00274"></a>00274                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab24f7e736cb58f52c2296827489d7b83" title="(XDMAC_CIE) Write Bus Error Interrupt Enable Bit">XDMAC_CIE_WBIE</a>  |
<a name="l00275"></a>00275                     XDMAC_CIE_ROIE);
<a name="l00276"></a>00276 
<a name="l00277"></a>00277     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pUartTx-&gt;dmaProgrammingMode == XDMAD_LLI) {
<a name="l00278"></a>00278         LLI_Size = pUartTx-&gt;dmaBlockSize;
<a name="l00279"></a>00279         pBuff = pUartTx-&gt;<a class="code" href="struct_uart_channel.html#ae40c80620ff724da404a7ee5d889ebaf">pBuff</a>;
<a name="l00280"></a>00280 
<a name="l00281"></a>00281         <span class="keywordflow">if</span> (pUartTx-&gt;pLLIview != NULL) {
<a name="l00282"></a>00282             free(pUartTx-&gt;pLLIview);
<a name="l00283"></a>00283             pUartTx-&gt;pLLIview = NULL;
<a name="l00284"></a>00284         }
<a name="l00285"></a>00285 
<a name="l00286"></a>00286         pUartTx-&gt;pLLIview = malloc(<span class="keyword">sizeof</span>(<a class="code" href="struct_linked_list_descripor_view1.html" title="Structure for storing parameters for DMA view1 that can be performed by the DMA Master transfer...">LinkedListDescriporView1</a>) * LLI_Size);
<a name="l00287"></a>00287 
<a name="l00288"></a>00288         <span class="keywordflow">if</span> (pUartTx-&gt;pLLIview == NULL) {
<a name="l00289"></a>00289             TRACE_ERROR(<span class="stringliteral">&quot; Can not allocate memory to Tx LLI&quot;</span>);
<a name="l00290"></a>00290             <span class="keywordflow">return</span> USARTD_ERROR;
<a name="l00291"></a>00291         }
<a name="l00292"></a>00292 
<a name="l00293"></a>00293         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#aef4b507de4383db9c3f9d378451e04ff">mbr_cfg</a> = <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8175313f2e858a3b23a50ebd1ee85f97" title="(XDMAC_CC) Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer).">XDMAC_CC_TYPE_PER_TRAN</a> |
<a name="l00294"></a>00294                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0145b3d7093caa2983709a130ac65474" title="(XDMAC_CC) The memory burst size is set to sixteen.">XDMAC_CC_MBSIZE_SIXTEEN</a> |
<a name="l00295"></a>00295                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa7c2daa13545869c378a2b039dffe059" title="(XDMAC_CC) Memory to Peripheral transfer.">XDMAC_CC_DSYNC_MEM2PER</a> |
<a name="l00296"></a>00296                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5f63b116e8b572784fcb0ad545241965" title="(XDMAC_CC) Memset is not activated.">XDMAC_CC_MEMSET_NORMAL_MODE</a> |
<a name="l00297"></a>00297                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfc550597a28fe789a193c8f7e9a4d25" title="(XDMAC_CC) 1 data transferred">XDMAC_CC_CSIZE_CHK_1</a> |
<a name="l00298"></a>00298                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga859823c8584c1743b5b1395819a38a59" title="(XDMAC_CC) The data size is set to 8 bits">XDMAC_CC_DWIDTH_BYTE</a> |
<a name="l00299"></a>00299                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacff293a7eb18e4912a853372ae98ba4a" title="(XDMAC_CC) The data is read through the system bus interface 1.">XDMAC_CC_SIF_AHB_IF1</a> |
<a name="l00300"></a>00300                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a2da411e91fcc0b98cac79a06304f6" title="(XDMAC_CC) The data is written though the system bus interface 1.">XDMAC_CC_DIF_AHB_IF1</a> |
<a name="l00301"></a>00301                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d5947323f2c8784eb492be5529d423d" title="(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size)...">XDMAC_CC_SAM_INCREMENTED_AM</a> |
<a name="l00302"></a>00302                              <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa67fa62051302ee1b41b7cef806ffc10" title="(XDMAC_CC) The address remains unchanged.">XDMAC_CC_DAM_FIXED_AM</a> |
<a name="l00303"></a>00303                              XDMAC_CC_PERID(<a class="code" href="xdma__hardware__interface_8c.html#a1c7e741165685b3e072aa75e4cfb1034" title="Get peripheral identifier coded for hardware handshaking interface.">XDMAIF_Get_ChannelNumber</a>(
<a name="l00304"></a>00304                                                 pUartd-&gt;<a class="code" href="struct_uart_dma.html#aeec7e45717b2903b4cb2c1cfa6f3855f">uartId</a>, XDMAD_TRANSFER_TX));
<a name="l00305"></a>00305         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = 0;
<a name="l00306"></a>00306 
<a name="l00307"></a>00307         <span class="keywordflow">for</span> (i = 0; i &lt; LLI_Size; i++) {
<a name="l00308"></a>00308             pUartTx-&gt;pLLIview[i].<a class="code" href="struct_linked_list_descripor_view1.html#ab3351409ee5d453b11adcd76a88320f9">mbr_ubc</a> = XDMA_UBC_NVIEW_NDV1 |
<a name="l00309"></a>00309                                            XDMA_UBC_NSEN_UPDATED |
<a name="l00310"></a>00310                                            XDMA_UBC_NDEN_UNCHANGED |
<a name="l00311"></a>00311                                            ((i == LLI_Size - 1) ? ((pUartTx-&gt;dmaRingBuffer) ?
<a name="l00312"></a>00312                                                    XDMA_UBC_NDE_FETCH_EN : 0) :
<a name="l00313"></a>00313                                             XDMA_UBC_NDE_FETCH_EN) | pUartTx-&gt;<a class="code" href="struct_uart_channel.html#a97dc7f4ec156e8a4620f9ed76462aeec">BuffSize</a>;
<a name="l00314"></a>00314             pUartTx-&gt;pLLIview[i].<a class="code" href="struct_linked_list_descripor_view1.html#a0b7ca4d5bfc841c28604c9396b2035cd">mbr_da</a> = (uint32_t)&amp;pUartHwTx-&gt;<a class="code" href="struct_uart.html#abf2eb828d3440146f0cca56b8b175577" title="(Uart Offset: 0x001C) Transmit Holding Register">UART_THR</a>;
<a name="l00315"></a>00315             pUartTx-&gt;pLLIview[i].<a class="code" href="struct_linked_list_descripor_view1.html#a220fd432713af20175b7feabd22f42d4">mbr_sa</a> = (uint32_t)pBuff;
<a name="l00316"></a>00316             pUartTx-&gt;pLLIview[i].<a class="code" href="struct_linked_list_descripor_view1.html#a98f3dc34e212843bc1ca45344ef1cfb6">mbr_nda</a> = (i == (LLI_Size - 1)) ?
<a name="l00317"></a>00317                                            ((pUartTx-&gt;dmaRingBuffer) ? (uint32_t)pUartTx-&gt;pLLIview : 0) :
<a name="l00318"></a>00318                                            (uint32_t)&amp;pUartTx-&gt;pLLIview[ i + 1 ];
<a name="l00319"></a>00319             pBuff += pUartTx-&gt;<a class="code" href="struct_uart_channel.html#a97dc7f4ec156e8a4620f9ed76462aeec">BuffSize</a>;
<a name="l00320"></a>00320         }
<a name="l00321"></a>00321 
<a name="l00322"></a>00322         SCB_CleanDCache_by_Addr((uint32_t *)(pUartTx-&gt;pLLIview),
<a name="l00323"></a>00323                                 <span class="keyword">sizeof</span>(<a class="code" href="struct_linked_list_descripor_view1.html" title="Structure for storing parameters for DMA view1 that can be performed by the DMA Master transfer...">LinkedListDescriporView1</a>)*LLI_Size);
<a name="l00324"></a>00324 
<a name="l00325"></a>00325         xdmaCndc = <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8b0ff8d823fd68f53a43ca311ff2b5de" title="(XDMAC_CNDC) Next Descriptor View 1">XDMAC_CNDC_NDVIEW_NDV1</a> |
<a name="l00326"></a>00326                    <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaeaeb9d5224f924feb90a0cb02f6f424f" title="(XDMAC_CNDC) Descriptor fetch is enabled.">XDMAC_CNDC_NDE_DSCR_FETCH_EN</a> |
<a name="l00327"></a>00327                    <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga497755c8c9290f3435423707b0fefb16" title="(XDMAC_CNDC) Source parameters are updated when the descriptor is retrieved.">XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED</a> |
<a name="l00328"></a>00328                    XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED;
<a name="l00329"></a>00329         xdmaInt = ((pUartTx-&gt;dmaRingBuffer) ? <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28888770dda6ebc12764a57884c4604d" title="(XDMAC_CIE) End of Block Interrupt Enable Bit">XDMAC_CIE_BIE</a> : <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga058a8827be674bd84936308adce6ae4e" title="(XDMAC_CIE) End of Linked List Interrupt Enable Bit">XDMAC_CIE_LIE</a>);
<a name="l00330"></a>00330 
<a name="l00331"></a>00331     } <span class="keywordflow">else</span> {
<a name="l00332"></a>00332         TRACE_ERROR(<span class="stringliteral">&quot;DmaProgState is incorrect \n\r&quot;</span>);
<a name="l00333"></a>00333         <span class="keywordflow">return</span> 1;
<a name="l00334"></a>00334     }
<a name="l00335"></a>00335 
<a name="l00336"></a>00336     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga075cce3b88af1fff5064218720811fc0" title="Configure DMA for a single transfer.">XDMAD_ConfigureTransfer</a>(pXdmadTx, pUartTx-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>, &amp;xdmadTxCfg, xdmaCndc,
<a name="l00337"></a>00337                                  (uint32_t)pUartTx-&gt;pLLIview, xdmaInt))
<a name="l00338"></a>00338         <span class="keywordflow">return</span> USARTD_ERROR;
<a name="l00339"></a>00339 
<a name="l00340"></a>00340     <span class="keywordflow">return</span> 0;
<a name="l00341"></a>00341 }
<a name="l00342"></a>00342 
<a name="l00343"></a>00343 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00344"></a>00344 <span class="comment"> *        Exported functions</span>
<a name="l00345"></a>00345 <span class="comment"> *----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00346"></a>00346 <span class="comment">/**</span>
<a name="l00347"></a>00347 <span class="comment"> * \brief Initializes the UartDma structure and the corresponding UART &amp; DMA .</span>
<a name="l00348"></a>00348 <span class="comment"> * hardware select value.</span>
<a name="l00349"></a>00349 <span class="comment"> * The driver will uses DMA channel 0 for RX and DMA channel 1 for TX.</span>
<a name="l00350"></a>00350 <span class="comment"> * The DMA channels are freed automatically when no UART command processing.</span>
<a name="l00351"></a>00351 <span class="comment"> *</span>
<a name="l00352"></a>00352 <span class="comment"> * \param pUartd    Pointer to a UartDma instance.</span>
<a name="l00353"></a>00353 <span class="comment"> * \param pUartHw   Associated UART peripheral.</span>
<a name="l00354"></a>00354 <span class="comment"> * \param uartId    UART peripheral identifier.</span>
<a name="l00355"></a>00355 <span class="comment"> * \param uartMode  UART peripheral identifier.*</span>
<a name="l00356"></a>00356 <span class="comment"> * \param baud      UART baud rate</span>
<a name="l00357"></a>00357 <span class="comment"> * \param clk       UART ref clock</span>
<a name="l00358"></a>00358 <span class="comment"> * \param pXdmad    Pointer to a Dmad instance.</span>
<a name="l00359"></a>00359 <span class="comment"> */</span>
<a name="l00360"></a><a class="code" href="uart__dma_8c.html#a8b463d15a44a1b7058c8d1f259c84fcf">00360</a> uint32_t <a class="code" href="uart__dma_8h.html#a8b463d15a44a1b7058c8d1f259c84fcf" title="Initializes the UartDma structure and the corresponding UART &amp;amp; DMA . hardware select value...">UARTD_Configure</a>(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd ,
<a name="l00361"></a>00361                           uint8_t uartId,
<a name="l00362"></a>00362                           uint32_t uartMode,
<a name="l00363"></a>00363                           uint32_t baud,
<a name="l00364"></a>00364                           uint32_t clk)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="comment">/* Enable the peripheral clock in the PMC*/</span>
<a name="l00367"></a>00367     <a class="code" href="pmc_8c.html#a4154148b8d69545bca1b5c868c004d49" title="Enables the clock of a peripheral. The peripheral ID is used to identify which peripheral is targeted...">PMC_EnablePeripheral</a>(uartId);
<a name="l00368"></a>00368 
<a name="l00369"></a>00369     <span class="comment">/* Initialize the UART structure */</span>
<a name="l00370"></a>00370     pUartd-&gt;<a class="code" href="struct_uart_dma.html#aeec7e45717b2903b4cb2c1cfa6f3855f">uartId</a>  = uartId;
<a name="l00371"></a>00371 
<a name="l00372"></a>00372     <span class="keywordflow">if</span> (uartId == <a class="code" href="group___s_a_m_e70_j19__id.html#ga7fe7c3bae102fb9b5e7b0f85c6c38efe" title="UART 0 (UART0).">ID_UART0</a>)
<a name="l00373"></a>00373         pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a> = UART0;
<a name="l00374"></a>00374 
<a name="l00375"></a>00375     <span class="keywordflow">if</span> (uartId == <a class="code" href="group___s_a_m_e70_j19__id.html#gad1ee21f680c5d8395361c0f6a717db2e" title="UART 1 (UART1).">ID_UART1</a>)
<a name="l00376"></a>00376         pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a> = UART1;
<a name="l00377"></a>00377 
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (uartId == <a class="code" href="group___s_a_m_e70_j19__id.html#gae483016c3dc0f4ce9953e51d85d4eabb" title="UART 2 (UART2).">ID_UART2</a>)
<a name="l00379"></a>00379         pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a> = UART2;
<a name="l00380"></a>00380 
<a name="l00381"></a>00381     <span class="keywordflow">if</span> (uartId == <a class="code" href="group___s_a_m_e70_j19__id.html#gac628e48b2e762d2fb07b85d92298e89b" title="UART 3 (UART3).">ID_UART3</a>)
<a name="l00382"></a>00382         pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a> = UART3;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384     <span class="keywordflow">if</span> (uartId == <a class="code" href="group___s_a_m_e70_j19__id.html#gad56ff5ccf88d46b6252acc6329d07e84" title="UART 4 (UART4).">ID_UART4</a>)
<a name="l00385"></a>00385         pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a> = UART4;
<a name="l00386"></a>00386 
<a name="l00387"></a>00387     pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>-&gt;pXdmacs = XDMAC;
<a name="l00388"></a>00388 
<a name="l00389"></a>00389     <span class="comment">/* Enable the UART Peripheral ,Execute a software reset of the UART,</span>
<a name="l00390"></a>00390 <span class="comment">        Configure UART in Master Mode*/</span>
<a name="l00391"></a>00391     <a class="code" href="uart_8c.html#ac7edef0d8ae22231b638865c882db8a9" title="Configures an UART peripheral with the specified parameters.">UART_Configure</a> (pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a>, uartMode, baud, clk);
<a name="l00392"></a>00392 
<a name="l00393"></a>00393     <span class="comment">/* Driver initialize */</span>
<a name="l00394"></a>00394     <a class="code" href="group__dmad__functions.html#ga8c7517080f70e93096364e916af6e6f2" title="Initialize xDMA driver instance.">XDMAD_Initialize</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, 0);
<a name="l00395"></a>00395 
<a name="l00396"></a>00396     <span class="comment">/* Check if DMA IRQ is enable; if not clear pending IRQs in init it */</span>
<a name="l00397"></a>00397     <span class="keywordflow">if</span> (!(NVIC_GetActive(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a>)))
<a name="l00398"></a>00398         NVIC_ClearPendingIRQ(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a>);
<a name="l00399"></a>00399 
<a name="l00400"></a>00400     <span class="keywordflow">return</span> 0;
<a name="l00401"></a>00401 }
<a name="l00402"></a>00402 <span class="comment"></span>
<a name="l00403"></a>00403 <span class="comment">/**</span>
<a name="l00404"></a>00404 <span class="comment"> * \brief This function initialize the appropriate DMA channel for Rx channel of</span>
<a name="l00405"></a>00405 <span class="comment"> * UART</span>
<a name="l00406"></a>00406 <span class="comment"> * \param pUartd     Pointer to a UartDma instance.</span>
<a name="l00407"></a>00407 <span class="comment"> * \param pRxCh      Pointer to TxChannel configuration</span>
<a name="l00408"></a>00408 <span class="comment"> * \returns          0 if the transfer has been started successfully;</span>
<a name="l00409"></a>00409 <span class="comment"> * otherwise returns UARTD_ERROR_LOCK is the driver is in use, or UARTD_ERROR</span>
<a name="l00410"></a>00410 <span class="comment"> * if the command is not valid.</span>
<a name="l00411"></a>00411 <span class="comment"> */</span>
<a name="l00412"></a><a class="code" href="uart__dma_8c.html#a67f71ddf9448a9404427f880e3063664">00412</a> uint32_t <a class="code" href="uart__dma_8h.html#a67f71ddf9448a9404427f880e3063664" title="This function initialize the appropriate DMA channel for Rx channel of UART.">UARTD_EnableRxChannels</a>(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd, <a class="code" href="struct_uart_channel.html" title="usart Transfer Request prepared by the application upper layer.">UartChannel</a> *pRxCh)
<a name="l00413"></a>00413 {
<a name="l00414"></a>00414     <a class="code" href="struct_uart.html" title="Uart hardware registers.">Uart</a> *pUartHw = pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a>;
<a name="l00415"></a>00415     uint32_t Channel;
<a name="l00416"></a>00416 
<a name="l00417"></a>00417     assert(pRxCh);
<a name="l00418"></a>00418     <span class="comment">/* Init USART Rx Channel. */</span>
<a name="l00419"></a>00419     pUartd-&gt;<a class="code" href="struct_uart_dma.html#a909cc0e14f0271d6d8cbefa0c49195e5">pRxChannel</a> = pRxCh;
<a name="l00420"></a>00420 
<a name="l00421"></a>00421     <span class="comment">/* Enables the USART to receive data. */</span>
<a name="l00422"></a>00422     <a class="code" href="uart_8c.html#ab9b2807951dac51cbe4faeb7fd762222" title="Enables or disables the receiver of an UART peripheral.">UART_SetReceiverEnabled</a> (pUartHw , ENABLE);
<a name="l00423"></a>00423 
<a name="l00424"></a>00424 
<a name="l00425"></a>00425     <span class="comment">/* Allocate a DMA channel for UART RX. */</span>
<a name="l00426"></a>00426     Channel =  <a class="code" href="group__dmad__functions.html#gaafb596e6912f388050a8ff98f54b8b8f" title="Allocate a XDMA channel for upper layer.">XDMAD_AllocateChannel</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pUartd-&gt;<a class="code" href="struct_uart_dma.html#aeec7e45717b2903b4cb2c1cfa6f3855f">uartId</a>,
<a name="l00427"></a>00427                                       <a class="code" href="group__dmad__defines.html#gaf546b0494f9f0e949bf9bd7a37bbc82c">XDMAD_TRANSFER_MEMORY</a>);
<a name="l00428"></a>00428 
<a name="l00429"></a>00429     <span class="keywordflow">if</span> (Channel == <a class="code" href="group__dmad__defines.html#gaaf241aab265afa0d7eb386c81ee42f41">XDMAD_ALLOC_FAILED</a>)
<a name="l00430"></a>00430         <span class="keywordflow">return</span> UARTD_ERROR;
<a name="l00431"></a>00431 
<a name="l00432"></a>00432     pRxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a> = Channel;
<a name="l00433"></a>00433 
<a name="l00434"></a>00434     <span class="comment">/* Setup callbacks for UART RX */</span>
<a name="l00435"></a>00435     <span class="keywordflow">if</span> (pRxCh-&gt;<a class="code" href="struct_uart_channel.html#a7a073f156cda41c0b3d3546d7b172c63">callback</a>) {
<a name="l00436"></a>00436         <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pRxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>,
<a name="l00437"></a>00437                           (<a class="code" href="group__dmad__structs.html#gad73084a7f0dbe02552288737859733bf">XdmadTransferCallback</a>)pRxCh-&gt;<a class="code" href="struct_uart_channel.html#a7a073f156cda41c0b3d3546d7b172c63">callback</a>, pRxCh-&gt;<a class="code" href="struct_uart_channel.html#a3bfbed91e43b7dd198182be59be7875b">pArgument</a>);
<a name="l00438"></a>00438     } <span class="keywordflow">else</span> {
<a name="l00439"></a>00439         <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pRxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>,
<a name="l00440"></a>00440                           (<a class="code" href="group__dmad__structs.html#gad73084a7f0dbe02552288737859733bf">XdmadTransferCallback</a>)UARTD_Rx_Cb, pUartd);
<a name="l00441"></a>00441     }
<a name="l00442"></a>00442 
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga2a7947467c04eb39abee2471d846ee35" title="Enable clock of the xDMA peripheral, Enable the dma peripheral, configure configuration register for ...">XDMAD_PrepareChannel</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pRxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>))
<a name="l00444"></a>00444         <span class="keywordflow">return</span> UARTD_ERROR;
<a name="l00445"></a>00445 
<a name="l00446"></a>00446     <span class="keywordflow">if</span> (_configureUartRxDma(pUartd, pRxCh))
<a name="l00447"></a>00447         <span class="keywordflow">return</span> UARTD_ERROR_LOCK;
<a name="l00448"></a>00448 
<a name="l00449"></a>00449     <span class="comment">/* Check if DMA IRQ is enable; if not Enable it */</span>
<a name="l00450"></a>00450     <span class="keywordflow">if</span> (!(NVIC_GetActive(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a>))) {
<a name="l00451"></a>00451         <span class="comment">/* Enable interrupt  */</span>
<a name="l00452"></a>00452         NVIC_EnableIRQ(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a>);
<a name="l00453"></a>00453     }
<a name="l00454"></a>00454 
<a name="l00455"></a>00455     <span class="keywordflow">return</span> 0;
<a name="l00456"></a>00456 }
<a name="l00457"></a>00457 <span class="comment"></span>
<a name="l00458"></a>00458 <span class="comment">/**</span>
<a name="l00459"></a>00459 <span class="comment"> * \brief This function initialize the appropriate DMA channel for Tx channel of</span>
<a name="l00460"></a>00460 <span class="comment"> * UART</span>
<a name="l00461"></a>00461 <span class="comment"> * \param pUartd     Pointer to a UartDma instance.</span>
<a name="l00462"></a>00462 <span class="comment"> * \param pTxCh      Pointer to RxChannel configuration</span>
<a name="l00463"></a>00463 <span class="comment"> * \returns          0 if the transfer has been started successfully;</span>
<a name="l00464"></a>00464 <span class="comment"> * otherwise returns UARTD_ERROR_LOCK is the driver is in use, or UARTD_ERROR</span>
<a name="l00465"></a>00465 <span class="comment"> * if the command is not valid.</span>
<a name="l00466"></a>00466 <span class="comment"> */</span>
<a name="l00467"></a><a class="code" href="uart__dma_8c.html#a88e980ec7908f8ac5ca57b1d0028a987">00467</a> uint32_t <a class="code" href="uart__dma_8h.html#a88e980ec7908f8ac5ca57b1d0028a987" title="This function initialize the appropriate DMA channel for Tx channel of UART.">UARTD_EnableTxChannels</a>(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd, <a class="code" href="struct_uart_channel.html" title="usart Transfer Request prepared by the application upper layer.">UartChannel</a> *pTxCh)
<a name="l00468"></a>00468 {
<a name="l00469"></a>00469     <a class="code" href="struct_uart.html" title="Uart hardware registers.">Uart</a> *pUartHw = pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a>;
<a name="l00470"></a>00470     uint32_t Channel;
<a name="l00471"></a>00471 
<a name="l00472"></a>00472     <span class="comment">/* Init USART Tx Channel. */</span>
<a name="l00473"></a>00473     pUartd-&gt;<a class="code" href="struct_uart_dma.html#a7f0497429070ce75403395c6b6e6a31b">pTxChannel</a> = pTxCh;
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     <span class="comment">/* Enables the USART to transfer data. */</span>
<a name="l00476"></a>00476     <a class="code" href="uart_8c.html#a77a2772d898640ae4426f747ed18b3ad" title="Enables or disables the transmitter of an UART peripheral.">UART_SetTransmitterEnabled</a> (pUartHw , ENABLE);
<a name="l00477"></a>00477 
<a name="l00478"></a>00478     <span class="comment">/* Allocate a DMA channel for UART TX. */</span>
<a name="l00479"></a>00479     Channel =  <a class="code" href="group__dmad__functions.html#gaafb596e6912f388050a8ff98f54b8b8f" title="Allocate a XDMA channel for upper layer.">XDMAD_AllocateChannel</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>,
<a name="l00480"></a>00480                                       <a class="code" href="group__dmad__defines.html#gaf546b0494f9f0e949bf9bd7a37bbc82c">XDMAD_TRANSFER_MEMORY</a>, pUartd-&gt;<a class="code" href="struct_uart_dma.html#aeec7e45717b2903b4cb2c1cfa6f3855f">uartId</a>);
<a name="l00481"></a>00481 
<a name="l00482"></a>00482     <span class="keywordflow">if</span> (pTxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a> == <a class="code" href="group__dmad__defines.html#gaaf241aab265afa0d7eb386c81ee42f41">XDMAD_ALLOC_FAILED</a>)
<a name="l00483"></a>00483         <span class="keywordflow">return</span> USARTD_ERROR;
<a name="l00484"></a>00484 
<a name="l00485"></a>00485     pTxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a> = Channel;
<a name="l00486"></a>00486 
<a name="l00487"></a>00487     <span class="comment">/* Setup callbacks for UART TX */</span>
<a name="l00488"></a>00488     <span class="keywordflow">if</span> (pUartd-&gt;<a class="code" href="struct_uart_dma.html#a7f0497429070ce75403395c6b6e6a31b">pTxChannel</a>-&gt;<a class="code" href="struct_uart_channel.html#a7a073f156cda41c0b3d3546d7b172c63">callback</a>) {
<a name="l00489"></a>00489         <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pTxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>,
<a name="l00490"></a>00490                           (<a class="code" href="group__dmad__structs.html#gad73084a7f0dbe02552288737859733bf">XdmadTransferCallback</a>)pTxCh-&gt;<a class="code" href="struct_uart_channel.html#a7a073f156cda41c0b3d3546d7b172c63">callback</a>, pTxCh-&gt;<a class="code" href="struct_uart_channel.html#a3bfbed91e43b7dd198182be59be7875b">pArgument</a>);
<a name="l00491"></a>00491     } <span class="keywordflow">else</span>
<a name="l00492"></a>00492         <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pTxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>,
<a name="l00493"></a>00493                           (<a class="code" href="group__dmad__structs.html#gad73084a7f0dbe02552288737859733bf">XdmadTransferCallback</a>)UARTD_Tx_Cb, pUartd);
<a name="l00494"></a>00494 
<a name="l00495"></a>00495     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga2a7947467c04eb39abee2471d846ee35" title="Enable clock of the xDMA peripheral, Enable the dma peripheral, configure configuration register for ...">XDMAD_PrepareChannel</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pTxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>))
<a name="l00496"></a>00496         <span class="keywordflow">return</span> USARTD_ERROR;
<a name="l00497"></a>00497 
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (_configureUartTxDma(pUartd, pTxCh))
<a name="l00499"></a>00499         <span class="keywordflow">return</span> USARTD_ERROR_LOCK;
<a name="l00500"></a>00500 
<a name="l00501"></a>00501     <span class="comment">/* Check if DMA IRQ is enable; if not Enable it */</span>
<a name="l00502"></a>00502     <span class="keywordflow">if</span> (!(NVIC_GetActive(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a>))) {
<a name="l00503"></a>00503         <span class="comment">/* Enable interrupt  */</span>
<a name="l00504"></a>00504         NVIC_EnableIRQ(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a>);
<a name="l00505"></a>00505     }
<a name="l00506"></a>00506 
<a name="l00507"></a>00507     <span class="keywordflow">return</span> 0;
<a name="l00508"></a>00508 }
<a name="l00509"></a>00509 <span class="comment"></span>
<a name="l00510"></a>00510 <span class="comment">/**</span>
<a name="l00511"></a>00511 <span class="comment"> * \brief This function disables the appropriate DMA channel for Rx channel of</span>
<a name="l00512"></a>00512 <span class="comment"> * USART</span>
<a name="l00513"></a>00513 <span class="comment"> * \param pUsartd       Pointer to a UsartDma instance.</span>
<a name="l00514"></a>00514 <span class="comment"> * \param pRxCh         Pointer to TxChannel configuration</span>
<a name="l00515"></a>00515 <span class="comment"> * \returns             0 if the transfer has been started successfully;</span>
<a name="l00516"></a>00516 <span class="comment"> * otherwise returns USARTD_ERROR_LOCK is the driver is in use, or USARTD_ERROR</span>
<a name="l00517"></a>00517 <span class="comment"> * if the command is not valid.</span>
<a name="l00518"></a>00518 <span class="comment"> */</span>
<a name="l00519"></a>00519 
<a name="l00520"></a><a class="code" href="uart__dma_8c.html#a2e608c15e9d2dff4ca4e98f8ee417ed4">00520</a> uint32_t <a class="code" href="uart__dma_8h.html#a2e608c15e9d2dff4ca4e98f8ee417ed4" title="This function disables the appropriate DMA channel for Rx channel of USART.">UARTD_DisableRxChannels</a>(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd, <a class="code" href="struct_uart_channel.html" title="usart Transfer Request prepared by the application upper layer.">UartChannel</a> *pRxCh)
<a name="l00521"></a>00521 {
<a name="l00522"></a>00522     assert(pRxCh);
<a name="l00523"></a>00523 
<a name="l00524"></a>00524     <span class="comment">/* Enables the USART to transfer data. */</span>
<a name="l00525"></a>00525     <a class="code" href="uart_8c.html#ab9b2807951dac51cbe4faeb7fd762222" title="Enables or disables the receiver of an UART peripheral.">UART_SetReceiverEnabled</a> (pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a> , DISABLE);
<a name="l00526"></a>00526 
<a name="l00527"></a>00527     <a class="code" href="group__dmad__functions.html#ga6be5cec75618250adb227d7588ae7078" title="Stop DMA transfer.">XDMAD_StopTransfer</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pRxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>);
<a name="l00528"></a>00528 
<a name="l00529"></a>00529     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pRxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>, NULL, NULL);
<a name="l00530"></a>00530 
<a name="l00531"></a>00531     <span class="comment">/* Free allocated DMA channel for USART TX. */</span>
<a name="l00532"></a>00532     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga2a3178c1d2615b7a4d7a0005662cdd89" title="Free the specified xDMA channel.">XDMAD_FreeChannel</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pRxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>) != <a class="code" href="group__dmad__structs.html#ggabb814fa8560ada9b9655763aeaa6d6f0ab219af3a1da995b8450046cfadffc385">XDMAD_OK</a>)
<a name="l00533"></a>00533         <span class="keywordflow">return</span> USARTD_ERROR;
<a name="l00534"></a>00534 
<a name="l00535"></a>00535     <span class="keywordflow">if</span> (pRxCh-&gt;dmaProgrammingMode == XDMAD_LLI) {
<a name="l00536"></a>00536         free(pRxCh-&gt;pLLIview);
<a name="l00537"></a>00537         pRxCh-&gt;pLLIview = NULL;
<a name="l00538"></a>00538     }
<a name="l00539"></a>00539 
<a name="l00540"></a>00540     pRxCh-&gt;<a class="code" href="struct_uart_channel.html#ac71a5b29d292b5fcb48d5ab0292dff8f">sempaphore</a> = 1;
<a name="l00541"></a>00541     <span class="keywordflow">return</span> 0;
<a name="l00542"></a>00542 }
<a name="l00543"></a>00543 
<a name="l00544"></a>00544 <span class="comment"></span>
<a name="l00545"></a>00545 <span class="comment">/**</span>
<a name="l00546"></a>00546 <span class="comment"> * \brief This function disables the appropriate DMA channel for Tx channel of</span>
<a name="l00547"></a>00547 <span class="comment"> * USART</span>
<a name="l00548"></a>00548 <span class="comment"> * \param pUsartd       Pointer to a USARTDma instance.</span>
<a name="l00549"></a>00549 <span class="comment"> * \param pTxCh         Pointer to TxChannel configuration</span>
<a name="l00550"></a>00550 <span class="comment"> * \returns             0 if the transfer has been started successfully;</span>
<a name="l00551"></a>00551 <span class="comment"> *  otherwise returns USARTD_ERROR_LOCK is the driver is in use, or USARTD_ERROR</span>
<a name="l00552"></a>00552 <span class="comment"> * if the command is not valid.</span>
<a name="l00553"></a>00553 <span class="comment"> */</span>
<a name="l00554"></a>00554 
<a name="l00555"></a><a class="code" href="uart__dma_8c.html#a9b0fc44709de4abbf35be9aac35d689f">00555</a> uint32_t <a class="code" href="uart__dma_8h.html#a9b0fc44709de4abbf35be9aac35d689f" title="This function disables the appropriate DMA channel for Tx channel of USART.">UARTD_DisableTxChannels</a>(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd, <a class="code" href="struct_uart_channel.html" title="usart Transfer Request prepared by the application upper layer.">UartChannel</a> *pTxCh)
<a name="l00556"></a>00556 {
<a name="l00557"></a>00557     assert(pTxCh);
<a name="l00558"></a>00558 
<a name="l00559"></a>00559     <span class="comment">/* Enables the USART to transfer data. */</span>
<a name="l00560"></a>00560     <a class="code" href="uart_8c.html#a77a2772d898640ae4426f747ed18b3ad" title="Enables or disables the transmitter of an UART peripheral.">UART_SetTransmitterEnabled</a> (pUartd-&gt;<a class="code" href="struct_uart_dma.html#a78da94bb981cda7cb36a738868326e77">pUartHw</a> , DISABLE);
<a name="l00561"></a>00561 
<a name="l00562"></a>00562     <a class="code" href="group__dmad__functions.html#ga6be5cec75618250adb227d7588ae7078" title="Stop DMA transfer.">XDMAD_StopTransfer</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pTxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>);
<a name="l00563"></a>00563 
<a name="l00564"></a>00564     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pTxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>, NULL, NULL);
<a name="l00565"></a>00565 
<a name="l00566"></a>00566     <span class="comment">/* Free allocated DMA channel for USART TX. */</span>
<a name="l00567"></a>00567     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga2a3178c1d2615b7a4d7a0005662cdd89" title="Free the specified xDMA channel.">XDMAD_FreeChannel</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pTxCh-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>) != <a class="code" href="group__dmad__structs.html#ggabb814fa8560ada9b9655763aeaa6d6f0ab219af3a1da995b8450046cfadffc385">XDMAD_OK</a>)
<a name="l00568"></a>00568         <span class="keywordflow">return</span> USARTD_ERROR;
<a name="l00569"></a>00569 
<a name="l00570"></a>00570     <span class="keywordflow">if</span> (pTxCh-&gt;dmaProgrammingMode == XDMAD_LLI) {
<a name="l00571"></a>00571         free(pTxCh-&gt;pLLIview);
<a name="l00572"></a>00572         pTxCh-&gt;pLLIview = NULL;
<a name="l00573"></a>00573     }
<a name="l00574"></a>00574 
<a name="l00575"></a>00575     pTxCh-&gt;<a class="code" href="struct_uart_channel.html#ac71a5b29d292b5fcb48d5ab0292dff8f">sempaphore</a> = 1;
<a name="l00576"></a>00576     <span class="keywordflow">return</span> 0;
<a name="l00577"></a>00577 }
<a name="l00578"></a>00578 <span class="comment"></span>
<a name="l00579"></a>00579 <span class="comment">/**</span>
<a name="l00580"></a>00580 <span class="comment"> * \brief Starts a UART master transfer. This is a non blocking function. It</span>
<a name="l00581"></a>00581 <span class="comment"> * will return as soon as the transfer is started.</span>
<a name="l00582"></a>00582 <span class="comment"> *</span>
<a name="l00583"></a>00583 <span class="comment"> * \param pUartd  Pointer to a UartDma instance.</span>
<a name="l00584"></a>00584 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00585"></a>00585 <span class="comment"> * UARTD_ERROR_LOCK is the driver is in use, or UARTD_ERROR if the command is</span>
<a name="l00586"></a>00586 <span class="comment"> * not valid.</span>
<a name="l00587"></a>00587 <span class="comment"> */</span>
<a name="l00588"></a><a class="code" href="uart__dma_8c.html#a649abc6e6061e5cbe6450fbba03aa025">00588</a> uint32_t <a class="code" href="uart__dma_8h.html#a649abc6e6061e5cbe6450fbba03aa025" title="Starts a UART master transfer. This is a non blocking function. It will return as soon as the transfe...">UARTD_SendData</a>(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd)
<a name="l00589"></a>00589 {
<a name="l00590"></a>00590     <span class="comment">/* Start DMA 0(RX) &amp;&amp; 1(TX) */</span>
<a name="l00591"></a>00591     SCB_CleanDCache_by_Addr((uint32_t *)pUartd-&gt;<a class="code" href="struct_uart_dma.html#a7f0497429070ce75403395c6b6e6a31b">pTxChannel</a>-&gt;<a class="code" href="struct_uart_channel.html#ae40c80620ff724da404a7ee5d889ebaf">pBuff</a>,
<a name="l00592"></a>00592                             pUartd-&gt;<a class="code" href="struct_uart_dma.html#a7f0497429070ce75403395c6b6e6a31b">pTxChannel</a>-&gt;<a class="code" href="struct_uart_channel.html#a97dc7f4ec156e8a4620f9ed76462aeec">BuffSize</a>);
<a name="l00593"></a>00593     pUartd-&gt;<a class="code" href="struct_uart_dma.html#a7f0497429070ce75403395c6b6e6a31b">pTxChannel</a>-&gt;<a class="code" href="struct_uart_channel.html#ac71a5b29d292b5fcb48d5ab0292dff8f">sempaphore</a> = 0;
<a name="l00594"></a>00594 
<a name="l00595"></a>00595     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga20bc2d5f85c7145a43d7ccd13b067e50" title="Start xDMA transfer.">XDMAD_StartTransfer</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pUartd-&gt;<a class="code" href="struct_uart_dma.html#a7f0497429070ce75403395c6b6e6a31b">pTxChannel</a>-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>))
<a name="l00596"></a>00596         <span class="keywordflow">return</span> USARTD_ERROR_LOCK;
<a name="l00597"></a>00597 
<a name="l00598"></a>00598     <span class="keywordflow">return</span> 0;
<a name="l00599"></a>00599 }
<a name="l00600"></a>00600 <span class="comment"></span>
<a name="l00601"></a>00601 <span class="comment">/**</span>
<a name="l00602"></a>00602 <span class="comment"> * \brief Starts a UART master transfer. This is a non blocking function. It</span>
<a name="l00603"></a>00603 <span class="comment"> *  will return as soon as the transfer is started.</span>
<a name="l00604"></a>00604 <span class="comment"> *</span>
<a name="l00605"></a>00605 <span class="comment"> * \param pUartd  Pointer to a UartDma instance.</span>
<a name="l00606"></a>00606 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00607"></a>00607 <span class="comment"> * UARTD_ERROR_LOCK is the driver is in use, or UARTD_ERROR if the command is</span>
<a name="l00608"></a>00608 <span class="comment"> * not valid.</span>
<a name="l00609"></a>00609 <span class="comment"> */</span>
<a name="l00610"></a><a class="code" href="uart__dma_8c.html#abeb5a45998b68ae0ff48b68847c80e7c">00610</a> uint32_t <a class="code" href="uart__dma_8h.html#abeb5a45998b68ae0ff48b68847c80e7c" title="Starts a UART master transfer. This is a non blocking function. It will return as soon as the transfe...">UARTD_RcvData</a>(<a class="code" href="struct_uart_dma.html">UartDma</a> *pUartd)
<a name="l00611"></a>00611 {
<a name="l00612"></a>00612     pUartd-&gt;<a class="code" href="struct_uart_dma.html#a909cc0e14f0271d6d8cbefa0c49195e5">pRxChannel</a>-&gt;<a class="code" href="struct_uart_channel.html#ac71a5b29d292b5fcb48d5ab0292dff8f">sempaphore</a> = 0;
<a name="l00613"></a>00613 
<a name="l00614"></a>00614     <span class="comment">/* Start DMA 0(RX) &amp;&amp; 1(TX) */</span>
<a name="l00615"></a>00615     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga20bc2d5f85c7145a43d7ccd13b067e50" title="Start xDMA transfer.">XDMAD_StartTransfer</a>(pUartd-&gt;<a class="code" href="struct_uart_dma.html#aa9d4edd1ae2284162ab7ab1d199f3cf3">pXdmad</a>, pUartd-&gt;<a class="code" href="struct_uart_dma.html#a909cc0e14f0271d6d8cbefa0c49195e5">pRxChannel</a>-&gt;<a class="code" href="struct_uart_channel.html#afb54680c49c6d94b9f873b78a63c6481">ChNum</a>))
<a name="l00616"></a>00616         <span class="keywordflow">return</span> USARTD_ERROR_LOCK;
<a name="l00617"></a>00617 
<a name="l00618"></a>00618     <span class="keywordflow">return</span> 0;
<a name="l00619"></a>00619 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
