Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Sep 20 18:55:36 2015
| Host         : amarillo.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: accum/cs_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: accum/cs_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.526        0.000                      0                   42        0.248        0.000                      0                   42        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.526        0.000                      0                   42        0.248        0.000                      0                   42        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 shift_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.587ns (24.140%)  route 1.845ns (75.860%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.313     4.049    clk_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.393     4.442 r  shift_cnt_reg[4]/Q
                         net (fo=3, routed)           0.855     5.296    data0[5]
    SLICE_X88Y75         LUT6 (Prop_lut6_I4_O)        0.097     5.393 r  shift_cnt[4]_i_2/O
                         net (fo=2, routed)           0.559     5.952    shift_cnt[4]_i_2_n_0
    SLICE_X88Y71         LUT3 (Prop_lut3_I1_O)        0.097     6.049 r  shift_cnt[4]_i_1/O
                         net (fo=1, routed)           0.431     6.480    shift_cnt[4]
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    clk_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[4]/C
                         clock pessimism              0.246    14.049    
                         clock uncertainty           -0.035    14.013    
    SLICE_X88Y71         FDCE (Setup_fdce_C_D)       -0.007    14.006    shift_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -6.480    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 accum/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.490ns (25.517%)  route 1.430ns (74.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.311     4.046    accum/CLK
    SLICE_X88Y76         FDCE                                         r  accum/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.393     4.439 f  accum/cs_reg[0]/Q
                         net (fo=5, routed)           0.605     5.044    accum/accum/cs_reg[1][0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.097     5.141 r  accum/accum/Q[15]_i_1/O
                         net (fo=16, routed)          0.825     5.966    accum/accum/Q[15]_i_1_n_0
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    accum/accum/CLK
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[0]/C
                         clock pessimism              0.206    14.009    
                         clock uncertainty           -0.035    13.973    
    SLICE_X89Y71         FDCE (Setup_fdce_C_CE)      -0.150    13.823    accum/accum/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 accum/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.490ns (25.517%)  route 1.430ns (74.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.311     4.046    accum/CLK
    SLICE_X88Y76         FDCE                                         r  accum/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.393     4.439 f  accum/cs_reg[0]/Q
                         net (fo=5, routed)           0.605     5.044    accum/accum/cs_reg[1][0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.097     5.141 r  accum/accum/Q[15]_i_1/O
                         net (fo=16, routed)          0.825     5.966    accum/accum/Q[15]_i_1_n_0
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    accum/accum/CLK
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[1]/C
                         clock pessimism              0.206    14.009    
                         clock uncertainty           -0.035    13.973    
    SLICE_X89Y71         FDCE (Setup_fdce_C_CE)      -0.150    13.823    accum/accum/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 accum/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.490ns (25.517%)  route 1.430ns (74.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.311     4.046    accum/CLK
    SLICE_X88Y76         FDCE                                         r  accum/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.393     4.439 f  accum/cs_reg[0]/Q
                         net (fo=5, routed)           0.605     5.044    accum/accum/cs_reg[1][0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.097     5.141 r  accum/accum/Q[15]_i_1/O
                         net (fo=16, routed)          0.825     5.966    accum/accum/Q[15]_i_1_n_0
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    accum/accum/CLK
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[2]/C
                         clock pessimism              0.206    14.009    
                         clock uncertainty           -0.035    13.973    
    SLICE_X89Y71         FDCE (Setup_fdce_C_CE)      -0.150    13.823    accum/accum/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 accum/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.490ns (25.517%)  route 1.430ns (74.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.311     4.046    accum/CLK
    SLICE_X88Y76         FDCE                                         r  accum/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.393     4.439 f  accum/cs_reg[0]/Q
                         net (fo=5, routed)           0.605     5.044    accum/accum/cs_reg[1][0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.097     5.141 r  accum/accum/Q[15]_i_1/O
                         net (fo=16, routed)          0.825     5.966    accum/accum/Q[15]_i_1_n_0
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    accum/accum/CLK
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[3]/C
                         clock pessimism              0.206    14.009    
                         clock uncertainty           -0.035    13.973    
    SLICE_X89Y71         FDCE (Setup_fdce_C_CE)      -0.150    13.823    accum/accum/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 accum/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.490ns (26.862%)  route 1.334ns (73.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.311     4.046    accum/CLK
    SLICE_X88Y76         FDCE                                         r  accum/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.393     4.439 f  accum/cs_reg[0]/Q
                         net (fo=5, routed)           0.605     5.044    accum/accum/cs_reg[1][0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.097     5.141 r  accum/accum/Q[15]_i_1/O
                         net (fo=16, routed)          0.729     5.870    accum/accum/Q[15]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  accum/accum/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    accum/accum/CLK
    SLICE_X89Y72         FDCE                                         r  accum/accum/Q_reg[4]/C
                         clock pessimism              0.206    14.009    
                         clock uncertainty           -0.035    13.973    
    SLICE_X89Y72         FDCE (Setup_fdce_C_CE)      -0.150    13.823    accum/accum/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 accum/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.490ns (26.862%)  route 1.334ns (73.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.311     4.046    accum/CLK
    SLICE_X88Y76         FDCE                                         r  accum/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.393     4.439 f  accum/cs_reg[0]/Q
                         net (fo=5, routed)           0.605     5.044    accum/accum/cs_reg[1][0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.097     5.141 r  accum/accum/Q[15]_i_1/O
                         net (fo=16, routed)          0.729     5.870    accum/accum/Q[15]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  accum/accum/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    accum/accum/CLK
    SLICE_X89Y72         FDCE                                         r  accum/accum/Q_reg[5]/C
                         clock pessimism              0.206    14.009    
                         clock uncertainty           -0.035    13.973    
    SLICE_X89Y72         FDCE (Setup_fdce_C_CE)      -0.150    13.823    accum/accum/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 accum/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.490ns (26.862%)  route 1.334ns (73.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.311     4.046    accum/CLK
    SLICE_X88Y76         FDCE                                         r  accum/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.393     4.439 f  accum/cs_reg[0]/Q
                         net (fo=5, routed)           0.605     5.044    accum/accum/cs_reg[1][0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.097     5.141 r  accum/accum/Q[15]_i_1/O
                         net (fo=16, routed)          0.729     5.870    accum/accum/Q[15]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  accum/accum/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    accum/accum/CLK
    SLICE_X89Y72         FDCE                                         r  accum/accum/Q_reg[6]/C
                         clock pessimism              0.206    14.009    
                         clock uncertainty           -0.035    13.973    
    SLICE_X89Y72         FDCE (Setup_fdce_C_CE)      -0.150    13.823    accum/accum/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 accum/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.490ns (26.862%)  route 1.334ns (73.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.311     4.046    accum/CLK
    SLICE_X88Y76         FDCE                                         r  accum/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.393     4.439 f  accum/cs_reg[0]/Q
                         net (fo=5, routed)           0.605     5.044    accum/accum/cs_reg[1][0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.097     5.141 r  accum/accum/Q[15]_i_1/O
                         net (fo=16, routed)          0.729     5.870    accum/accum/Q[15]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  accum/accum/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    accum/accum/CLK
    SLICE_X89Y72         FDCE                                         r  accum/accum/Q_reg[7]/C
                         clock pessimism              0.206    14.009    
                         clock uncertainty           -0.035    13.973    
    SLICE_X89Y72         FDCE (Setup_fdce_C_CE)      -0.150    13.823    accum/accum/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 shift_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.602ns (29.802%)  route 1.418ns (70.198%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.313     4.049    clk_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.393     4.442 f  shift_cnt_reg[4]/Q
                         net (fo=3, routed)           0.855     5.296    data0[5]
    SLICE_X88Y75         LUT6 (Prop_lut6_I4_O)        0.097     5.393 f  shift_cnt[4]_i_2/O
                         net (fo=2, routed)           0.563     5.956    shift_cnt[4]_i_2_n_0
    SLICE_X88Y71         LUT3 (Prop_lut3_I2_O)        0.112     6.068 r  shift_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.068    shift_cnt[0]
    SLICE_X88Y71         FDPE                                         r  shift_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.803    clk_IBUF_BUFG
    SLICE_X88Y71         FDPE                                         r  shift_cnt_reg[0]/C
                         clock pessimism              0.246    14.049    
                         clock uncertainty           -0.035    14.013    
    SLICE_X88Y71         FDPE (Setup_fdpe_C_D)        0.083    14.096    shift_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  8.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 shift_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.072%)  route 0.177ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.427    clk_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  shift_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDCE (Prop_fdce_C_Q)         0.164     1.591 r  shift_cnt_reg[2]/Q
                         net (fo=3, routed)           0.177     1.768    data0[3]
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.936    clk_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[3]/C
                         clock pessimism             -0.491     1.444    
    SLICE_X88Y71         FDCE (Hold_fdce_C_D)         0.076     1.520    shift_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.871%)  route 0.185ns (47.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.427    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.164     1.591 r  cnt_reg[0]/Q
                         net (fo=9, routed)           0.185     1.776    cnt[0]
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.043     1.819 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    p_0_in[1]
    SLICE_X88Y75         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     1.932    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X88Y75         FDCE (Hold_fdce_C_D)         0.131     1.558    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.110%)  route 0.185ns (46.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.427    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.164     1.591 f  cnt_reg[0]/Q
                         net (fo=9, routed)           0.185     1.776    cnt[0]
    SLICE_X88Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    p_0_in[0]
    SLICE_X88Y75         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     1.932    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X88Y75         FDCE (Hold_fdce_C_D)         0.120     1.547    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 shift_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.470%)  route 0.197ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.427    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  shift_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.164     1.591 r  shift_cnt_reg[6]/Q
                         net (fo=3, routed)           0.197     1.788    data0[7]
    SLICE_X88Y76         FDCE                                         r  shift_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.933    clk_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  shift_cnt_reg[7]/C
                         clock pessimism             -0.491     1.441    
    SLICE_X88Y76         FDCE (Hold_fdce_C_D)         0.063     1.504    shift_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 shift_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.388%)  route 0.182ns (52.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.430    clk_IBUF_BUFG
    SLICE_X88Y71         FDPE                                         r  shift_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDPE (Prop_fdpe_C_Q)         0.164     1.594 r  shift_cnt_reg[0]/Q
                         net (fo=4, routed)           0.182     1.776    data0[1]
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.936    clk_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[1]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X88Y71         FDCE (Hold_fdce_C_D)         0.052     1.482    shift_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 shift_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.207ns (47.576%)  route 0.228ns (52.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.430    clk_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.164     1.594 r  shift_cnt_reg[3]/Q
                         net (fo=3, routed)           0.228     1.822    data0[4]
    SLICE_X88Y71         LUT3 (Prop_lut3_I0_O)        0.043     1.865 r  shift_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    shift_cnt[0]
    SLICE_X88Y71         FDPE                                         r  shift_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.936    clk_IBUF_BUFG
    SLICE_X88Y71         FDPE                                         r  shift_cnt_reg[0]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X88Y71         FDPE (Hold_fdpe_C_D)         0.133     1.563    shift_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 shift_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.757%)  route 0.202ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.430    clk_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.164     1.594 r  shift_cnt_reg[4]/Q
                         net (fo=3, routed)           0.202     1.797    data0[5]
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.936    clk_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  shift_cnt_reg[5]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X88Y71         FDCE (Hold_fdce_C_D)         0.064     1.494    shift_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 accum/accum/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.681%)  route 0.168ns (40.319%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.430    accum/accum/CLK
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  accum/accum/Q_reg[3]/Q
                         net (fo=8, routed)           0.168     1.740    accum/accum/result[3]
    SLICE_X89Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  accum/accum/Q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.785    accum/accum/Q[3]_i_2_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.848 r  accum/accum/Q_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    accum/accum/add_out[3]
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.936    accum/accum/CLK
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[3]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X89Y71         FDCE (Hold_fdce_C_D)         0.105     1.535    accum/accum/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 accum/accum/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.632%)  route 0.166ns (39.368%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.430    accum/accum/CLK
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  accum/accum/Q_reg[0]/Q
                         net (fo=8, routed)           0.166     1.738    accum/accum/result[0]
    SLICE_X89Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  accum/accum/Q[3]_i_5/O
                         net (fo=1, routed)           0.000     1.783    accum/accum/Q[3]_i_5_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.853 r  accum/accum/Q_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    accum/accum/add_out[0]
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.936    accum/accum/CLK
    SLICE_X89Y71         FDCE                                         r  accum/accum/Q_reg[0]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X89Y71         FDCE (Hold_fdce_C_D)         0.105     1.535    accum/accum/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 accum/accum/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accum/accum/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.793%)  route 0.189ns (43.207%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.427    accum/accum/CLK
    SLICE_X89Y74         FDCE                                         r  accum/accum/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  accum/accum/Q_reg[15]/Q
                         net (fo=8, routed)           0.189     1.758    accum/accum/result[15]
    SLICE_X89Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  accum/accum/Q[15]_i_3/O
                         net (fo=1, routed)           0.000     1.803    accum/accum/Q[15]_i_3_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.866 r  accum/accum/Q_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.866    accum/accum/add_out[15]
    SLICE_X89Y74         FDCE                                         r  accum/accum/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     1.932    accum/accum/CLK
    SLICE_X89Y74         FDCE                                         r  accum/accum/Q_reg[15]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X89Y74         FDCE (Hold_fdce_C_D)         0.105     1.532    accum/accum/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    accum/accum/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y73    accum/accum/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y73    accum/accum/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y74    accum/accum/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y74    accum/accum/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y74    accum/accum/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y74    accum/accum/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    accum/accum/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    accum/accum/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    accum/accum/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y73    accum/accum/Q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y73    accum/accum/Q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    accum/accum/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    accum/accum/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    accum/accum/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    accum/accum/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    accum/accum/Q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    accum/accum/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    accum/accum/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    accum/accum/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    accum/accum/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    accum/accum/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    accum/accum/Q_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    shift_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    shift_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    shift_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    shift_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    shift_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y73    accum/accum/Q_reg[10]/C



