Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Justin/Documents/GitHub/ECE445/ --output-directory=C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/ --report-file=bsf:C:/Users/Justin/Documents/GitHub/ECE445/clk_pll.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Justin/Documents/GitHub/ECE445/clk_pll.qsys
Progress: Loading ECE445/clk_pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: clk_pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Justin/Documents/GitHub/ECE445/ --output-directory=C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Justin/Documents/GitHub/ECE445/clk_pll.sopcinfo --report-file=html:C:/Users/Justin/Documents/GitHub/ECE445/clk_pll.html --report-file=qip:C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/clk_pll.qip --report-file=cmp:C:/Users/Justin/Documents/GitHub/ECE445/clk_pll.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Justin/Documents/GitHub/ECE445/clk_pll.qsys --language=VERILOG
Progress: Loading ECE445/clk_pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: clk_pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: clk_pll: Generating clk_pll "clk_pll" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 2 modules, 2 connections
Info: reset_adaptation_transform: After transform: 3 modules, 4 connections
Info: merlin_mm_transform: After transform: 3 modules, 4 connections
Info: altpll_0: "clk_pll" instantiated altpll "altpll_0"
Info: rst_controller: "clk_pll" instantiated altera_reset_controller "rst_controller"
Info: clk_pll: Done clk_pll" with 3 modules, 5 files, 25234 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
