Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: gcd_placed.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 571 components and 2554 component-terminals.
Notice 0:     Created 5 special nets and 1142 connections.
Notice 0:     Created 528 nets and 1412 connections.
Notice 0: Finished DEF file: gcd_placed.def
worst slack 1.36
[INFO RSZ-0027] Inserted 35 input buffers.
[INFO RSZ-0028] Inserted 18 output buffers.
[WARNING RSZ-0017] max wire length less than 851u increases wire delays.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
[INFO RSZ-0039] Resized 173 instances.
[INFO RSZ-0046] Found 35 endpoints with hold violations.
[INFO RSZ-0032] Inserted 95 hold buffers.
Startpoint: _893_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _893_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _893_/CK (DFF_X1)
   0.09    0.09 ^ _893_/Q (DFF_X1)
   0.04    0.13 ^ _734_/Z (BUF_X2)
   0.04    0.17 ^ _714_/Z (MUX2_X1)
   0.02    0.19 ^ _840_/Z (BUF_X1)
   0.02    0.20 ^ hold149/Z (BUF_X1)
   0.00    0.20 ^ _893_/D (DFF_X1)
           0.20   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ _893_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.20   slack (MET)


Startpoint: _886_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _886_/CK (DFF_X1)
   0.09    0.09 ^ _886_/Q (DFF_X1)
   0.04    0.12 ^ _748_/Z (BUF_X2)
   0.05    0.17 ^ _475_/ZN (XNOR2_X2)
   0.06    0.23 ^ _476_/ZN (AND2_X2)
   0.05    0.28 ^ _480_/ZN (AND2_X2)
   0.03    0.31 v _517_/ZN (OAI211_X4)
   0.02    0.33 ^ _518_/ZN (NAND3_X2)
   0.01    0.34 v _520_/ZN (NAND2_X1)
   0.04    0.38 v _536_/ZN (AND4_X1)
   0.03    0.41 ^ _542_/ZN (AOI21_X4)
   0.02    0.43 v _543_/ZN (NOR2_X4)
   0.03    0.46 v repeater54/Z (BUF_X2)
   0.04    0.50 v _664_/ZN (AND2_X1)
   0.02    0.52 ^ _675_/ZN (NAND2_X2)
   0.02    0.55 v _677_/ZN (OAI211_X4)
   0.06    0.60 v _678_/Z (MUX2_X1)
   0.03    0.63 v hold122/Z (BUF_X1)
   0.02    0.65 v _811_/Z (BUF_X1)
   0.02    0.68 v hold121/Z (BUF_X1)
   0.00    0.68 v _879_/D (DFF_X1)
           0.68   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
           2.00 ^ _879_/CK (DFF_X1)
  -0.04    1.96   library setup time
           1.96   data required time
---------------------------------------------------------
           1.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           1.29   slack (MET)


max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_449_/ZN                                0.20    0.06    0.14 (MET)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_460_/Z                                 100     10     90 (MET)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_443_/ZN                               10.47    3.57    6.90 (MET)

worst slack 1.29
Driver    length delay
_759_/Z manhtn 105.4 steiner 105.4 0.00
_850_/Z manhtn 95.8 steiner 95.8 0.00
_786_/Z manhtn 80.1 steiner 80.1 0.00
_813_/Z manhtn 78.9 steiner 78.9 0.00
_847_/Z manhtn 77.7 steiner 77.7 0.00
_839_/Z manhtn 76.3 steiner 76.3 0.00
_551_/Z manhtn 72.6 steiner 72.6 0.00
_851_/Z manhtn 69.5 steiner 69.5 0.00
_725_/Z manhtn 67.2 steiner 67.2 0.00
_849_/Z manhtn 64.8 steiner 64.8 0.00
_860_/Z manhtn 64.5 steiner 64.5 0.00
Design area 1034 u^2 16% utilization.
