1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/control_unit.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/sram.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/alu_control.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/immediate_extend_unit.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/alu.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/cpu_tb.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/reg_arstn.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/reg_arstn_en.v
1684915499 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/register_file.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/pc.v
1684819942 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/mux_3.v
1684769137 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/mux_2.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/branch_unit.v
1684768847 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/sky130_sram_2rw.v
1685038026 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/cpu.v
1684918213 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/hazard_detection_unit.v
1684934390 /users/students/r0922738/Documents/Computer_Architectures/CompArch_YEEEEEET/CA_Exercises/Verilog/RTL/forward_unit.v
