$date
  Wed Dec 13 20:10:40 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module demux_1x8_tb $end
$var reg 1 ! i $end
$var reg 3 " s[2:0] $end
$var reg 8 # o[7:0] $end
$scope module dut $end
$var reg 1 $ i $end
$var reg 3 % s[2:0] $end
$var reg 8 & o[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b000 "
b00000000 #
0$
b000 %
b00000000 &
#1000000
1!
b001 "
b00000010 #
1$
b001 %
b00000010 &
#2000000
0!
b010 "
b00000000 #
0$
b010 %
b00000000 &
#3000000
1!
b011 "
b00001000 #
1$
b011 %
b00001000 &
#4000000
0!
b100 "
b00000000 #
0$
b100 %
b00000000 &
#5000000
1!
b101 "
b00100000 #
1$
b101 %
b00100000 &
#6000000
0!
b110 "
b00000000 #
0$
b110 %
b00000000 &
#7000000
1!
b111 "
b10000000 #
1$
b111 %
b10000000 &
#8000000
