Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  4 12:25:33 2024
| Host         : ENG23A-ECE02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_top_control_sets_placed.rpt
| Design       : snake_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           24 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |             120 |           35 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |              21 |           12 |
| Yes          | Yes                   | No                     |             225 |          184 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+-----------------------+------------------+----------------+--------------+
|  U1/Q[0]       |                       |                       |                1 |              1 |         1.00 |
|  U3/E[0]       |                       | U2/AS[0]              |                1 |              2 |         2.00 |
|  U5/DIR1       |                       |                       |                2 |              2 |         1.00 |
|  U6/DIR2       |                       |                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                       | U5/SR[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | U3/rand_y[4]_i_1_n_0  | U5/SR[0]              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | U3/speed[10]_i_1_n_0  |                       |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | U3/num                | U3/score0             |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | U3/h_all[9]_i_1_n_0   | U3/pos0               |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | U3/v_all[9]_i_1_n_0   | U3/pos0               |                4 |              8 |         2.00 |
|  U1/Q[0]       |                       | U2/hc[9]_i_1_n_0      |                5 |             10 |         2.00 |
|  U1/Q[0]       | U2/vsenable           |                       |                3 |             10 |         3.33 |
| ~U5/PS2Cf      |                       | U5/SR[0]              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | U3/num                | U3/pos0               |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | U3/v_all[19]_i_1_n_0  | U3/pos0               |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG | U3/foodflag           |                       |                4 |             16 |         4.00 |
|  U5/DIR1       |                       | U5/SR[0]              |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG |                       | U6/clear              |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | U3/v_all[29]_i_1_n_0  | U3/pos0               |               19 |             20 |         1.05 |
|  clk_IBUF_BUFG | U3/v_all[39]_i_1_n_0  | U3/pos0               |               18 |             20 |         1.11 |
|  clk_IBUF_BUFG | U3/v_all[49]_i_1_n_0  | U3/pos0               |               19 |             20 |         1.05 |
|  clk_IBUF_BUFG | U3/v_all[59]_i_1_n_0  | U3/pos0               |               18 |             20 |         1.11 |
|  clk_IBUF_BUFG | U3/v_all[69]_i_1_n_0  | U3/pos0               |               18 |             20 |         1.11 |
|  clk_IBUF_BUFG | U3/v_all[79]_i_1_n_0  | U3/pos0               |               20 |             20 |         1.00 |
|  clk_IBUF_BUFG | U3/v_all[89]_i_1_n_0  | U3/pos0               |               19 |             20 |         1.05 |
|  clk_IBUF_BUFG | U3/v_all[99]_i_2_n_0  | U3/pos0               |               17 |             20 |         1.18 |
|  clk_IBUF_BUFG |                       | U5/cnt_xd             |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                       | U4/cnt_xd_n_0         |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                       | U1/q[21]_i_1_n_0      |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | U3/cnt_js[25]_i_2_n_0 | U3/cnt_js[25]_i_1_n_0 |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG |                       |                       |               20 |             49 |         2.45 |
+----------------+-----------------------+-----------------------+------------------+----------------+--------------+


