
---------- Begin Simulation Statistics ----------
final_tick                               2542236184500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224588                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.69                       # Real time elapsed on the host
host_tick_rate                              654184701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197379                       # Number of instructions simulated
sim_ops                                       4197379                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012226                       # Number of seconds simulated
sim_ticks                                 12226339500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.294132                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377988                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               736903                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2656                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            121119                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            949778                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29221                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          197425                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           168204                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1159188                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72584                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30251                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197379                       # Number of instructions committed
system.cpu.committedOps                       4197379                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.822523                       # CPI: cycles per instruction
system.cpu.discardedOps                        330183                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620906                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1483863                       # DTB hits
system.cpu.dtb.data_misses                       8541                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418741                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       878837                       # DTB read hits
system.cpu.dtb.read_misses                       7668                       # DTB read misses
system.cpu.dtb.write_accesses                  202165                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      605026                       # DTB write hits
system.cpu.dtb.write_misses                       873                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18284                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3714076                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1181118                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           691909                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17144711                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171747                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004029                       # ITB accesses
system.cpu.itb.fetch_acv                          561                       # ITB acv
system.cpu.itb.fetch_hits                      998358                       # ITB hits
system.cpu.itb.fetch_misses                      5671                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11274750500     92.19%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9235500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19798500      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               926566500      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12230351000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8226159000     67.26%     67.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4004192000     32.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24439335                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542276     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839656     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592757     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197379                       # Class of committed instruction
system.cpu.quiesceCycles                        13344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7294624                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22921453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22921453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22921453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22921453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117545.912821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117545.912821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117545.912821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117545.912821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13159486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13159486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13159486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13159486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67484.543590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67484.543590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67484.543590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67484.543590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22571956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22571956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117562.270833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117562.270833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12959989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12959989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67499.942708                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67499.942708                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.296149                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539716367000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.296149                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206009                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206009                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131198                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34892                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89191                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34534                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41311                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11449984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11449984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18180857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160472                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052292                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160032     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160472                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838651036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378094750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          476170750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5741760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10239104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5741760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5741760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469622163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367840595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837462758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469622163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469622163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182645672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182645672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182645672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469622163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367840595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020108431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000224308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123866                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2055166500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4859191500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13742.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32492.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105758                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82266                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123866                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.380879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.009661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.027773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35491     42.58%     42.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24601     29.52%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10216     12.26%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4720      5.66%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2382      2.86%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1538      1.85%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.13%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          632      0.76%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2822      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.938933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.371865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.657310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1380     18.40%     18.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5633     75.11%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           312      4.16%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6703     89.37%     89.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      1.08%     90.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              470      6.27%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      2.45%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.77%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9571072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7796864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10239104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7927424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12226334500                       # Total gap between requests
system.mem_ctrls.avgGap                      43072.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5107840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4463232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7796864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417773447.236599266529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365050553.356546282768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637710412.016613721848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123866                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2591942250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2267249250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300365295000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28890.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32264.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2424921.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320243280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170194365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570150420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315742140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5341954500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196426560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7879696065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.485299                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    457486250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11360653250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274875720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146096115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497622300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320189580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5271259680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        255959040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7730987235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.322310                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    612658750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11205480750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1008453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12219139500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726333                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726333                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726333                       # number of overall hits
system.cpu.icache.overall_hits::total         1726333                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89782                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89782                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89782                       # number of overall misses
system.cpu.icache.overall_misses::total         89782                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5529121000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5529121000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5529121000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5529121000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816115                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816115                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816115                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049436                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049436                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049436                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049436                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61583.847542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61583.847542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61583.847542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61583.847542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89191                       # number of writebacks
system.cpu.icache.writebacks::total             89191                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89782                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89782                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89782                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89782                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5439340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5439340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5439340000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5439340000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049436                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60583.858680                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60583.858680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60583.858680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60583.858680                       # average overall mshr miss latency
system.cpu.icache.replacements                  89191                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726333                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726333                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89782                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89782                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5529121000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5529121000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049436                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049436                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61583.847542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61583.847542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89782                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89782                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5439340000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5439340000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60583.858680                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60583.858680                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.860541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776189                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.897042                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.860541                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3722011                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3722011                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1339717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1339717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1339717                       # number of overall hits
system.cpu.dcache.overall_hits::total         1339717                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105962                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105962                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105962                       # number of overall misses
system.cpu.dcache.overall_misses::total        105962                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6799315000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6799315000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6799315000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6799315000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1445679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1445679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1445679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1445679                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073296                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64167.484570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64167.484570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64167.484570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64167.484570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34716                       # number of writebacks
system.cpu.dcache.writebacks::total             34716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36563                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36563                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4427386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4427386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4427386500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4427386500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63796.113777                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63796.113777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63796.113777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63796.113777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       808610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          808610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326780500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326780500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67139.868819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67139.868819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2708054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2708054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66996.227209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66996.227209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472534500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472534500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61556.663476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61556.663476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27434                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27434                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719332000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719332000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049323                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049323                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59332.321071                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59332.321071                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63988000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63988000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71977.502812                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71977.502812                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63099000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63099000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70977.502812                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70977.502812                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542236184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.490667                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401102                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.233396                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.490667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3006249                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3006249                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3282665364000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233725                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   233725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.92                       # Real time elapsed on the host
host_tick_rate                              415627548                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   415075866                       # Number of instructions simulated
sim_ops                                     415075866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.738121                       # Number of seconds simulated
sim_ticks                                738120735500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.111397                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                63833650                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             91046039                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             188706                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          14408868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          90465932                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3563108                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        13216568                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9653460                       # Number of indirect misses.
system.cpu.branchPred.lookups               130166404                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11736463                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       561531                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   410139306                       # Number of instructions committed
system.cpu.committedOps                     410139306                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.598987                       # CPI: cycles per instruction
system.cpu.discardedOps                      28576555                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                114173709                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                    118061510                       # DTB hits
system.cpu.dtb.data_misses                    1290233                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 78535766                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     78854550                       # DTB read hits
system.cpu.dtb.read_misses                    1251163                       # DTB read misses
system.cpu.dtb.write_accesses                35637943                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    39206960                       # DTB write hits
system.cpu.dtb.write_misses                     39070                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              399803                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          339746376                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          97514724                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         42958017                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       673741178                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.277856                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               233485441                       # ITB accesses
system.cpu.itb.fetch_acv                          484                       # ITB acv
system.cpu.itb.fetch_hits                   233483657                       # ITB hits
system.cpu.itb.fetch_misses                      1784                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25544      7.02%      7.07% # number of callpals executed
system.cpu.kern.callpal::rdps                    1696      0.47%      7.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.54% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.54% # number of callpals executed
system.cpu.kern.callpal::rti                     3807      1.05%      8.58% # number of callpals executed
system.cpu.kern.callpal::callsys                  193      0.05%      8.63% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.64% # number of callpals executed
system.cpu.kern.callpal::rdunique              332672     91.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 364116                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1490037                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      103                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10773     35.72%     35.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     756      2.51%     38.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18578     61.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30159                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10772     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      756      3.38%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10772     48.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22352                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             721917552500     97.82%     97.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                88533500      0.01%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1046635500      0.14%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14922393500      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         737975115000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999907                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.579826                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741139                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3709                      
system.cpu.kern.mode_good::user                  3709                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3995                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3709                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.928411                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962876                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        55164239000      7.48%      7.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         682810876000     92.52%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1476086067                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       103                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            31639955      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               247488188     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 227259      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                237877      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 46031      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15349      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               79628177     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39022680      9.51%     97.11% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             47134      0.01%     97.13% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            47154      0.01%     97.14% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11739502      2.86%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                410139306                       # Class of committed instruction
system.cpu.quiesceCycles                       155404                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       802344889                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          158                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7006796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14013470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3864181372                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3864181372                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3864181372                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3864181372                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118105.671863                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118105.671863                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118105.671863                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118105.671863                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           389                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    48.625000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2226409623                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2226409623                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2226409623                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2226409623                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68048.463323                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68048.463323                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68048.463323                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68048.463323                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      9002965                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      9002965                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115422.628205                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115422.628205                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5102965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5102965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65422.628205                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65422.628205                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3855178407                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3855178407                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118112.083548                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118112.083548                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2221306658                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2221306658                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68054.738297                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68054.738297                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6478690                       # Transaction distribution
system.membus.trans_dist::WriteReq               1707                       # Transaction distribution
system.membus.trans_dist::WriteResp              1707                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1063781                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4024377                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1918511                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            496555                       # Transaction distribution
system.membus.trans_dist::ReadExResp           496555                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4024378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2453099                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12073133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12073133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8848735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8854583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20993152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    515120320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    515120320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9478                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    254765760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    254775238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               771984518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7009607                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004687                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7009453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     154      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7009607                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5441500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35692399283                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             424965                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15979932250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        20916083500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      257560192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      188772736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          446332928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    257560192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     257560192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68081984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68081984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4024378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2949574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6973952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1063781                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1063781                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         348940464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         255747775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604688239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    348940464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        348940464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92236921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92236921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92236921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        348940464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        255747775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            696925160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4710869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2352949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2937790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156046500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       278143                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       278143                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15500428                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4438039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6973952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5088114                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6973952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5088114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1683213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                377245                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            266582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            383117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            179599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            206696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            313918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            535982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            202120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            199914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           646314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           298772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           452898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           474925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            120276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            381927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            323921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            134525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            346684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            177742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            666385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             90573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             82939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           499667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           308067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           298493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           134300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           457686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           568965                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  73055641250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26453695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            172256997500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13808.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32558.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       116                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3334914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3311426                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6973952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5088114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5089129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  196267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  97853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 104855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 264578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 285060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 281442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 280250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 283632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 297615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 281646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 281443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 281116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 279365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 278318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 278442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 278390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 278139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 278334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 278619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    378                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3355271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.775534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.366392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.519816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1279047     38.12%     38.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1303096     38.84%     76.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       331829      9.89%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       165244      4.92%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       117932      3.51%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40962      1.22%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27456      0.82%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18356      0.55%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71349      2.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3355271                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       278143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.021644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.042039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           16019      5.76%      5.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          90712     32.61%     38.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        100792     36.24%     74.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         40263     14.48%     89.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         22982      8.26%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4818      1.73%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           816      0.29%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           484      0.17%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           312      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           238      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           174      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           153      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          116      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           85      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           57      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           50      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           48      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           19      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        278143                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       278143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.936856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.888685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.310179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172745     62.11%     62.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4557      1.64%     63.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            63758     22.92%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            22038      7.92%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13659      4.91%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              970      0.35%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              186      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              111      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               77      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        278143                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338607296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               107725632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               301495552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               446332928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            325639296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       458.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       408.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    441.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  738120738000                       # Total gap between requests
system.mem_ctrls.avgGap                      61193.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    150588736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    188018560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    301495552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 204016401.053943842649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 254726023.748183935881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 408463734.318164288998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4024378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2949574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5088114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  74659765500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  97597232000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17847510091500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18551.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33088.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3507686.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12577516980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6685093635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20276886000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12740600160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58266642720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     318842029170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14941871520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       444330640185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        601.975556                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36064352250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24647480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 677414267250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11379482100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6048322995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17499461700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11850548400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58266642720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     315524694720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17735365440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       438304518075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.811415                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43341571250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24647480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 670136915750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34347                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9478                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099062                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2101000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4137000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170530372                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1566000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1586500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 206                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           103                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     792237.864078                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    287334.938505                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          103    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       247500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             103                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    740347579000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    232976658                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        232976658                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    232976658                       # number of overall hits
system.cpu.icache.overall_hits::total       232976658                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4024377                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4024377                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4024377                       # number of overall misses
system.cpu.icache.overall_misses::total       4024377                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 192233067000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 192233067000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 192233067000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 192233067000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    237001035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    237001035                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    237001035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    237001035                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47767.161725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47767.161725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47767.161725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47767.161725                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4024377                       # number of writebacks
system.cpu.icache.writebacks::total           4024377                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4024377                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4024377                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4024377                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4024377                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 188208689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 188208689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 188208689000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 188208689000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46767.161476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46767.161476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46767.161476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46767.161476                       # average overall mshr miss latency
system.cpu.icache.replacements                4024377                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    232976658                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       232976658                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4024377                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4024377                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 192233067000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 192233067000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    237001035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    237001035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47767.161725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47767.161725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4024377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4024377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 188208689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 188208689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46767.161476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46767.161476                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           237060957                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4024889                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.898756                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         478026448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        478026448                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110848800                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110848800                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110848800                       # number of overall hits
system.cpu.dcache.overall_hits::total       110848800                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3341601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3341601                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3341601                       # number of overall misses
system.cpu.dcache.overall_misses::total       3341601                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 218908157500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 218908157500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 218908157500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 218908157500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    114190401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    114190401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    114190401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    114190401                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029263                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029263                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029263                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029263                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65509.962889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65509.962889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65509.962889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65509.962889                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1031141                       # number of writebacks
system.cpu.dcache.writebacks::total           1031141                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       400176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       400176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       400176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       400176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2941425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2941425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2941425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2941425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 191157189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 191157189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 191157189000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 191157189000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242920500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242920500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025759                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025759                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025759                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025759                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64987.952778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64987.952778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64987.952778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64987.952778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 83135.010267                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 83135.010267                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2949574                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     74374189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        74374189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2450916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2450916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 164072629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 164072629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     76825105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76825105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66943.391573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66943.391573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6027                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6027                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2444889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2444889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 161201524000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 161201524000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242920500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242920500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65934.086987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65934.086987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199934.567901                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199934.567901                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     36474611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36474611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       890685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       890685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54835528000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54835528000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     37365296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37365296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023837                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023837                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.568074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.568074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       394149                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       394149                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       496536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       496536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29955665000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29955665000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60329.291330                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60329.291330                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1673949                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1673949                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8166                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8166                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    604645500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    604645500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1682115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1682115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004855                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004855                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74044.268920                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74044.268920                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8164                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8164                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    596348500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    596348500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004853                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004853                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73046.117099                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73046.117099                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1681822                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1681822                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1681822                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1681822                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 740429179500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           117185914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2950598                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.715988                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         238058250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        238058250                       # Number of data accesses

---------- End Simulation Statistics   ----------
