Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 31 19:38:22 2022
| Host         : GDESK-88 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ee354_detour_top_timing_summary_routed.rpt -pb ee354_detour_top_timing_summary_routed.pb -rpx ee354_detour_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ee354_detour_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.274        0.000                      0                   26        0.308        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             7.274        0.000                      0                   26        0.308        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        7.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.930ns (69.966%)  route 0.828ns (30.034%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  DIV_CLK_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.639    DIV_CLK_reg[16]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  DIV_CLK_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.756    DIV_CLK_reg[20]_i_1_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.079 r  DIV_CLK_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.079    DIV_CLK_reg[24]_i_1_n_6
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.598    15.021    ClkPort_IBUF_BUFG
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[25]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X88Y77         FDCE (Setup_fdce_C_D)        0.109    15.353    DIV_CLK_reg[25]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.826ns (68.790%)  route 0.828ns (31.210%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  DIV_CLK_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.639    DIV_CLK_reg[16]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  DIV_CLK_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.756    DIV_CLK_reg[20]_i_1_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  DIV_CLK_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.975    DIV_CLK_reg[24]_i_1_n_7
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.598    15.021    ClkPort_IBUF_BUFG
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[24]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X88Y77         FDCE (Setup_fdce_C_D)        0.109    15.353    DIV_CLK_reg[24]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.813ns (68.636%)  route 0.828ns (31.364%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  DIV_CLK_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.639    DIV_CLK_reg[16]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.962 r  DIV_CLK_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.962    DIV_CLK_reg[20]_i_1_n_6
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    15.020    ClkPort_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[21]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y76         FDCE (Setup_fdce_C_D)        0.109    15.352    DIV_CLK_reg[21]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.805ns (68.541%)  route 0.828ns (31.459%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  DIV_CLK_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.639    DIV_CLK_reg[16]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.954 r  DIV_CLK_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.954    DIV_CLK_reg[20]_i_1_n_4
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    15.020    ClkPort_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[23]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y76         FDCE (Setup_fdce_C_D)        0.109    15.352    DIV_CLK_reg[23]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.729ns (67.606%)  route 0.828ns (32.394%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  DIV_CLK_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.639    DIV_CLK_reg[16]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.878 r  DIV_CLK_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.878    DIV_CLK_reg[20]_i_1_n_5
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    15.020    ClkPort_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[22]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y76         FDCE (Setup_fdce_C_D)        0.109    15.352    DIV_CLK_reg[22]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.709ns (67.351%)  route 0.828ns (32.649%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  DIV_CLK_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.639    DIV_CLK_reg[16]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.858 r  DIV_CLK_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.858    DIV_CLK_reg[20]_i_1_n_7
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    15.020    ClkPort_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[20]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y76         FDCE (Setup_fdce_C_D)        0.109    15.352    DIV_CLK_reg[20]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.696ns (67.182%)  route 0.828ns (32.818%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.845 r  DIV_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.845    DIV_CLK_reg[16]_i_1_n_6
    SLICE_X88Y75         FDCE                                         r  DIV_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    ClkPort_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  DIV_CLK_reg[17]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X88Y75         FDCE (Setup_fdce_C_D)        0.109    15.350    DIV_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.688ns (67.078%)  route 0.828ns (32.922%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.837 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.837    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X88Y75         FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    ClkPort_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X88Y75         FDCE (Setup_fdce_C_D)        0.109    15.350    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.612ns (66.053%)  route 0.828ns (33.947%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.761 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.761    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X88Y75         FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    ClkPort_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X88Y75         FDCE (Setup_fdce_C_D)        0.109    15.350    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.592ns (65.772%)  route 0.828ns (34.228%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.718     5.321    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.819     6.658    DIV_CLK_reg_n_0_[2]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.162 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.522    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.741 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.741    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X88Y75         FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    ClkPort_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X88Y75         FDCE (Setup_fdce_C_D)        0.109    15.350    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.164     1.680 f  DIV_CLK_reg[0]/Q
                         net (fo=1, routed)           0.163     1.843    DIV_CLK_reg_n_0_[0]
    SLICE_X88Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.888 r  DIV_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.888    DIV_CLK[0]_i_2_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.958 r  DIV_CLK_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    DIV_CLK_reg[0]_i_1_n_7
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     2.032    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[0]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y71         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.164     1.680 f  DIV_CLK_reg[0]/Q
                         net (fo=1, routed)           0.163     1.843    DIV_CLK_reg_n_0_[0]
    SLICE_X88Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.888 r  DIV_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.888    DIV_CLK[0]_i_2_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.993 r  DIV_CLK_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.993    DIV_CLK_reg[0]_i_1_n_6
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     2.032    ClkPort_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  DIV_CLK_reg[1]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y71         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    ClkPort_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  DIV_CLK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  DIV_CLK_reg[12]/Q
                         net (fo=1, routed)           0.199     1.876    DIV_CLK_reg_n_0_[12]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.991 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X88Y74         FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.028    ClkPort_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y74         FDCE (Hold_fdce_C_D)         0.134     1.647    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ClkPort_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  DIV_CLK_reg[20]/Q
                         net (fo=1, routed)           0.199     1.877    DIV_CLK_reg_n_0_[20]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.992 r  DIV_CLK_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.992    DIV_CLK_reg[20]_i_1_n_7
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.029    ClkPort_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[20]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDCE (Hold_fdce_C_D)         0.134     1.648    DIV_CLK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DIV_CLK_reg[24]/Q
                         net (fo=1, routed)           0.199     1.879    DIV_CLK_reg_n_0_[24]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.994 r  DIV_CLK_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    DIV_CLK_reg[24]_i_1_n_7
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    ClkPort_IBUF_BUFG
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[24]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  DIV_CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DIV_CLK_reg[4]/Q
                         net (fo=1, routed)           0.199     1.879    DIV_CLK_reg_n_0_[4]
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.994 r  DIV_CLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    DIV_CLK_reg[4]_i_1_n_7
    SLICE_X88Y72         FDCE                                         r  DIV_CLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    ClkPort_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  DIV_CLK_reg[4]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y72         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ClkPort_IBUF_BUFG
    SLICE_X88Y73         FDCE                                         r  DIV_CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  DIV_CLK_reg[8]/Q
                         net (fo=1, routed)           0.199     1.877    DIV_CLK_reg_n_0_[8]
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.992 r  DIV_CLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.992    DIV_CLK_reg[8]_i_1_n_7
    SLICE_X88Y73         FDCE                                         r  DIV_CLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.029    ClkPort_IBUF_BUFG
    SLICE_X88Y73         FDCE                                         r  DIV_CLK_reg[8]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.134     1.648    DIV_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.314ns (61.217%)  route 0.199ns (38.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    ClkPort_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  DIV_CLK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  DIV_CLK_reg[12]/Q
                         net (fo=1, routed)           0.199     1.876    DIV_CLK_reg_n_0_[12]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.026 r  DIV_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.026    DIV_CLK_reg[12]_i_1_n_6
    SLICE_X88Y74         FDCE                                         r  DIV_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.028    ClkPort_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  DIV_CLK_reg[13]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y74         FDCE (Hold_fdce_C_D)         0.134     1.647    DIV_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.314ns (61.217%)  route 0.199ns (38.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ClkPort_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  DIV_CLK_reg[20]/Q
                         net (fo=1, routed)           0.199     1.877    DIV_CLK_reg_n_0_[20]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.027 r  DIV_CLK_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.027    DIV_CLK_reg[20]_i_1_n_6
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.029    ClkPort_IBUF_BUFG
    SLICE_X88Y76         FDCE                                         r  DIV_CLK_reg[21]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDCE (Hold_fdce_C_D)         0.134     1.648    DIV_CLK_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.314ns (61.217%)  route 0.199ns (38.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DIV_CLK_reg[24]/Q
                         net (fo=1, routed)           0.199     1.879    DIV_CLK_reg_n_0_[24]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.029 r  DIV_CLK_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.029    DIV_CLK_reg[24]_i_1_n_6
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    ClkPort_IBUF_BUFG
    SLICE_X88Y77         FDCE                                         r  DIV_CLK_reg[25]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.379    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y71    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74    DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75    DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75    DIV_CLK_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    DIV_CLK_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    DIV_CLK_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    DIV_CLK_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    DIV_CLK_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    DIV_CLK_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    DIV_CLK_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y73    DIV_CLK_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y73    DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y73    DIV_CLK_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y73    DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74    DIV_CLK_reg[12]/C



