<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e194"><registerName>CNTL</registerName><registerNameMore><registerNameFull>CNTL</registerNameFull></registerNameMore><registerBody><registerDescription>CSCB Mode Control</registerDescription><registerProperties><registerPropset><addressOffset>0x4</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>
                                        __NEEDS_REVIEW__
                                    </registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e205"><bitFieldName>reg_mode</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>CSCB/MBIST access mode to LSRAM0 and LSRAM1</p><p> *	000 - User mode</p><p> *	001 - MBIST test on LSRAM0 in 1K x 18 mode</p><p> *	010 - MBIST test on LSRAM1 in 1K x 18 mode</p><p> *	011 - MBIST test on LSRAM0 and LSRAM1 in 2K x 18 mode</p><p> *	100 - CSCB broadcast access to LSRAM0 and LSRAM1 in 1K x 18 mode</p><p> *	101 - CSCB access to LSRAM0 in 1K x 18 mode</p><p> *	110 - CSCB access to LSRAM1 in 1K x 18 mode</p><p> *	111 - CSCB access to LSRAM0 and LSRAM1 in 2K x 18 mode</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e237"><bitFieldName>lsr0_access_busy</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM0 busy indicator by CSCB/MBIST access to fabric</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e252"><bitFieldName>lsr1_access_busy</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM1 busy indicator by CSCB/MBIST access to fabric</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>5</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e267"><bitFieldName>lsr0_busy_fb</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM0 busy feedback from fabric to indicate user logic ready for switch over</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>6</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e282"><bitFieldName>lsr1_busy_fb</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM1 busy feedback from fabric to indicate user logic ready for switch over</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>7</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e297"><bitFieldName>reg_port_sel</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Port selection for CSCB access to LSRAM0 and LSRAM1</p><p> *	0 - Port A</p><p> *	1 - Port B</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e318"><bitFieldName>reg_rd_pl_bypass</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Data output pipeline bypass for CSCB and MBIST access to LSRAM0 and LSRAM1</p><p> *	0 - Pipelined</p><p> *	1 - Non-pipelined</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>9</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e338"><bitFieldName>lsr0_sleep_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM0 active low sleep mode enable</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>10</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e353"><bitFieldName>lsr1_sleep_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM1 active low sleep mode enable</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>11</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e368"><bitFieldName>reg_bist_tr_re</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>MBIST redundancy repair bit selection</p><p> *	0 - from pc_tr_re in MBIST</p><p> *	1 - from bist_pc_tr_re in MBIST</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>15</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e388"><bitFieldName>reg_lsr0_arst_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM0 asynchronous reset (active low)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e403"><bitFieldName>reg_lsr0_rd_pl_arst_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM0 asynchronous reset (active low) to data output pipeline for CSCB/MBIST access</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>17</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e418"><bitFieldName>reg_lsr0_rd_pl_srst_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM0 synchronous reset (active low) to data output pipeline for CSCB/MBIST access</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>18</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e433"><bitFieldName>reg_lsr0_rd_pl_en</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM0 synchronous clock enable (active high) to data output pipeline for CSCB/MBIST access</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>19</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e448"><bitFieldName>sro_lsr0_sleep_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM0 internal sleep mode control to indicate user sleep mode in process (low) or not (high)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e463"><bitFieldName>sro_lsr0_arst_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM0 internal asynchronous reset indicator</p><p> *	0 - In reset</p><p> *	1 - Reset released</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>21</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e483"><bitFieldName>reg_lsr1_arst_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM1 asynchronous reset (active low)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e499"><bitFieldName>reg_lsr1_rd_pl_arst_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM1 asynchronous reset (active low) to data output pipeline for CSCB/MBIST access</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>25</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e514"><bitFieldName>reg_lsr1_rd_pl_srst_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM1 synchronous reset (active low) to data output pipeline for CSCB/MBIST access</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>26</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e529"><bitFieldName>reg_lsr1_rd_pl_en</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM1 synchronous clock enable (active high) to data output pipeline for CSCB/MBIST access</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>27</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e544"><bitFieldName>sro_lsr1_sleep_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>LSRAM1 internal sleep mode control to indicate user sleep mode in process (low) or not (high)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>28</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e559"><bitFieldName>sro_lsr1_arst_n</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM1 internal asynchronous reset indicator</p><p> *	0 - In reset</p><p> *	1 - Reset released</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>29</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e579"><bitFieldName>sb_correct</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>ECC single-bit error correction flag</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>30</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e594"><bitFieldName>db_detect</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>ECC doube-bit error detection flag</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>31</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>