Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 02:13:43 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_57_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No19_instance/Y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.303ns (7.965%)  route 3.501ns (92.035%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 6.799 - 4.000 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 1.167ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.132ns (routing 1.060ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=54488, routed)       2.302     3.260    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X116Y433       FDCE                                         r  ModCount591_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y433       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.339 r  ModCount591_instance/count_reg[0]/Q
                         net (fo=7179, routed)        2.179     5.518    MUX_Sum10_3_impl_1_instance/count_reg[1][0]
    SLICE_X142Y336       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     5.555 r  MUX_Sum10_3_impl_1_instance/Y[6]_i_12/O
                         net (fo=1, routed)           0.017     5.572    MUX_Sum10_3_impl_1_instance/Y[6]_i_12_n_0
    SLICE_X142Y336       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     5.639 r  MUX_Sum10_3_impl_1_instance/Y_reg[6]_i_4/O
                         net (fo=1, routed)           0.730     6.369    MUX_Sum10_3_impl_1_instance/Y_reg[6]_i_4_n_0
    SLICE_X122Y352       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.420 r  MUX_Sum10_3_impl_1_instance/Y[6]_i_2/O
                         net (fo=1, routed)           0.025     6.445    MUX_Sum10_3_impl_1_instance/Y[6]_i_2_n_0
    SLICE_X122Y352       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     6.514 r  MUX_Sum10_3_impl_1_instance/Y_reg[6]_i_1/O
                         net (fo=1, routed)           0.550     7.064    Delay1No19_instance/count_reg[5]_rep__2[6]
    SLICE_X126Y382       FDCE                                         r  Delay1No19_instance/Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=54488, routed)       2.132     6.799    Delay1No19_instance/clk_IBUF_BUFG
    SLICE_X126Y382       FDCE                                         r  Delay1No19_instance/Y_reg[6]/C
                         clock pessimism              0.406     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X126Y382       FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.195    Delay1No19_instance/Y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  0.131    




