

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2'
================================================================
* Date:           Mon Apr 17 11:33:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_2  |        1|        1|         2|          1|          1|     1|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      78|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      45|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|      45|     123|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bucket2_U  |radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_bucket2_RAM_AUbkb  |        1|  0|   0|    0|   400|   32|     1|        12800|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                                  |        1|  0|   0|    0|   400|   32|     1|        12800|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_133_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln53_fu_147_p2   |         +|   0|  0|  40|          33|           1|
    |icmp_ln50_fu_124_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  78|          75|          44|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_m2_phi_fu_100_p4  |   9|          2|    1|          2|
    |k_fu_44                      |   9|          2|   33|         66|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  45|         10|   37|         74|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln50_reg_179        |   1|   0|    1|          0|
    |k_fu_44                  |  33|   0|   33|          0|
    |m2_reg_96                |   1|   0|    1|          0|
    |trunc_ln52_reg_188       |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2|  return value|
|sext_ln50             |   in|   32|     ap_none|                                                       sext_ln50|        scalar|
|add_ln50              |   in|   32|     ap_none|                                                        add_ln50|        scalar|
|phi_mul               |   in|    9|     ap_none|                                                         phi_mul|        scalar|
|sorted_data_address0  |  out|    6|   ap_memory|                                                     sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|                                                     sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|                                                     sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|                                                     sorted_data|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

