$date
	Sat Sep 06 14:46:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ROM4x3_tb $end
$var wire 1 ! D2 $end
$var wire 1 " D1 $end
$var wire 1 # D0 $end
$var reg 2 $ addr [1:0] $end
$scope module uut $end
$var wire 1 # D0 $end
$var wire 1 " D1 $end
$var wire 1 ! D2 $end
$var wire 2 % addr [1:0] $end
$var wire 4 & w [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
b0 %
b0 $
1#
0"
1!
$end
#10000
0#
1"
b10 &
b1 $
b1 %
b1 '
#20000
0!
1#
b100 &
b10 $
b10 %
b10 '
#30000
0"
0#
1!
b1000 &
b11 $
b11 %
b11 '
#40000
b100 '
