<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="test_pb" num_pb="1">
  <input equivalent="false" name="clk" num_pins="1"/>
  <input equivalent="false" name="rst" num_pins="1"/>
  <input equivalent="false" name="a" num_pins="1"/>
  <input equivalent="false" name="b" num_pins="1"/>
  <input equivalent="false" name="ci" num_pins="1"/>
  <output equivalent="false" name="q" num_pins="1"/>
  <output equivalent="false" name="co" num_pins="1"/>
  <mode name="test_add">
    <xi:include href="adder/pb_type.xml"/>
    <xi:include href="dff/pb_type.xml"/>
    <interconnect>
      <direct input="test_add.a" name="adder_a" output="adder.a"/>
      <direct input="test_add.b" name="adder_b" output="adder.b"/>
      <direct input="test_add.ci" name="adder_ci" output="adder.ci"/>
      <direct input="adder.co" name="test_add_co" output="test_add.co"/>
      <direct input="test_add.clk" name="dff_clk" output="dff.clk"/>
      <direct input="adder.y" name="dff_d" output="dff.d"/>
      <direct input="test_add.rst" name="dff_rst" output="dff.rst"/>
      <direct input="dff.q" name="test_add_q" output="test_add.q"/>
    </interconnect>
  </mode>
  <mode name="test_lut">
    <xi:include href="dff/pb_type.xml"/>
    <xi:include href="lut2/pb_type.xml"/>
    <interconnect>
      <direct input="test_lut.clk" name="dff_clk" output="dff.clk"/>
      <direct input="lut2.y" name="dff_d" output="dff.d"/>
      <direct input="test_lut.rst" name="dff_rst" output="dff.rst"/>
      <direct input="dff.q" name="test_lut_q" output="test_lut.q"/>
      <direct input="test_lut.a" name="lut2_in[2]" output="lut2.in[2]"/>
      <direct input="test_lut.b" name="lut2_in[2]" output="lut2.in[2]"/>
      <direct input="lut2.co" name="test_lut_co" output="test_lut.co"/>
    </interconnect>
  </mode>
</pb_type>
