
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023942                       # Number of seconds simulated
sim_ticks                                 23941594008                       # Number of ticks simulated
final_tick                                23941594008                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89388                       # Simulator instruction rate (inst/s)
host_op_rate                                    89388                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18206976                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696664                       # Number of bytes of host memory used
host_seconds                                  1314.97                       # Real time elapsed on the host
sim_insts                                   117542077                       # Number of instructions simulated
sim_ops                                     117542077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        182336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       3218304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         58688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       2714112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst         13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       2572032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst         15296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       2626944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst         28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       2761664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst         14912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       2662592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst         14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       2603072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst         15872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       2610368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst         21056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       2737600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst         20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       2612608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst         16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       2617984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst         18816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       2608000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst         19328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       2738304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst         41728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       2750272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst         12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       2607808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst         30720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       2756800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43723328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       182336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        58688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst        15296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst        14912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst        14656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst        21056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst        16704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst        18816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst        19328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst        41728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        524864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30913088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30913088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          50286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          42408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst            212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          40188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst            239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          41046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst            442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          43151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst            233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          41603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst            229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          40673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst            248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          40787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst            329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          42775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst            316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          40822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst            261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          40906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst            294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          40750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst            302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          42786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst            652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          42973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst            198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          40747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst            480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          43075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              683177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        483017                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             483017                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          7615867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        134423130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          2451299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data        113363880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           566712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data        107429438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           638888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data        109723020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1181542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data        115350047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           622849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data        111211977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           612156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data        108725927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           662947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data        109030669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           879474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data        114344935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           844722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data        109124230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           697698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data        109348776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           785913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data        108931761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           807298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data        114374339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1742908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data        114874223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           529288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data        108923742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1283123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data        115146886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1826249663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      7615867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      2451299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       566712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       638888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1181542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       622849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       612156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       662947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       879474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       844722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       697698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       785913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       807298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1742908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       529288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1283123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21922684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1291187545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1291187545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1291187545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         7615867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       134423130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         2451299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data       113363880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          566712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data       107429438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          638888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data       109723020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1181542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data       115350047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          622849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data       111211977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          612156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data       108725927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          662947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data       109030669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          879474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data       114344935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          844722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data       109124230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          697698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data       109348776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          785913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data       108931761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          807298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data       114374339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1742908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data       114874223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          529288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data       108923742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1283123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data       115146886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3117437209                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                583528                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          467843                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           11304                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             379469                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                272722                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           71.869375                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 45420                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               90                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          8884                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             8024                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            860                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          259                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    5843116                       # DTB read hits
system.cpu00.dtb.read_misses                     8566                       # DTB read misses
system.cpu00.dtb.read_acv                           5                       # DTB read access violations
system.cpu00.dtb.read_accesses                5851682                       # DTB read accesses
system.cpu00.dtb.write_hits                    650195                       # DTB write hits
system.cpu00.dtb.write_misses                   10047                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                660242                       # DTB write accesses
system.cpu00.dtb.data_hits                    6493311                       # DTB hits
system.cpu00.dtb.data_misses                    18613                       # DTB misses
system.cpu00.dtb.data_acv                           5                       # DTB access violations
system.cpu00.dtb.data_accesses                6511924                       # DTB accesses
system.cpu00.itb.fetch_hits                    840450                       # ITB hits
system.cpu00.itb.fetch_misses                     233                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                840683                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls              66236                       # Number of system calls
system.cpu00.numCycles                       19604573                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           231582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      9331929                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    583528                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           326166                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    18888241                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 29790                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                790                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles        10008                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles         1735                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  840450                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                3929                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         19147251                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.487377                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.766534                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               17542008     91.62%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 121656      0.64%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 130848      0.68%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 121074      0.63%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 157504      0.82%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 108764      0.57%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                 107720      0.56%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  96217      0.50%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 761460      3.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           19147251                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.029765                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.476008                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 398577                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            17566874                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  621385                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              548043                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                12372                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              54934                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                2558                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              9025839                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts               10286                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                12372                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 587854                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles              11568302                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       821510                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  915635                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             5241578                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              8952776                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                5664                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1456485                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              2827367                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents              1323803                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           7169198                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            13245730                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        6919983                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         6324376                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             6840582                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 328616                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts            14504                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts        13040                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3357554                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            2316054                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            690380                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           92158                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          69282                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  8734553                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded             19531                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                12190829                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            8428                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        415008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       247391                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved         2652                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     19147251                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.636688                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.478016                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          14971263     78.19%     78.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1320656      6.90%     85.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            754835      3.94%     89.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            422135      2.20%     91.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            977978      5.11%     96.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5            322308      1.68%     98.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6            178754      0.93%     98.96% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             96454      0.50%     99.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8            102868      0.54%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      19147251                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  9775      0.94%      0.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      0.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               55642      5.37%      6.32% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult              91747      8.86%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                  46      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     15.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               854089     82.48%     97.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               24178      2.33%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             2661735     21.83%     21.83% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                898      0.01%     21.84% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     21.84% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           2140182     17.56%     39.40% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp            114813      0.94%     40.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           738444      6.06%     46.40% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              9052      0.07%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.47% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            5863003     48.09%     94.56% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            662702      5.44%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             12190829                       # Type of FU issued
system.cpu00.iq.rate                         0.621836                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   1035477                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.084939                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         27155242                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         3798994                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      3300582                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          17417572                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          5371788                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      5272133                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              4086594                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               9139712                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          39515                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        95094                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          162                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation         1734                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        64504                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads         1067                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      3688900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                12372                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               6956708                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles             3705455                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           8897616                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            2082                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             2316054                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             690380                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts            12838                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents               118410                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents             3475970                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents         1734                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         4206                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         5786                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               9992                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            12174598                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             5851714                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           16231                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      143532                       # number of nop insts executed
system.cpu00.iew.exec_refs                    6511972                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 499244                       # Number of branches executed
system.cpu00.iew.exec_stores                   660258                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.621008                       # Inst execution rate
system.cpu00.iew.wb_sent                      8595623                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     8572715                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 5809929                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 7321627                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.437281                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.793530                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        416471                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls         16879                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            8781                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     19083984                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.443759                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.604229                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     17169365     89.97%     89.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       425566      2.23%     92.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       294638      1.54%     93.74% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       194207      1.02%     94.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4       137338      0.72%     95.48% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       106014      0.56%     96.03% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        89340      0.47%     96.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        84358      0.44%     96.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       583158      3.06%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     19083984                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            8468695                       # Number of instructions committed
system.cpu00.commit.committedOps              8468695                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                      2846836                       # Number of memory references committed
system.cpu00.commit.loads                     2220960                       # Number of loads committed
system.cpu00.commit.membars                      5494                       # Number of memory barriers committed
system.cpu00.commit.branches                   465695                       # Number of branches committed
system.cpu00.commit.fp_insts                  5254286                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 5443473                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              33950                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass       129620      1.53%      1.53% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        2494732     29.46%     30.99% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           770      0.01%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      2131323     25.17%     56.17% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp       114740      1.35%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       736165      8.69%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         9014      0.11%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead       2226454     26.29%     92.61% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       625877      7.39%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         8468695                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              583158                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   27352517                       # The number of ROB reads
system.cpu00.rob.rob_writes                  17831061                       # The number of ROB writes
system.cpu00.timesIdled                          9603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        457322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                    1016958                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   8339075                       # Number of Instructions Simulated
system.cpu00.committedOps                     8339075                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.350929                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.350929                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.425364                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.425364                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               10238716                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2323526                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 6291087                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                4702681                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                 30829                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                13946                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          337740                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.551337                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1770222                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          337804                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            5.240382                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        72911961                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.551337                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.992990                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.992990                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         6061877                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        6061877                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1421414                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1421414                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       326946                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       326946                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         6228                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         6228                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         6968                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         6968                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1748360                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1748360                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1748360                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1748360                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       804298                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       804298                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       291959                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       291959                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          864                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          864                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1096257                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1096257                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1096257                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1096257                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data 117221110362                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total 117221110362                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  61966848657                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  61966848657                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data     11476485                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total     11476485                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        34830                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data 179187959019                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total 179187959019                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data 179187959019                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total 179187959019                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      2225712                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      2225712                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       618905                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       618905                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         7092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         7092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         6971                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         6971                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      2844617                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      2844617                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      2844617                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      2844617                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.361367                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.361367                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.471735                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.471735                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.121827                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.121827                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.385379                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.385379                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.385379                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.385379                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 145743.381635                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 145743.381635                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 212245.036656                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 212245.036656                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 13282.968750                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 13282.968750                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        11610                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        11610                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 163454.335087                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 163454.335087                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 163454.335087                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 163454.335087                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      9049517                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          240564                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    37.617919                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       228252                       # number of writebacks
system.cpu00.dcache.writebacks::total          228252                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       528043                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       528043                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data       219517                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total       219517                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          478                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          478                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       747560                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       747560                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       747560                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       747560                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       276255                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       276255                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        72442                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        72442                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          386                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          386                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       348697                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       348697                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       348697                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       348697                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  51808757733                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  51808757733                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data  16918240547                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total  16918240547                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      5960574                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      5960574                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  68726998280                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  68726998280                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  68726998280                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  68726998280                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.124120                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.124120                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.117049                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.117049                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.054428                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.054428                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.122581                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.122581                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.122581                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.122581                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 187539.620036                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 187539.620036                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 233541.875528                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 233541.875528                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 15441.901554                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15441.901554                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        10449                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        10449                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 197096.614769                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 197096.614769                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 197096.614769                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 197096.614769                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           11732                       # number of replacements
system.cpu00.icache.tags.tagsinuse         510.035589                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            826389                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           12244                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           67.493385                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle      1365057360                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   510.035589                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.996163                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.996163                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1693096                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1693096                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       826389                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        826389                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       826389                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         826389                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       826389                       # number of overall hits
system.cpu00.icache.overall_hits::total        826389                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst        14037                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        14037                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst        14037                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        14037                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst        14037                       # number of overall misses
system.cpu00.icache.overall_misses::total        14037                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst   1310843256                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total   1310843256                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst   1310843256                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total   1310843256                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst   1310843256                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total   1310843256                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       840426                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       840426                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       840426                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       840426                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       840426                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       840426                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.016702                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.016702                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.016702                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.016702                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.016702                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.016702                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 93384.858303                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 93384.858303                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 93384.858303                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 93384.858303                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 93384.858303                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 93384.858303                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          971                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    33.482759                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        11732                       # number of writebacks
system.cpu00.icache.writebacks::total           11732                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1792                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1792                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1792                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1792                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1792                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1792                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst        12245                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total        12245                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst        12245                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total        12245                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst        12245                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total        12245                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst   1010643486                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total   1010643486                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst   1010643486                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total   1010643486                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst   1010643486                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total   1010643486                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.014570                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.014570                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.014570                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.014570                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.014570                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.014570                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 82535.196897                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 82535.196897                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 82535.196897                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 82535.196897                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 82535.196897                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 82535.196897                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                314878                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          281893                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            3645                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             196208                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                155567                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           79.286777                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 12496                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            26                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             26                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5526164                       # DTB read hits
system.cpu01.dtb.read_misses                     2519                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5528683                       # DTB read accesses
system.cpu01.dtb.write_hits                    461035                       # DTB write hits
system.cpu01.dtb.write_misses                     547                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                461582                       # DTB write accesses
system.cpu01.dtb.data_hits                    5987199                       # DTB hits
system.cpu01.dtb.data_misses                     3066                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                5990265                       # DTB accesses
system.cpu01.itb.fetch_hits                    609176                       # ITB hits
system.cpu01.itb.fetch_misses                      97                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                609273                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                       18021453                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           168757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      7567523                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    314878                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           168063                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    17590179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  9113                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.MiscStallCycles                263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         7435                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles         1610                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                  609176                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                1052                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         17772813                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.425792                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.672451                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               16505239     92.87%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  88745      0.50%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  94278      0.53%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  92584      0.52%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 115141      0.65%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  77826      0.44%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  74868      0.42%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  79488      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 644644      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           17772813                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.017472                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.419917                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 283972                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            16548337                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  439585                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              496708                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 4201                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              18505                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 367                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              7440988                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1422                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 4201                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 449352                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles              11303096                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles       449264                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  706718                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             4860172                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              7413803                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                4142                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              1461757                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              2809151                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents               967309                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           6173229                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11283313                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4984776                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         6298534                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             6073400                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  99829                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             4678                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         4677                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3114118                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            2022258                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            470581                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           46024                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          37508                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  7351041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              4645                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                10829649                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            4803                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        117285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        81909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          353                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     17772813                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.609338                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.437983                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          13997965     78.76%     78.76% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           1232301      6.93%     85.69% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            677077      3.81%     89.50% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            367010      2.07%     91.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            911191      5.13%     96.70% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            276979      1.56%     98.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            145445      0.82%     99.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             78925      0.44%     99.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             85920      0.48%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      17772813                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5345      0.54%      0.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               55646      5.63%      6.18% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult              90966      9.21%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                  31      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     15.39% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               825373     83.58%     98.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite               10171      1.03%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1852987     17.11%     17.11% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                298      0.00%     17.11% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     17.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           2121142     19.59%     36.70% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp            114756      1.06%     37.76% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     37.76% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           739336      6.83%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              9039      0.08%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.67% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5530293     51.07%     95.74% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            461794      4.26%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             10829649                       # Type of FU issued
system.cpu01.iq.rate                         0.600931                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                    987532                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.091188                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         23224383                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2166468                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2056802                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          17200063                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          5306725                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      5238723                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2791142                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               9026035                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          14139                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        35565                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          223                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        12137                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          852                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      3634411                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 4201                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               7240560                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles             3184551                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           7399580                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             652                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             2022258                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             470581                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             4625                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents               125159                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents             2944964                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          223                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1780                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect         1771                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               3551                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            10825311                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5528683                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            4338                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       43894                       # number of nop insts executed
system.cpu01.iew.exec_refs                    5990265                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 295136                       # Number of branches executed
system.cpu01.iew.exec_stores                   461582                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.600690                       # Inst execution rate
system.cpu01.iew.wb_sent                      7299413                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     7295525                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 5165413                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 6348790                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.404824                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.813606                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        118155                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          4292                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            3290                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     17752447                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.410115                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.553817                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     16140236     90.92%     90.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       338727      1.91%     92.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       242668      1.37%     94.19% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       173210      0.98%     95.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       103425      0.58%     95.75% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        91592      0.52%     96.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        80353      0.45%     96.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        74818      0.42%     97.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       507418      2.86%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     17752447                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            7280541                       # Number of instructions committed
system.cpu01.commit.committedOps              7280541                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      2445137                       # Number of memory references committed
system.cpu01.commit.loads                     1986693                       # Number of loads committed
system.cpu01.commit.membars                        14                       # Number of memory barriers committed
system.cpu01.commit.branches                   286601                       # Number of branches committed
system.cpu01.commit.fp_insts                  5228593                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 4367299                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              10373                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        42144      0.58%      0.58% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1813844     24.91%     25.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           296      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      2117610     29.09%     54.58% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp       114677      1.58%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       737818     10.13%     66.29% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       1986707     27.29%     93.70% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       458445      6.30%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         7280541                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              507418                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   24634352                       # The number of ROB reads
system.cpu01.rob.rob_writes                  14815251                       # The number of ROB writes
system.cpu01.timesIdled                          9361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                        248640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                    2505478                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   7238401                       # Number of Instructions Simulated
system.cpu01.committedOps                     7238401                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.489701                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.489701                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.401655                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.401655                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                8442065                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1446694                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 6272052                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                4680224                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  4637                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   33                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          307565                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          59.880253                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1445474                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          307629                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            4.698757                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1657055826                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    59.880253                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.935629                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.935629                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5209743                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5209743                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      1216274                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1216274                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       222078                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       222078                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           11                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1438352                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1438352                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1438352                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1438352                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       774143                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       774143                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       236351                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       236351                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data      1010494                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1010494                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data      1010494                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1010494                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data 114866478135                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total 114866478135                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data  52159251685                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total  52159251685                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        52245                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        52245                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        40635                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        40635                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data 167025729820                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total 167025729820                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data 167025729820                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total 167025729820                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      1990417                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1990417                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       458429                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       458429                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      2448846                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2448846                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      2448846                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2448846                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.388935                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.388935                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.515567                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.515567                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.412641                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.412641                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.412641                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.412641                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 148378.888829                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 148378.888829                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 220685.555318                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 220685.555318                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  7463.571429                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  7463.571429                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10158.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10158.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 165291.164341                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 165291.164341                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 165291.164341                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 165291.164341                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      8883246                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          235398                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    37.737135                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       205757                       # number of writebacks
system.cpu01.dcache.writebacks::total          205757                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       518934                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       518934                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data       176114                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total       176114                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       695048                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       695048                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       695048                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       695048                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       255209                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       255209                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        60237                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        60237                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       315446                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       315446                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       315446                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       315446                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data  51415672158                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total  51415672158                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data  14921255961                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total  14921255961                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        39474                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        39474                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data  66336928119                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total  66336928119                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data  66336928119                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total  66336928119                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.128219                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.128219                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.131399                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.131399                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.128814                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.128814                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.128814                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.128814                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 201464.964629                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 201464.964629                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 247709.148215                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 247709.148215                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8997.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8997.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 210295.670635                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 210295.670635                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 210295.670635                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 210295.670635                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3880                       # number of replacements
system.cpu01.icache.tags.tagsinuse         465.074415                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            604205                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4392                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          137.569444                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle      6402138291                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   465.074415                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.908348                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.908348                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1222724                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1222724                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       604205                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        604205                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       604205                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         604205                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       604205                       # number of overall hits
system.cpu01.icache.overall_hits::total        604205                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         4961                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         4961                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         4961                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         4961                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         4961                       # number of overall misses
system.cpu01.icache.overall_misses::total         4961                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst    610821787                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total    610821787                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst    610821787                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total    610821787                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst    610821787                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total    610821787                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       609166                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       609166                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       609166                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       609166                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       609166                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       609166                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.008144                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008144                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.008144                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008144                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.008144                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008144                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 123124.730296                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 123124.730296                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 123124.730296                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 123124.730296                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 123124.730296                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 123124.730296                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3880                       # number of writebacks
system.cpu01.icache.writebacks::total            3880                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          569                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          569                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          569                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          569                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          569                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          569                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         4392                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         4392                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         4392                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         4392                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         4392                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         4392                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst    526006093                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total    526006093                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst    526006093                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total    526006093                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst    526006093                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total    526006093                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.007210                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.007210                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.007210                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.007210                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.007210                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.007210                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 119764.593124                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 119764.593124                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 119764.593124                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 119764.593124                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 119764.593124                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 119764.593124                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                319955                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          286193                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            3413                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             209382                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                159414                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           76.135484                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 12121                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5587996                       # DTB read hits
system.cpu02.dtb.read_misses                     4091                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5592087                       # DTB read accesses
system.cpu02.dtb.write_hits                    461440                       # DTB write hits
system.cpu02.dtb.write_misses                    1171                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                462611                       # DTB write accesses
system.cpu02.dtb.data_hits                    6049436                       # DTB hits
system.cpu02.dtb.data_misses                     5262                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                6054698                       # DTB accesses
system.cpu02.itb.fetch_hits                    614366                       # ITB hits
system.cpu02.itb.fetch_misses                      91                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                614457                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                       18213291                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           115275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      7626485                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    319955                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           171535                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    17918358                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  9125                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                505                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         4903                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles         2119                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                  614366                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 926                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         18045732                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.422620                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.664993                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               16764304     92.90%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  88800      0.49%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  98910      0.55%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  93936      0.52%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 117698      0.65%     95.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  78251      0.43%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  77346      0.43%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  79962      0.44%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 646525      3.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           18045732                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.017567                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.418732                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 271488                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            16826865                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  435640                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              507470                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 4259                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              19596                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 313                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              7497575                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1360                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 4259                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 439615                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles              11715651                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles       375099                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  710675                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             4800423                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              7470058                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                2350                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              1471341                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              2722508                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents              1001736                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           6215027                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11360075                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        5051396                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         6308676                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             6096454                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 118573                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts             4518                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts         4552                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3160483                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            2044244                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            474162                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           46926                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38182                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  7405903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              4469                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                10921019                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            4629                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        140530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        96632                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          309                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     18045732                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.605186                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.432627                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          14233784     78.88%     78.88% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           1243821      6.89%     85.77% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            683644      3.79%     89.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            380051      2.11%     91.66% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            916267      5.08%     96.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            276820      1.53%     98.27% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            146771      0.81%     99.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             76629      0.42%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             87945      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      18045732                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  5848      0.59%      0.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               56083      5.65%      6.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult              90438      9.11%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                  11      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     15.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               831585     83.77%     99.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                8792      0.89%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1878602     17.20%     17.20% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                163      0.00%     17.20% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     17.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           2124556     19.45%     36.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp            114754      1.05%     37.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     37.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           737133      6.75%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9038      0.08%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.54% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5593972     51.22%     95.76% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            462797      4.24%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             10921019                       # Type of FU issued
system.cpu02.iq.rate                         0.599618                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                    992757                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.090903                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         23584128                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2211954                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2092209                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          17301028                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          5339146                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      5248456                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2835515                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               9078257                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          14086                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        43659                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        15276                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          849                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      3679049                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 4259                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               7124392                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles             3704397                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           7453721                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             843                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             2044244                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             474162                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts             4454                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents               119080                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents             3473438                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          203                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1805                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect         1593                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               3398                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            10916668                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5592087                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            4351                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       43349                       # number of nop insts executed
system.cpu02.iew.exec_refs                    6054698                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 300184                       # Number of branches executed
system.cpu02.iew.exec_stores                   462611                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.599379                       # Inst execution rate
system.cpu02.iew.wb_sent                      7347062                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     7340665                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 5190179                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 6389098                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.403039                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.812349                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        140514                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          4160                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            3110                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     18023049                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.405676                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.542273                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     16392702     90.95%     90.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       349066      1.94%     92.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       243929      1.35%     94.24% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       170192      0.94%     95.19% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       113807      0.63%     95.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        91497      0.51%     96.33% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        82661      0.46%     96.79% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        78218      0.43%     97.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       500977      2.78%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     18023049                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            7311521                       # Number of instructions committed
system.cpu02.commit.committedOps              7311521                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      2459471                       # Number of memory references committed
system.cpu02.commit.loads                     2000585                       # Number of loads committed
system.cpu02.commit.membars                        11                       # Number of memory barriers committed
system.cpu02.commit.branches                   290335                       # Number of branches committed
system.cpu02.commit.fp_insts                  5232852                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 4398749                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              10032                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        41683      0.57%      0.57% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1832322     25.06%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           161      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       2000596     27.36%     93.72% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       458887      6.28%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         7311521                       # Class of committed instruction
system.cpu02.commit.bw_lim_events              500977                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   24961393                       # The number of ROB reads
system.cpu02.rob.rob_writes                  14924220                       # The number of ROB writes
system.cpu02.timesIdled                          7299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                        167559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    2306357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   7269842                       # Number of Instructions Simulated
system.cpu02.committedOps                     7269842                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.505321                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.505321                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.399150                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.399150                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                8544341                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1471885                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 6275104                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                4688774                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  4557                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          314264                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          59.890372                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1453046                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          314325                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            4.622750                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1657171926                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    59.890372                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.935787                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.935787                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         5255044                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        5255044                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      1223682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1223682                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       223968                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       223968                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           13                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           11                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1447650                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1447650                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1447650                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1447650                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       785713                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       785713                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data       234904                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       234904                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            3                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data      1020617                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1020617                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data      1020617                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1020617                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data 118532097630                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total 118532097630                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data  53149430379                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total  53149430379                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        22059                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        22059                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data 171681528009                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total 171681528009                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data 171681528009                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total 171681528009                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2009395                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2009395                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       458872                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       458872                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      2468267                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      2468267                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      2468267                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      2468267                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.391020                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.391020                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.511916                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.511916                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.413495                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.413495                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.413495                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.413495                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 150859.280208                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 150859.280208                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 226260.218553                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 226260.218553                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         8127                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         7353                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         7353                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 168213.470880                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 168213.470880                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 168213.470880                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 168213.470880                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      8956016                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          240311                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    37.268440                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     4.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       210822                       # number of writebacks
system.cpu02.dcache.writebacks::total          210822                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       524597                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       524597                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data       174304                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total       174304                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       698901                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       698901                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       698901                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       698901                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       261116                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       261116                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        60600                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        60600                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       321716                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       321716                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       321716                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       321716                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data  52246095984                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total  52246095984                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data  15096901720                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total  15096901720                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data  67342997704                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total  67342997704                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data  67342997704                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total  67342997704                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.129948                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.129948                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.132063                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.132063                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.130341                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.130341                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.130341                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.130341                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 200087.685105                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 200087.685105                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 249123.790759                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 249123.790759                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         6192                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         6192                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 209324.365913                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 209324.365913                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 209324.365913                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 209324.365913                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            3349                       # number of replacements
system.cpu02.icache.tags.tagsinuse         465.789582                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            610040                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            3861                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          158.000518                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle      6399810486                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   465.789582                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.909745                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.909745                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1232559                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1232559                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       610040                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        610040                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       610040                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         610040                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       610040                       # number of overall hits
system.cpu02.icache.overall_hits::total        610040                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         4309                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         4309                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         4309                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         4309                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         4309                       # number of overall misses
system.cpu02.icache.overall_misses::total         4309                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst    407855755                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total    407855755                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst    407855755                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total    407855755                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst    407855755                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total    407855755                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       614349                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       614349                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       614349                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       614349                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       614349                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       614349                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.007014                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.007014                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.007014                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.007014                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.007014                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.007014                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 94652.066605                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 94652.066605                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 94652.066605                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 94652.066605                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 94652.066605                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 94652.066605                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     3.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         3349                       # number of writebacks
system.cpu02.icache.writebacks::total            3349                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          448                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          448                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          448                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          448                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         3861                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         3861                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         3861                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         3861                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         3861                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         3861                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst    352581706                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total    352581706                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst    352581706                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total    352581706                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst    352581706                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total    352581706                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006285                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006285                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006285                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006285                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006285                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006285                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 91318.753173                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 91318.753173                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 91318.753173                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 91318.753173                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 91318.753173                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 91318.753173                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                319536                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          285914                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            3357                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             203245                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                159152                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           78.305493                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 12021                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5587005                       # DTB read hits
system.cpu03.dtb.read_misses                     4218                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5591223                       # DTB read accesses
system.cpu03.dtb.write_hits                    461174                       # DTB write hits
system.cpu03.dtb.write_misses                    1168                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                462342                       # DTB write accesses
system.cpu03.dtb.data_hits                    6048179                       # DTB hits
system.cpu03.dtb.data_misses                     5386                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                6053565                       # DTB accesses
system.cpu03.itb.fetch_hits                    613659                       # ITB hits
system.cpu03.itb.fetch_misses                      95                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                613754                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                       18108534                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           118981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      7620450                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    319536                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           171173                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    17798697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  9023                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.TlbCycles                       30                       # Number of cycles fetch has spent waiting for tlb
system.cpu03.fetch.MiscStallCycles                751                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         4943                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles         2138                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                  613659                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 933                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu03.fetch.rateDist::samples         17930061                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.425010                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.669709                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               16650234     92.86%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  90026      0.50%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  95725      0.53%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  95047      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 117560      0.66%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  79484      0.44%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  74321      0.41%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  81065      0.45%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 646599      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           17930061                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.017646                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.420821                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 276405                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            16707175                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  436595                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              505666                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 4210                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              19599                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 314                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              7492577                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1337                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 4210                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 443174                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles              11502579                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles       396559                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  711263                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             4872266                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              7465912                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                2265                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              1476533                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              2761939                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents              1035423                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           6210697                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11353136                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        5049262                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         6303871                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             6096850                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 113847                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts             4495                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts         4520                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3156592                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            2043130                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            474174                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           45838                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          37980                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  7403360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              4454                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                10919195                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            4563                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        137409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        94932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          261                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     17930061                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.608988                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.437021                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          14127898     78.79%     78.79% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           1232258      6.87%     85.67% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            686709      3.83%     89.50% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            369428      2.06%     91.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            925457      5.16%     96.72% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            277545      1.55%     98.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            146766      0.82%     99.09% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             76914      0.43%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             87086      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      17930061                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5155      0.52%      0.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               55720      5.61%      6.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult              90548      9.12%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   3      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     15.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               832386     83.84%     99.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                9045      0.91%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1878528     17.20%     17.20% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                163      0.00%     17.21% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     17.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           2124410     19.46%     36.66% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp            114758      1.05%     37.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     37.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           736843      6.75%     44.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9040      0.08%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.54% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5592923     51.22%     95.76% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            462526      4.24%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             10919195                       # Type of FU issued
system.cpu03.iq.rate                         0.602986                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                    992857                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.090928                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23415967                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2211550                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2092160                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          17349904                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          5333874                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      5246646                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2806599                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               9105449                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          14050                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        42446                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        15253                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          850                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      3679096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 4210                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               6999669                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles             3600957                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           7451083                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             833                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             2043130                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             474174                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts             4439                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents               117422                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents             3371070                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          203                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1787                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect         1548                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               3335                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            10914695                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5591225                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            4500                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       43269                       # number of nop insts executed
system.cpu03.iew.exec_refs                    6053567                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 300085                       # Number of branches executed
system.cpu03.iew.exec_stores                   462342                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.602738                       # Inst execution rate
system.cpu03.iew.wb_sent                      7345055                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     7338806                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 5171823                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 6358135                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.405268                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.813418                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        136622                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          4193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            3056                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     17907603                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.408321                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.549849                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     16286951     90.95%     90.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       341710      1.91%     92.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       242524      1.35%     94.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       171796      0.96%     95.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       107059      0.60%     95.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        94422      0.53%     96.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        80672      0.45%     96.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        74225      0.41%     97.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       508244      2.84%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     17907603                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            7312051                       # Number of instructions committed
system.cpu03.commit.committedOps              7312051                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      2459605                       # Number of memory references committed
system.cpu03.commit.loads                     2000684                       # Number of loads committed
system.cpu03.commit.membars                        11                       # Number of memory barriers committed
system.cpu03.commit.branches                   290500                       # Number of branches committed
system.cpu03.commit.fp_insts                  5232854                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 4399246                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              10098                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        41650      0.57%      0.57% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1832751     25.06%     25.63% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           161      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       2000695     27.36%     93.72% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       458922      6.28%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         7312051                       # Class of committed instruction
system.cpu03.commit.bw_lim_events              508244                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   24835318                       # The number of ROB reads
system.cpu03.rob.rob_writes                  14917107                       # The number of ROB writes
system.cpu03.timesIdled                          7620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                        178473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    2410521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   7270405                       # Number of Instructions Simulated
system.cpu03.committedOps                     7270405                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.490719                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.490719                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.401491                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.401491                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                8542555                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1471872                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 6273528                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                4686866                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  7584                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          309795                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          59.722492                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1454131                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          309857                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            4.692910                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1656470682                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    59.722492                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.933164                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.933164                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5250788                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5250788                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1224978                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1224978                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       221656                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       221656                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           13                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           11                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1446634                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1446634                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1446634                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1446634                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       783223                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       783223                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data       237251                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       237251                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data      1020474                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1020474                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data      1020474                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1020474                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data 117601369209                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total 117601369209                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data  53315336512                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total  53315336512                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        25542                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        25542                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        22059                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        22059                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data 170916705721                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total 170916705721                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data 170916705721                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total 170916705721                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      2008201                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2008201                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       458907                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       458907                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      2467108                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2467108                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      2467108                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2467108                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.390012                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.390012                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.516991                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.516991                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.413632                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.413632                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.413632                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.413632                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 150150.556366                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 150150.556366                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 224721.229887                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 224721.229887                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         8514                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         8514                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         7353                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         7353                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 167487.565309                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 167487.565309                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 167487.565309                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 167487.565309                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      8879395                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          237326                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    37.414337                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    15.500000                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       208074                       # number of writebacks
system.cpu03.dcache.writebacks::total          208074                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       523783                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       523783                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data       176342                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total       176342                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       700125                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       700125                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       700125                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       700125                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       259440                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       259440                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        60909                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        60909                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       320349                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       320349                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       320349                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       320349                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data  51773537637                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total  51773537637                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data  15069760749                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total  15069760749                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data  66843298386                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total  66843298386                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data  66843298386                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total  66843298386                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.129190                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.129190                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.132726                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.132726                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.129848                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.129848                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.129848                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.129848                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 199558.809887                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 199558.809887                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 247414.351721                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 247414.351721                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         7353                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7353                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         6192                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         6192                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 208657.740108                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 208657.740108                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 208657.740108                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 208657.740108                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3349                       # number of replacements
system.cpu03.icache.tags.tagsinuse         465.717027                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            609322                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            3861                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          157.814556                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle      6400137888                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   465.717027                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.909604                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.909604                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1231133                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1231133                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       609322                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        609322                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       609322                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         609322                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       609322                       # number of overall hits
system.cpu03.icache.overall_hits::total        609322                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         4314                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4314                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         4314                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4314                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         4314                       # number of overall misses
system.cpu03.icache.overall_misses::total         4314                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst    425648079                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total    425648079                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst    425648079                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total    425648079                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst    425648079                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total    425648079                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       613636                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       613636                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       613636                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       613636                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       613636                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       613636                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.007030                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.007030                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.007030                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.007030                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.007030                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.007030                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 98666.684979                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 98666.684979                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 98666.684979                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 98666.684979                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 98666.684979                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 98666.684979                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         3349                       # number of writebacks
system.cpu03.icache.writebacks::total            3349                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          453                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          453                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          453                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         3861                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         3861                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         3861                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         3861                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         3861                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         3861                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst    368625564                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total    368625564                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst    368625564                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total    368625564                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst    368625564                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total    368625564                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006292                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006292                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006292                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006292                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006292                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006292                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 95474.116550                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 95474.116550                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 95474.116550                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 95474.116550                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 95474.116550                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 95474.116550                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                317709                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          284259                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            3468                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             192937                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                157189                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           81.471672                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 12003                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    5542296                       # DTB read hits
system.cpu04.dtb.read_misses                     2707                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                5545003                       # DTB read accesses
system.cpu04.dtb.write_hits                    460744                       # DTB write hits
system.cpu04.dtb.write_misses                     472                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                461216                       # DTB write accesses
system.cpu04.dtb.data_hits                    6003040                       # DTB hits
system.cpu04.dtb.data_misses                     3179                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                6006219                       # DTB accesses
system.cpu04.itb.fetch_hits                    611021                       # ITB hits
system.cpu04.itb.fetch_misses                      86                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                611107                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                       18034387                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           150736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      7601609                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    317709                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           169192                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    17662486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  8753                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                       21                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.MiscStallCycles                772                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         5874                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles         1351                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                  611021                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 912                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu04.fetch.rateDist::samples         17825626                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.426443                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.673779                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               16551583     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  90768      0.51%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  94435      0.53%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  93450      0.52%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 114306      0.64%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  77804      0.44%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  75122      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80619      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 647539      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           17825626                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.017617                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.421506                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 274650                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            16606143                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  445039                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              495698                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 4086                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              19651                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 304                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              7478055                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1273                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 4086                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 439907                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles              11331105                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles       469623                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  710172                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             4870723                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              7452505                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                2426                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              1430705                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              2776362                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents              1022805                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           6208446                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11346418                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        5029809                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         6316606                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             6101467                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 106979                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts             4519                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts         4523                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3103555                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            2032861                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            470438                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           45999                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          37715                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  7388648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              4481                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                10870150                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5155                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        123376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        87593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          317                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     17825626                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.609805                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.443147                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          14062271     78.89%     78.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           1208663      6.78%     85.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            682274      3.83%     89.50% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            365061      2.05%     91.54% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            914653      5.13%     96.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            273783      1.54%     98.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            148704      0.83%     99.05% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             79731      0.45%     99.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             90486      0.51%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      17825626                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5781      0.59%      0.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               55582      5.62%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult              90883      9.20%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   3      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               826074     83.60%     99.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                9845      1.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1870666     17.21%     17.21% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                165      0.00%     17.21% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     17.21% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           2126945     19.57%     36.78% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp            114748      1.06%     37.83% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     37.83% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           740498      6.81%     44.65% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9035      0.08%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.73% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5546679     51.03%     95.76% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            461410      4.24%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             10870150                       # Type of FU issued
system.cpu04.iq.rate                         0.602746                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                    988168                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.090907                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23300111                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2191253                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2077273                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          17259138                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          5325460                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      5252525                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2801611                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               9056703                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          14101                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        37444                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores        12029                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      3639375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 4086                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               7329218                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles             3070809                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           7436216                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts            1196                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             2032861                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             470438                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts             4467                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents               118437                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents             2837820                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1797                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect         1695                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               3492                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            10866081                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5545009                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            4069                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       43087                       # number of nop insts executed
system.cpu04.iew.exec_refs                    6006225                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 298400                       # Number of branches executed
system.cpu04.iew.exec_stores                   461216                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.602520                       # Inst execution rate
system.cpu04.iew.wb_sent                      7334025                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     7329798                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 5179963                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 6368541                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.406435                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.813367                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        123429                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          4164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            3178                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     17805212                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.410634                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.552341                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     16173187     90.83%     90.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       357219      2.01%     92.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       239011      1.34%     94.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       168182      0.94%     95.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       114775      0.64%     95.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        92360      0.52%     96.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        81002      0.45%     96.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        71080      0.40%     97.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       508396      2.86%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     17805212                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            7311427                       # Number of instructions committed
system.cpu04.commit.committedOps              7311427                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      2453826                       # Number of memory references committed
system.cpu04.commit.loads                     1995417                       # Number of loads committed
system.cpu04.commit.membars                        11                       # Number of memory barriers committed
system.cpu04.commit.branches                   289299                       # Number of branches committed
system.cpu04.commit.fp_insts                  5241430                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 4390637                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              10045                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        41678      0.57%      0.57% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1829869     25.03%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           161      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      2123372     29.04%     54.64% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       738833     10.11%     66.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9000      0.12%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       1995428     27.29%     93.73% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       458409      6.27%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         7311427                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              508396                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   24722117                       # The number of ROB reads
system.cpu04.rob.rob_writes                  14887704                       # The number of ROB writes
system.cpu04.timesIdled                          8816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                        208761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    2491637                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   7269753                       # Number of Instructions Simulated
system.cpu04.committedOps                     7269753                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.480743                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.480743                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.403105                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.403105                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                8487886                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1463089                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 6286639                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                4694241                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  5143                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          307002                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          59.733667                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1461130                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          307064                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.758389                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1657070919                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    59.733667                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.933339                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.933339                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         5229060                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        5229060                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1232696                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1232696                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       220909                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       220909                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           12                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           10                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1453605                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1453605                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1453605                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1453605                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       767510                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       767510                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       237488                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       237488                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data      1004998                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1004998                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data      1004998                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1004998                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data 114381947556                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total 114381947556                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data  52230157428                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total  52230157428                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        15093                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data 166612104984                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total 166612104984                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data 166612104984                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total 166612104984                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      2000206                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2000206                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       458397                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       458397                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2458603                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2458603                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2458603                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2458603                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.383715                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.383715                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.518084                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.518084                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.408768                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.408768                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.408768                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.408768                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 149029.911735                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 149029.911735                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 219927.564458                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 219927.564458                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 165783.518956                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 165783.518956                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 165783.518956                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 165783.518956                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      8778585                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          232389                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    37.775390                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       207585                       # number of writebacks
system.cpu04.dcache.writebacks::total          207585                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       512925                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       512925                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data       176479                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total       176479                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       689404                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       689404                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       689404                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       689404                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       254585                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       254585                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        61009                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        61009                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       315594                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       315594                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       315594                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       315594                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data  50919160059                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total  50919160059                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data  15115701300                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total  15115701300                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data  66034861359                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total  66034861359                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data  66034861359                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total  66034861359                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.127279                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.127279                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.133092                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.133092                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.128363                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.128363                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.128363                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.128363                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 200008.484628                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 200008.484628                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 247761.826944                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 247761.826944                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 209239.913810                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 209239.913810                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 209239.913810                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 209239.913810                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3912                       # number of replacements
system.cpu04.icache.tags.tagsinuse         464.365484                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            606181                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            4424                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          137.021022                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle      6403132107                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   464.365484                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.906964                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.906964                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1226444                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1226444                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       606181                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        606181                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       606181                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         606181                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       606181                       # number of overall hits
system.cpu04.icache.overall_hits::total        606181                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         4829                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4829                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         4829                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4829                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         4829                       # number of overall misses
system.cpu04.icache.overall_misses::total         4829                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst    485878457                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total    485878457                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst    485878457                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total    485878457                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst    485878457                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total    485878457                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       611010                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       611010                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       611010                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       611010                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       611010                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       611010                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.007903                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.007903                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.007903                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.007903                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.007903                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.007903                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 100616.785463                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 100616.785463                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 100616.785463                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 100616.785463                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 100616.785463                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 100616.785463                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3912                       # number of writebacks
system.cpu04.icache.writebacks::total            3912                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          405                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          405                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          405                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          405                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          405                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         4424                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         4424                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         4424                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         4424                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         4424                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         4424                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst    438369176                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total    438369176                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst    438369176                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total    438369176                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst    438369176                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total    438369176                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.007240                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.007240                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.007240                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.007240                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.007240                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.007240                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 99088.873418                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 99088.873418                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 99088.873418                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 99088.873418                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 99088.873418                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 99088.873418                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                323610                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          289757                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            3471                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             212940                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                159187                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           74.756739                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 12206                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5561579                       # DTB read hits
system.cpu05.dtb.read_misses                     5731                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5567310                       # DTB read accesses
system.cpu05.dtb.write_hits                    461199                       # DTB write hits
system.cpu05.dtb.write_misses                     658                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                461857                       # DTB write accesses
system.cpu05.dtb.data_hits                    6022778                       # DTB hits
system.cpu05.dtb.data_misses                     6389                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                6029167                       # DTB accesses
system.cpu05.itb.fetch_hits                    614462                       # ITB hits
system.cpu05.itb.fetch_misses                      98                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                614560                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                       18146436                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           122947                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      7626803                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    323610                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           171393                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    17848630                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  9299                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                      452                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                491                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         6524                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles         1808                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                  614462                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 871                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples         17985511                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.424053                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.668296                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               16705250     92.88%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  90105      0.50%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  96876      0.54%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  94123      0.52%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 114583      0.64%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  81021      0.45%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  74977      0.42%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  81330      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 647246      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           17985511                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.017833                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.420292                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 266493                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            16772780                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  440150                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              501734                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 4344                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              19432                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 317                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              7487088                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1266                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 4344                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 432372                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles              11537752                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles       410414                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  710617                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             4890002                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              7458591                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                2101                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              1459356                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              2809300                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents               988144                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           6201034                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11336784                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        5033747                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         6303034                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             6082122                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 118912                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts             4540                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts         4555                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3136176                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            2039408                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            475204                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           45870                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          40473                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  7397115                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              4499                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                10890756                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5951                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        145445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       101173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          326                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     17985511                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.605529                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.433065                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          14177340     78.83%     78.83% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           1252748      6.97%     85.79% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            683227      3.80%     89.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            368541      2.05%     91.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            916781      5.10%     96.74% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            275355      1.53%     98.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            145372      0.81%     99.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             79376      0.44%     99.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             86771      0.48%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      17985511                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  4715      0.48%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               55663      5.63%      6.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      6.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      6.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult              90014      9.10%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                  41      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               828313     83.75%     98.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite               10336      1.05%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1873298     17.20%     17.20% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                163      0.00%     17.20% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     17.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           2126316     19.52%     36.73% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp            114758      1.05%     37.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     37.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           736172      6.76%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              9041      0.08%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.62% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5568977     51.13%     95.76% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            462027      4.24%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             10890756                       # Type of FU issued
system.cpu05.iq.rate                         0.600160                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                    989082                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.090818                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         23508875                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2207901                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2081415                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          17253181                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          5339353                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      5246932                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2827380                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               9052454                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          14006                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        45661                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores        16399                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      3660178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 4344                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               7311036                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles             3330845                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           7444426                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             782                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             2039408                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             475204                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts             4485                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents               128953                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents             3085970                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          197                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1859                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect         1614                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               3473                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            10886662                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5567322                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            4094                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       42812                       # number of nop insts executed
system.cpu05.iew.exec_refs                    6029179                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 302220                       # Number of branches executed
system.cpu05.iew.exec_stores                   461857                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.599934                       # Inst execution rate
system.cpu05.iew.wb_sent                      7335526                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     7328347                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 5178867                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 6369127                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.403845                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.813120                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        145258                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          4173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            3166                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     17961822                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.406276                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.546240                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     16344388     91.00%     91.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       339295      1.89%     92.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       244625      1.36%     94.25% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       173054      0.96%     95.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       104906      0.58%     95.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        91977      0.51%     96.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        81237      0.45%     96.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        75904      0.42%     97.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       506436      2.82%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     17961822                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            7297454                       # Number of instructions committed
system.cpu05.commit.committedOps              7297454                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      2452552                       # Number of memory references committed
system.cpu05.commit.loads                     1993747                       # Number of loads committed
system.cpu05.commit.membars                        11                       # Number of memory barriers committed
system.cpu05.commit.branches                   291567                       # Number of branches committed
system.cpu05.commit.fp_insts                  5233253                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 4386373                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              10029                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        41289      0.57%      0.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1824591     25.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      2121080     29.07%     54.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       1993758     27.32%     93.71% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       458805      6.29%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         7297454                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              506436                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   24884825                       # The number of ROB reads
system.cpu05.rob.rob_writes                  14906489                       # The number of ROB writes
system.cpu05.timesIdled                          7544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                        160925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    2378675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   7256169                       # Number of Instructions Simulated
system.cpu05.committedOps                     7256169                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.500829                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.500829                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.399867                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.399867                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                8506345                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1461279                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 6270491                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                4684722                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  5531                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          310900                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.680795                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1449816                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          310962                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.662357                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1656378963                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.680795                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.932512                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.932512                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         5236678                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        5236678                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1223435                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1223435                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       217531                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       217531                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           12                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           10                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1440966                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1440966                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1440966                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1440966                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       778073                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       778073                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data       241262                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       241262                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            2                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data      1019335                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1019335                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data      1019335                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1019335                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data 115873307784                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total 115873307784                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data  53138147161                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total  53138147161                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        15093                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        17415                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data 169011454945                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total 169011454945                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data 169011454945                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total 169011454945                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2001508                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2001508                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       458793                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       458793                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      2460301                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      2460301                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      2460301                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      2460301                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.388743                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.388743                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.525862                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.525862                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.414313                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.414313                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.414313                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.414313                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 148923.440068                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 148923.440068                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 220250.794410                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 220250.794410                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  8707.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  8707.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 165805.603599                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 165805.603599                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 165805.603599                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 165805.603599                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      8946983                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          238511                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    37.511825                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       208161                       # number of writebacks
system.cpu05.dcache.writebacks::total          208161                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       519874                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       519874                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data       179015                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total       179015                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       698889                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       698889                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       698889                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       698889                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       258199                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       258199                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        62247                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        62247                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            2                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       320446                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       320446                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       320446                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       320446                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data  51788295108                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total  51788295108                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data  15318050108                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total  15318050108                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data  67106345216                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total  67106345216                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data  67106345216                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total  67106345216                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.129002                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.129002                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.135676                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.135676                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.130247                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.130247                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.130247                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.130247                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 200575.118835                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 200575.118835                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 246084.953620                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 246084.953620                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  7546.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  7546.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 209415.456008                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 209415.456008                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 209415.456008                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 209415.456008                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3453                       # number of replacements
system.cpu05.icache.tags.tagsinuse         463.822083                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            610098                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3965                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          153.870870                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle      9661087350                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   463.822083                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.905903                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.905903                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          200                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1232855                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1232855                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       610098                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        610098                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       610098                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         610098                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       610098                       # number of overall hits
system.cpu05.icache.overall_hits::total        610098                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         4347                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4347                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         4347                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4347                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         4347                       # number of overall misses
system.cpu05.icache.overall_misses::total         4347                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst    399764755                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total    399764755                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst    399764755                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total    399764755                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst    399764755                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total    399764755                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       614445                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       614445                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       614445                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       614445                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       614445                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       614445                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007075                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007075                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007075                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007075                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007075                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007075                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 91963.366690                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 91963.366690                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 91963.366690                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 91963.366690                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 91963.366690                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 91963.366690                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3453                       # number of writebacks
system.cpu05.icache.writebacks::total            3453                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          382                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          382                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          382                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          382                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          382                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          382                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         3965                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         3965                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         3965                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         3965                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         3965                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         3965                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst    355281040                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total    355281040                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst    355281040                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total    355281040                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst    355281040                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total    355281040                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.006453                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.006453                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.006453                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.006453                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.006453                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.006453                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 89604.297604                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 89604.297604                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 89604.297604                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 89604.297604                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 89604.297604                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 89604.297604                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                333155                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          297552                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            3656                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             232675                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                164908                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           70.874825                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 12505                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5607922                       # DTB read hits
system.cpu06.dtb.read_misses                     8218                       # DTB read misses
system.cpu06.dtb.read_acv                           5                       # DTB read access violations
system.cpu06.dtb.read_accesses                5616140                       # DTB read accesses
system.cpu06.dtb.write_hits                    462732                       # DTB write hits
system.cpu06.dtb.write_misses                    1069                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                463801                       # DTB write accesses
system.cpu06.dtb.data_hits                    6070654                       # DTB hits
system.cpu06.dtb.data_misses                     9287                       # DTB misses
system.cpu06.dtb.data_acv                           5                       # DTB access violations
system.cpu06.dtb.data_accesses                6079941                       # DTB accesses
system.cpu06.itb.fetch_hits                    624900                       # ITB hits
system.cpu06.itb.fetch_misses                      93                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                624993                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                       18218610                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           109075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      7722960                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    333155                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           177413                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    17896835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 10369                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                730                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         4560                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles         1930                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                  624900                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 923                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         18018324                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.428617                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.675785                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               16718896     92.79%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  92227      0.51%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 100601      0.56%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  94699      0.53%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 117411      0.65%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  80606      0.45%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  77843      0.43%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  82626      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 653415      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           18018324                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.018287                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.423905                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 268449                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            16792339                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  444189                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              508435                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 4902                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              20425                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 291                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              7565904                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1089                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 4902                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 437887                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles              11717775                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles       334305                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  718276                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             4805169                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              7533708                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                1854                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              1452850                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              2736183                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents               987865                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           6254249                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11438399                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        5126148                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         6312248                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             6112285                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 141964                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts             4512                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts         4535                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3172468                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            2065068                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            482091                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           46179                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          39796                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  7469276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              4461                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                10976882                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            4753                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        177917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       123529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          460                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     18018324                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.609207                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.438257                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          14190447     78.76%     78.76% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           1249526      6.93%     85.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            685295      3.80%     89.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            383003      2.13%     91.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            917962      5.09%     96.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            276766      1.54%     98.25% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            146162      0.81%     99.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             78197      0.43%     99.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             90966      0.50%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      18018324                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  6038      0.61%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               55826      5.61%      6.22% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult              90048      9.05%     15.27% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                  18      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     15.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               833485     83.80%     99.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                9172      0.92%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1907154     17.37%     17.37% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                172      0.00%     17.38% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     17.38% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           2130389     19.41%     36.78% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp            114752      1.05%     37.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     37.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           733602      6.68%     44.51% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              9037      0.08%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5617829     51.18%     95.77% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            463943      4.23%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             10976882                       # Type of FU issued
system.cpu06.iq.rate                         0.602509                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                    994587                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.090607                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23646367                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2276621                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2127546                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          17325061                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          5375215                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      5257060                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2881275                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               9090190                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          13991                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        55130                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores        22198                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          842                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      3687411                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 4902                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               7171671                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles             3651777                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           7516625                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             962                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             2065068                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             482091                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts             4447                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents               124048                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents             3415987                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         2019                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect         1652                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               3671                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            10972794                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5616161                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            4088                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       42888                       # number of nop insts executed
system.cpu06.iew.exec_refs                    6079962                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 308783                       # Number of branches executed
system.cpu06.iew.exec_stores                   463801                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.602285                       # Inst execution rate
system.cpu06.iew.wb_sent                      7394990                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     7384606                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 5213434                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 6423568                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.405333                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.811610                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        177186                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          4001                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            3374                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     17990959                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.407826                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.546452                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     16355387     90.91%     90.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       350787      1.95%     92.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       244862      1.36%     94.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       170088      0.95%     95.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       112515      0.63%     95.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        92595      0.51%     96.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        82878      0.46%     96.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        78671      0.44%     97.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       503176      2.80%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     17990959                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            7337183                       # Number of instructions committed
system.cpu06.commit.committedOps              7337183                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      2469831                       # Number of memory references committed
system.cpu06.commit.loads                     2009938                       # Number of loads committed
system.cpu06.commit.membars                        11                       # Number of memory barriers committed
system.cpu06.commit.branches                   295763                       # Number of branches committed
system.cpu06.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 4424686                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               9685                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        41367      0.56%      0.56% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1846589     25.17%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           161      0.00%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2009949     27.39%     93.73% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       459893      6.27%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         7337183                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              503176                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   24984212                       # The number of ROB reads
system.cpu06.rob.rob_writes                  15053830                       # The number of ROB writes
system.cpu06.timesIdled                          6672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                        200286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    2299973                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   7295820                       # Number of Instructions Simulated
system.cpu06.committedOps                     7295820                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.497130                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.497130                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.400460                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.400460                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                8608507                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1495575                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 6273029                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                4692385                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  6818                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          316126                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.575576                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1462486                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          316188                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.625368                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1656363870                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.575576                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.930868                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.930868                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         5286029                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        5286029                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1233906                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1233906                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       222338                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       222338                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           12                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           10                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1456244                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1456244                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1456244                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1456244                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       788048                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       788048                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data       237543                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       237543                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            2                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data      1025591                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1025591                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data      1025591                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1025591                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data 117479054376                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total 117479054376                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data  53202932628                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total  53202932628                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        15093                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        13932                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data 170681987004                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total 170681987004                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data 170681987004                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total 170681987004                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      2021954                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      2021954                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       459881                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       459881                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2481835                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2481835                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2481835                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2481835                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.389746                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.389746                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.516531                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.516531                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.413239                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.413239                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.413239                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.413239                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 149076.013613                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 149076.013613                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 223971.797224                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 223971.797224                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 166423.054613                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 166423.054613                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 166423.054613                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 166423.054613                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      8939235                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          241858                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    36.960675                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       212279                       # number of writebacks
system.cpu06.dcache.writebacks::total          212279                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       524151                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       524151                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data       175498                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total       175498                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       699649                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       699649                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       699649                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       699649                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       263897                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       263897                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        62045                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        62045                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       325942                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       325942                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       325942                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       325942                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data  52029995571                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total  52029995571                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data  15151779081                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total  15151779081                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data  67181774652                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total  67181774652                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data  67181774652                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total  67181774652                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.130516                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.130516                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.134915                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.134915                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.131331                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.131331                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.131331                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.131331                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 197160.238923                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 197160.238923                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 244206.287066                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 244206.287066                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 206115.734247                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 206115.734247                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 206115.734247                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 206115.734247                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3082                       # number of replacements
system.cpu06.icache.tags.tagsinuse         462.977655                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            620870                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            3594                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          172.751809                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle     15165593847                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   462.977655                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.904253                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.904253                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1253352                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1253352                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       620870                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        620870                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       620870                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         620870                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       620870                       # number of overall hits
system.cpu06.icache.overall_hits::total        620870                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         4009                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4009                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         4009                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4009                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         4009                       # number of overall misses
system.cpu06.icache.overall_misses::total         4009                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst    447445844                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total    447445844                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst    447445844                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total    447445844                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst    447445844                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total    447445844                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       624879                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       624879                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       624879                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       624879                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       624879                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       624879                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.006416                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.006416                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.006416                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.006416                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.006416                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.006416                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 111610.337740                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 111610.337740                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 111610.337740                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 111610.337740                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 111610.337740                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 111610.337740                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3082                       # number of writebacks
system.cpu06.icache.writebacks::total            3082                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          415                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          415                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          415                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          415                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          415                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          415                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         3594                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         3594                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         3594                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         3594                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         3594                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         3594                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst    394478702                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total    394478702                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst    394478702                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total    394478702                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst    394478702                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total    394478702                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.005752                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.005752                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.005752                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.005752                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.005752                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.005752                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 109760.351141                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 109760.351141                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 109760.351141                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 109760.351141                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 109760.351141                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 109760.351141                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                332611                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          297272                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            3596                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             238825                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                164525                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           68.889354                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 12381                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    5624763                       # DTB read hits
system.cpu07.dtb.read_misses                     8179                       # DTB read misses
system.cpu07.dtb.read_acv                           4                       # DTB read access violations
system.cpu07.dtb.read_accesses                5632942                       # DTB read accesses
system.cpu07.dtb.write_hits                    462578                       # DTB write hits
system.cpu07.dtb.write_misses                    1159                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                463737                       # DTB write accesses
system.cpu07.dtb.data_hits                    6087341                       # DTB hits
system.cpu07.dtb.data_misses                     9338                       # DTB misses
system.cpu07.dtb.data_acv                           4                       # DTB access violations
system.cpu07.dtb.data_accesses                6096679                       # DTB accesses
system.cpu07.itb.fetch_hits                    624018                       # ITB hits
system.cpu07.itb.fetch_misses                      94                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                624112                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                       18179323                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           108911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      7716019                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    332611                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           176906                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    17860197                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 10249                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.TlbCycles                       83                       # Number of cycles fetch has spent waiting for tlb
system.cpu07.fetch.MiscStallCycles                435                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         4278                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles         1802                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                  624018                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 924                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.ItlbSquashes                     3                       # Number of outstanding ITLB misses that were squashed
system.cpu07.fetch.rateDist::samples         17980840                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.429125                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.676744                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               16682162     92.78%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  93163      0.52%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  99781      0.55%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  94399      0.52%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 118252      0.66%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  80722      0.45%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  75889      0.42%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  83631      0.47%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 652841      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           17980840                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.018296                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.424439                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 268294                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            16756067                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  442446                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              509181                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 4842                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              20495                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 291                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              7561211                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1118                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 4842                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 436314                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles              11591487                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles       338915                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  717101                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             4892171                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              7530028                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                1959                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              1497787                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              2803841                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents              1009282                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           6251133                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11432549                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        5122787                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         6309759                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             6113569                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 137564                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts             4569                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts         4593                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3185415                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            2064136                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            481994                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           45952                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          38901                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  7467359                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              4521                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                10994438                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            4699                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        174241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       120014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          413                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     17980840                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.611453                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.438892                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          14150494     78.70%     78.70% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           1244645      6.92%     85.62% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            686771      3.82%     89.44% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            373653      2.08%     91.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            934869      5.20%     96.72% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            277714      1.54%     98.26% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            148562      0.83%     99.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             77182      0.43%     99.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             86950      0.48%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      17980840                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5057      0.51%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               55875      5.60%      6.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult              90355      9.06%     15.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   2      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     15.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               837012     83.90%     99.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                9308      0.93%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1907819     17.35%     17.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                172      0.00%     17.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     17.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           2130338     19.38%     36.73% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp            114752      1.04%     37.77% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     37.77% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           733882      6.68%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9037      0.08%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.53% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            5634541     51.25%     95.78% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            463893      4.22%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             10994438                       # Type of FU issued
system.cpu07.iq.rate                         0.604777                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                    997609                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.090738                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         23594640                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2274185                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2128154                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          17377384                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          5372129                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      5256514                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2873091                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               9118952                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          13963                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        53877                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores        21994                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      3705688                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 4842                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               7062924                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles             3615909                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           7514600                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts            1071                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             2064136                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             481994                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts             4507                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents               116236                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents             3386517                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         1986                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect         1582                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               3568                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            10989879                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             5632970                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            4559                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       42720                       # number of nop insts executed
system.cpu07.iew.exec_refs                    6096707                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 308869                       # Number of branches executed
system.cpu07.iew.exec_stores                   463737                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.604526                       # Inst execution rate
system.cpu07.iew.wb_sent                      7394977                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     7384668                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 5197917                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 6398729                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.406212                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.812336                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        173357                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          4108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            3314                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     17953712                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.408768                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.550337                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     16325656     90.93%     90.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       344802      1.92%     92.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       243243      1.35%     94.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       171202      0.95%     95.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       108963      0.61%     95.77% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        94281      0.53%     96.29% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        81948      0.46%     96.75% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        73880      0.41%     97.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       509737      2.84%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     17953712                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            7338895                       # Number of instructions committed
system.cpu07.commit.committedOps              7338895                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      2470259                       # Number of memory references committed
system.cpu07.commit.loads                     2010259                       # Number of loads committed
system.cpu07.commit.membars                        11                       # Number of memory barriers committed
system.cpu07.commit.branches                   296298                       # Number of branches committed
system.cpu07.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 4426291                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               9899                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        41260      0.56%      0.56% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1847980     25.18%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           161      0.00%     25.75% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     25.75% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       2010270     27.39%     93.73% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       460000      6.27%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         7338895                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              509737                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   24938495                       # The number of ROB reads
system.cpu07.rob.rob_writes                  15049118                       # The number of ROB writes
system.cpu07.timesIdled                          6929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                        198483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    2338256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   7297639                       # Number of Instructions Simulated
system.cpu07.committedOps                     7297639                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.491124                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.491124                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.401425                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.401425                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                8625388                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1496405                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 6272808                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                4691787                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  7890                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          312690                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.572538                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1463637                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          312752                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.679865                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1657257840                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.572538                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.930821                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.930821                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5282588                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5282588                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1235980                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1235980                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       219311                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       219311                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           12                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           11                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1455291                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1455291                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1455291                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1455291                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       785468                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       785468                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data       240677                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       240677                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            1                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data      1026145                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1026145                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data      1026145                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1026145                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data 117080089497                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total 117080089497                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data  53711058426                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total  53711058426                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        18576                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data         6966                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total         6966                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data 170791147923                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total 170791147923                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data 170791147923                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total 170791147923                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      2021448                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      2021448                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       459988                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       459988                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2481436                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2481436                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2481436                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2481436                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.388567                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.388567                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.523225                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.523225                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.413529                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.413529                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.413529                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.413529                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 149057.745824                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 149057.745824                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 223166.561101                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 223166.561101                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         9288                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         6966                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 166439.584974                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 166439.584974                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 166439.584974                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 166439.584974                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      8865969                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          239832                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    36.967415                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       212872                       # number of writebacks
system.cpu07.dcache.writebacks::total          212872                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       523513                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       523513                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data       178490                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total       178490                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       702003                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       702003                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       702003                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       702003                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       261955                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       261955                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        62187                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        62187                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       324142                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       324142                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       324142                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       324142                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data  51706451574                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total  51706451574                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data  15227879573                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total  15227879573                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         5805                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         5805                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data  66934331147                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total  66934331147                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data  66934331147                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total  66934331147                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.129588                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.129588                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.135193                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.135193                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.130627                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.130627                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.130627                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.130627                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 197386.770911                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 197386.770911                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 244872.394118                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 244872.394118                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         5805                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 206496.940066                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 206496.940066                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 206496.940066                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 206496.940066                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3085                       # number of replacements
system.cpu07.icache.tags.tagsinuse         463.245197                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            619992                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3597                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          172.363636                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle     15165592686                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   463.245197                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.904776                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.904776                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1251597                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1251597                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       619992                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        619992                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       619992                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         619992                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       619992                       # number of overall hits
system.cpu07.icache.overall_hits::total        619992                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         4008                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         4008                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         4008                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         4008                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         4008                       # number of overall misses
system.cpu07.icache.overall_misses::total         4008                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst    451533736                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total    451533736                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst    451533736                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total    451533736                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst    451533736                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total    451533736                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       624000                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       624000                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       624000                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       624000                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       624000                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       624000                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006423                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006423                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006423                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006423                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006423                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006423                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 112658.117764                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 112658.117764                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 112658.117764                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 112658.117764                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 112658.117764                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 112658.117764                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3085                       # number of writebacks
system.cpu07.icache.writebacks::total            3085                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          411                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          411                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          411                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          411                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          411                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          411                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         3597                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         3597                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         3597                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         3597                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         3597                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         3597                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst    397263952                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total    397263952                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst    397263952                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total    397263952                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst    397263952                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total    397263952                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.005764                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.005764                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.005764                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.005764                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.005764                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.005764                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 110443.133723                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 110443.133723                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 110443.133723                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 110443.133723                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 110443.133723                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 110443.133723                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                328876                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          293711                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            3723                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             202761                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                161279                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           79.541431                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 12294                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    5589274                       # DTB read hits
system.cpu08.dtb.read_misses                     5578                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                5594852                       # DTB read accesses
system.cpu08.dtb.write_hits                    461411                       # DTB write hits
system.cpu08.dtb.write_misses                     611                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                462022                       # DTB write accesses
system.cpu08.dtb.data_hits                    6050685                       # DTB hits
system.cpu08.dtb.data_misses                     6189                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                6056874                       # DTB accesses
system.cpu08.itb.fetch_hits                    619220                       # ITB hits
system.cpu08.itb.fetch_misses                      91                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                619311                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                       18231986                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           128303                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      7683868                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    328876                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           173573                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    17903870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  9897                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.TlbCycles                       12                       # Number of cycles fetch has spent waiting for tlb
system.cpu08.fetch.MiscStallCycles                322                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         5662                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles         1276                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                  619220                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 926                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu08.fetch.rateDist::samples         18044403                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.425831                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.672226                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               16754243     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  92945      0.52%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  97969      0.54%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  94435      0.52%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 113037      0.63%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  80365      0.45%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  75584      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82397      0.46%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 653428      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           18044403                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.018038                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.421450                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 270921                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            16820197                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  448098                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              500518                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 4659                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              20669                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 303                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              7539618                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1114                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 4659                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 437502                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles              11517552                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles       424457                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  715270                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             4944953                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              7510343                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                2663                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              1489651                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              2801911                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents              1057633                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           6247158                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11418695                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        5096423                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         6322269                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             6118287                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 128871                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts             4540                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts         4553                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3138873                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            2051241                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            475487                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           45979                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          37946                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  7445294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              4499                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                10949589                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            6040                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        152693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       112161                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          346                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     18044403                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.606814                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.438150                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          14238768     78.91%     78.91% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           1232697      6.83%     85.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            689309      3.82%     89.56% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            369578      2.05%     91.61% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            919988      5.10%     96.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            276415      1.53%     98.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            147219      0.82%     99.06% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             79233      0.44%     99.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             91196      0.51%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      18044403                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5662      0.57%      0.57% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.57% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.57% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               55493      5.60%      6.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult              90513      9.13%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   1      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               830215     83.71%     99.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                9935      1.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1896533     17.32%     17.32% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                172      0.00%     17.32% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     17.32% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           2132743     19.48%     36.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp            114748      1.05%     37.85% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     37.85% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           737357      6.73%     44.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9037      0.08%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.66% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            5596798     51.11%     95.78% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            462197      4.22%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             10949589                       # Type of FU issued
system.cpu08.iq.rate                         0.600570                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                    991819                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.090580                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         23622522                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2245835                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2108496                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          17318918                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          5356840                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      5261492                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2854976                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               9086428                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          14027                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        46239                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores        16204                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      3676066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 4659                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               7469194                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles             3113670                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           7492638                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts            1165                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             2051241                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             475487                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts             4485                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents               124512                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents             2873065                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         2011                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect         1705                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               3716                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            10944940                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             5594872                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            4649                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       42845                       # number of nop insts executed
system.cpu08.iew.exec_refs                    6056894                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 305961                       # Number of branches executed
system.cpu08.iew.exec_stores                   462022                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.600315                       # Inst execution rate
system.cpu08.iew.wb_sent                      7377200                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     7369988                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5204896                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 6398229                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.404234                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813490                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        151794                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          4153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            3434                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     18020012                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.407236                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.545906                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     16380054     90.90%     90.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       359565      2.00%     92.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       242293      1.34%     94.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       167017      0.93%     95.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       115253      0.64%     95.81% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        92648      0.51%     96.32% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        82514      0.46%     96.78% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        71484      0.40%     97.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       509184      2.83%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     18020012                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            7338398                       # Number of instructions committed
system.cpu08.commit.committedOps              7338398                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      2464285                       # Number of memory references committed
system.cpu08.commit.loads                     2005002                       # Number of loads committed
system.cpu08.commit.membars                        11                       # Number of memory barriers committed
system.cpu08.commit.branches                   295388                       # Number of branches committed
system.cpu08.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 4417931                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               9990                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        41302      0.56%      0.56% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1845684     25.15%     25.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      2127820     29.00%     54.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp       114677      1.56%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       2005013     27.32%     93.74% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       459283      6.26%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         7338398                       # Class of committed instruction
system.cpu08.commit.bw_lim_events              509184                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   24987149                       # The number of ROB reads
system.cpu08.rob.rob_writes                  15002262                       # The number of ROB writes
system.cpu08.timesIdled                          7733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                        187583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    2293669                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   7297100                       # Number of Instructions Simulated
system.cpu08.committedOps                     7297100                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.498525                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.498525                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.400236                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.400236                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                8572697                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1484218                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 6286119                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                4699378                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  5578                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          312044                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.558936                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1465858                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          312106                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            4.696667                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1657133613                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.558936                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.930608                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.930608                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         5260678                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        5260678                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1238283                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1238283                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       218968                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       218968                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           12                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           11                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1457251                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1457251                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1457251                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1457251                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       774135                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       774135                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data       240303                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       240303                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            1                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data      1014438                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1014438                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data      1014438                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1014438                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data 116337476745                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total 116337476745                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data  52675894001                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total  52675894001                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        18576                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data         6966                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total         6966                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data 169013370746                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total 169013370746                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data 169013370746                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total 169013370746                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      2012418                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2012418                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       459271                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       459271                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      2471689                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2471689                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      2471689                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2471689                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.384679                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.384679                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.523227                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.523227                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.410423                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.410423                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.410423                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.410423                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 150280.605766                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 150280.605766                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 219206.143914                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 219206.143914                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         9288                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         6966                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 166607.886087                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 166607.886087                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 166607.886087                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 166607.886087                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      8943610                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          238009                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    37.576772                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       211880                       # number of writebacks
system.cpu08.dcache.writebacks::total          211880                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       515274                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       515274                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data       177717                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total       177717                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       692991                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       692991                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       692991                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       692991                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       258861                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       258861                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        62586                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        62586                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       321447                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       321447                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       321447                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       321447                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data  51648969303                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total  51648969303                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data  15395183738                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total  15395183738                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         5805                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         5805                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data  67044153041                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total  67044153041                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data  67044153041                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total  67044153041                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.128632                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.128632                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.136272                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.136272                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.130052                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.130052                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.130052                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.130052                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 199523.950317                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 199523.950317                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 245984.465184                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 245984.465184                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         5805                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 208569.851456                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 208569.851456                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 208569.851456                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 208569.851456                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3622                       # number of replacements
system.cpu08.icache.tags.tagsinuse         462.366734                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            614661                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4134                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          148.684325                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle     17825928984                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   462.366734                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.903060                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.903060                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1242556                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1242556                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       614661                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        614661                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       614661                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         614661                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       614661                       # number of overall hits
system.cpu08.icache.overall_hits::total        614661                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         4550                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4550                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         4550                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4550                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         4550                       # number of overall misses
system.cpu08.icache.overall_misses::total         4550                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst    441759294                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total    441759294                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst    441759294                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total    441759294                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst    441759294                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total    441759294                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       619211                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       619211                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       619211                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       619211                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       619211                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       619211                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.007348                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007348                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.007348                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007348                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.007348                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007348                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 97089.954725                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 97089.954725                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 97089.954725                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 97089.954725                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 97089.954725                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 97089.954725                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3622                       # number of writebacks
system.cpu08.icache.writebacks::total            3622                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          416                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          416                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          416                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          416                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          416                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          416                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         4134                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         4134                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         4134                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         4134                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         4134                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         4134                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst    392876550                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total    392876550                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst    392876550                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total    392876550                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst    392876550                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total    392876550                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.006676                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.006676                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.006676                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.006676                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.006676                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.006676                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 95035.449927                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 95035.449927                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 95035.449927                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 95035.449927                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 95035.449927                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 95035.449927                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                323058                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          289256                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            3431                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             217159                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                158886                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           73.165745                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 12137                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5575985                       # DTB read hits
system.cpu09.dtb.read_misses                     5639                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5581624                       # DTB read accesses
system.cpu09.dtb.write_hits                    461455                       # DTB write hits
system.cpu09.dtb.write_misses                     630                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                462085                       # DTB write accesses
system.cpu09.dtb.data_hits                    6037440                       # DTB hits
system.cpu09.dtb.data_misses                     6269                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                6043709                       # DTB accesses
system.cpu09.itb.fetch_hits                    613997                       # ITB hits
system.cpu09.itb.fetch_misses                      98                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                614095                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                       18112284                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           135252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      7621968                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    323058                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           171023                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    17785013                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  9257                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                      468                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.MiscStallCycles               1055                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         6092                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles         2368                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                  613997                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 914                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         17934886                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.424980                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.669961                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               16655535     92.87%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  89868      0.50%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  96728      0.54%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  94479      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 113561      0.63%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  81899      0.46%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  74795      0.42%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  81470      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 646551      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           17934886                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.017836                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.420818                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 273341                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            16715716                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  441553                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              499935                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 4331                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              19459                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 308                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              7484325                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1311                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 4331                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 439045                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles              11455073                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles       432266                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  710826                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             4893335                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              7455935                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                2233                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              1469594                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              2814258                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents               988050                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           6198909                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11332715                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        5031435                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         6301277                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             6082338                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 116571                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts             4538                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts         4553                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3123871                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2038631                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            474978                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           45216                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          37232                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  7394098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              4494                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                10904248                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5505                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        142096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        98554                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          303                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     17934886                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.607991                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.437388                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          14131632     78.79%     78.79% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           1248318      6.96%     85.75% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            677690      3.78%     89.53% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            367733      2.05%     91.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            920248      5.13%     96.71% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            275839      1.54%     98.25% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            145231      0.81%     99.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             79782      0.44%     99.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             88413      0.49%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      17934886                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  5181      0.52%      0.52% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.52% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.52% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               55904      5.62%      6.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult              89705      9.02%     15.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                  43      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     15.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               833797     83.80%     98.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite               10399      1.05%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1872729     17.17%     17.17% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                169      0.00%     17.18% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     17.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           2126118     19.50%     36.67% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp            114756      1.05%     37.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     37.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           735751      6.75%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              9039      0.08%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.56% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5583428     51.20%     95.76% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            462254      4.24%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             10904248                       # Type of FU issued
system.cpu09.iq.rate                         0.602036                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                    995029                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.091252                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23443638                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2204781                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2080849                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          17300278                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          5336096                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      5245968                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2820037                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               9079236                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          14004                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        44830                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores        16134                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      3675603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 4331                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               7292233                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles             3255680                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           7441466                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             773                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2038631                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             474978                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts             4480                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents               127176                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents             3011917                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1788                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect         1647                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               3435                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            10899913                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5581634                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            4335                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       42874                       # number of nop insts executed
system.cpu09.iew.exec_refs                    6043719                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 302084                       # Number of branches executed
system.cpu09.iew.exec_stores                   462085                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.601797                       # Inst execution rate
system.cpu09.iew.wb_sent                      7333908                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     7326817                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 5185104                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 6379330                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.404522                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.812798                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        141789                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          4191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            3134                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     17911584                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.407433                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.549029                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     16296069     90.98%     90.98% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       339304      1.89%     92.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       243117      1.36%     94.23% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       172578      0.96%     95.20% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       103351      0.58%     95.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        92412      0.52%     96.29% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        81936      0.46%     96.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        75125      0.42%     97.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       507692      2.83%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     17911584                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            7297763                       # Number of instructions committed
system.cpu09.commit.committedOps              7297763                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      2452645                       # Number of memory references committed
system.cpu09.commit.loads                     1993801                       # Number of loads committed
system.cpu09.commit.membars                        11                       # Number of memory barriers committed
system.cpu09.commit.branches                   291657                       # Number of branches committed
system.cpu09.commit.fp_insts                  5233274                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 4386664                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              10065                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        41271      0.57%      0.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1824825     25.01%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      2121080     29.06%     54.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       1993812     27.32%     93.71% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       458844      6.29%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         7297763                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              507692                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   24829911                       # The number of ROB reads
system.cpu09.rob.rob_writes                  14899780                       # The number of ROB writes
system.cpu09.timesIdled                          8184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                        177398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    2412458                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   7256496                       # Number of Instructions Simulated
system.cpu09.committedOps                     7256496                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.496010                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.496010                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.400639                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.400639                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                8520250                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1460956                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 6269146                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                4683652                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  6245                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          308973                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.413375                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1450782                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          309034                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            4.694571                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1657200951                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.413375                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.928334                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.928334                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5234195                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5234195                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1223107                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1223107                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       219497                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       219497                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           12                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           11                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1442604                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1442604                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1442604                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1442604                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       777738                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       777738                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data       239335                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       239335                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            1                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data      1017073                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1017073                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data      1017073                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1017073                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data 115670729538                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total 115670729538                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data  52682193155                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total  52682193155                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        18576                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data 168352922693                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total 168352922693                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data 168352922693                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total 168352922693                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      2000845                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      2000845                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       458832                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       458832                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      2459677                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2459677                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      2459677                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2459677                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.388705                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.388705                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.521618                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.521618                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.413499                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.413499                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.413499                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.413499                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 148727.115736                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 148727.115736                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 220119.051351                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 220119.051351                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 165526.882233                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 165526.882233                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 165526.882233                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 165526.882233                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      8918316                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          238295                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    37.425527                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       209686                       # number of writebacks
system.cpu09.dcache.writebacks::total          209686                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       520614                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       520614                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data       177674                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total       177674                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       698288                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       698288                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       698288                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       698288                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       257124                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       257124                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        61661                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        61661                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       318785                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       318785                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       318785                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       318785                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data  51724025631                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total  51724025631                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data  15155997005                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total  15155997005                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data  66880022636                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total  66880022636                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data  66880022636                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total  66880022636                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.128508                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.128508                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.134387                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.134387                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.129604                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.129604                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.129604                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.129604                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 201163.740573                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 201163.740573                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 245795.511020                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 245795.511020                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 209796.642364                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 209796.642364                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 209796.642364                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 209796.642364                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            3476                       # number of replacements
system.cpu09.icache.tags.tagsinuse         462.847138                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            609574                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            3988                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          152.852056                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle      9660798261                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   462.847138                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.903998                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.903998                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1231946                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1231946                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       609574                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        609574                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       609574                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         609574                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       609574                       # number of overall hits
system.cpu09.icache.overall_hits::total        609574                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         4405                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4405                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         4405                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4405                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         4405                       # number of overall misses
system.cpu09.icache.overall_misses::total         4405                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst    441453950                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total    441453950                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst    441453950                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total    441453950                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst    441453950                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total    441453950                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       613979                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       613979                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       613979                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       613979                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       613979                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       613979                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.007175                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.007175                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.007175                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.007175                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.007175                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.007175                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 100216.560726                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 100216.560726                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 100216.560726                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 100216.560726                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 100216.560726                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 100216.560726                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         3476                       # number of writebacks
system.cpu09.icache.writebacks::total            3476                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          417                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          417                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          417                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          417                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          417                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          417                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         3988                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         3988                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         3988                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         3988                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         3988                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         3988                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst    391032881                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total    391032881                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst    391032881                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total    391032881                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst    391032881                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total    391032881                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.006495                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.006495                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.006495                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.006495                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.006495                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.006495                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 98052.377382                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 98052.377382                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 98052.377382                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 98052.377382                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 98052.377382                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 98052.377382                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                333555                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          297945                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            3596                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             231957                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                164870                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           71.077829                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 12503                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    5604012                       # DTB read hits
system.cpu10.dtb.read_misses                     8531                       # DTB read misses
system.cpu10.dtb.read_acv                           2                       # DTB read access violations
system.cpu10.dtb.read_accesses                5612543                       # DTB read accesses
system.cpu10.dtb.write_hits                    462629                       # DTB write hits
system.cpu10.dtb.write_misses                    1154                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                463783                       # DTB write accesses
system.cpu10.dtb.data_hits                    6066641                       # DTB hits
system.cpu10.dtb.data_misses                     9685                       # DTB misses
system.cpu10.dtb.data_acv                           2                       # DTB access violations
system.cpu10.dtb.data_accesses                6076326                       # DTB accesses
system.cpu10.itb.fetch_hits                    625165                       # ITB hits
system.cpu10.itb.fetch_misses                      87                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                625252                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                       18177824                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           110745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      7726912                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    333555                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           177373                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    17851953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 10361                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                758                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         4298                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles         1971                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                  625165                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 943                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         17974915                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.429872                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.677561                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               16673214     92.76%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  92745      0.52%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 101797      0.57%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  94563      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 118086      0.66%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  80623      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78570      0.44%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  82531      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 652786      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           17974915                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.018350                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.425074                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 269726                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            16747045                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  443034                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              510201                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 4899                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              20593                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 291                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              7571654                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1058                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 4899                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 439438                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles              11693231                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles       343228                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  718487                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             4775622                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              7539965                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                1981                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              1452462                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              2733245                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents               968515                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           6259791                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11446748                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        5131511                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         6315234                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             6113557                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 146234                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts             4584                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts         4609                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3178046                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            2066435                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            481983                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           45988                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          38928                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  7475010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              4540                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                10976511                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            4321                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        181926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       126411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          433                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     17974915                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.610657                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.438465                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          14144787     78.69%     78.69% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           1248727      6.95%     85.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            686896      3.82%     89.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            385582      2.15%     91.61% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            918101      5.11%     96.71% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            276636      1.54%     98.25% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            146837      0.82%     99.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             78152      0.43%     99.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             89197      0.50%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      17974915                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  6057      0.61%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               55898      5.64%      6.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult              89115      8.98%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                  21      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     15.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               831723     83.86%     99.09% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                9013      0.91%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1909700     17.40%     17.40% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                174      0.00%     17.40% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     17.40% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           2130739     19.41%     36.81% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp            114748      1.05%     37.86% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     37.86% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           733743      6.68%     44.54% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              9041      0.08%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.62% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            5614448     51.15%     95.77% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            463914      4.23%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             10976511                       # Type of FU issued
system.cpu10.iq.rate                         0.603841                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                    991827                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.090359                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         23573913                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2281922                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2130563                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          17350172                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          5379745                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      5257858                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2865239                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               9103095                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          13952                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        56179                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores        21982                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      3682820                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 4899                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               7116736                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles             3688726                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           7522332                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             840                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             2066435                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             481983                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts             4526                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents               123943                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents             3453676                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         2017                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect         1583                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               3600                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            10972087                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             5612572                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            4424                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       42782                       # number of nop insts executed
system.cpu10.iew.exec_refs                    6076355                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 309423                       # Number of branches executed
system.cpu10.iew.exec_stores                   463783                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.603597                       # Inst execution rate
system.cpu10.iew.wb_sent                      7399317                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     7388421                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 5213242                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 6420192                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.406452                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.812007                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        181220                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          4107                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            3315                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     17946992                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.408920                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.548514                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     16312118     90.89%     90.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       349434      1.95%     92.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       244840      1.36%     94.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       170614      0.95%     95.15% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       112833      0.63%     95.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        92044      0.51%     96.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        82898      0.46%     96.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        78703      0.44%     97.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       503508      2.81%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     17946992                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            7338881                       # Number of instructions committed
system.cpu10.commit.committedOps              7338881                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      2470257                       # Number of memory references committed
system.cpu10.commit.loads                     2010256                       # Number of loads committed
system.cpu10.commit.membars                        11                       # Number of memory barriers committed
system.cpu10.commit.branches                   296293                       # Number of branches committed
system.cpu10.commit.fp_insts                  5240813                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 4426278                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               9897                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        41261      0.56%      0.56% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1847967     25.18%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       2010267     27.39%     93.73% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       460001      6.27%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         7338881                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              503508                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   24945177                       # The number of ROB reads
system.cpu10.rob.rob_writes                  15065686                       # The number of ROB writes
system.cpu10.timesIdled                          6860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                        202909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    2340223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   7297624                       # Number of Instructions Simulated
system.cpu10.committedOps                     7297624                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.490924                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.490924                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.401458                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.401458                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                8608080                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1498205                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 6273848                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                4693368                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  8391                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          312834                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.336994                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1468092                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          312895                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.691964                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1657195146                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.336994                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.927141                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.927141                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         5285725                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        5285725                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1238240                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1238240                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       223086                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       223086                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           12                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           11                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1461326                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1461326                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1461326                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1461326                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       784507                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       784507                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data       236903                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       236903                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            1                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data      1021410                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1021410                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data      1021410                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1021410                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data 116987606559                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 116987606559                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data  53326289654                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  53326289654                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         8127                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         8127                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data 170313896213                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 170313896213                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data 170313896213                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 170313896213                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      2022747                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      2022747                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       459989                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       459989                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      2482736                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2482736                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      2482736                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2482736                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.387842                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.387842                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.515019                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.515019                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.411405                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.411405                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.411405                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.411405                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 149122.450863                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 149122.450863                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 225097.570119                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 225097.570119                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         8127                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         8127                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 166743.909119                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 166743.909119                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 166743.909119                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 166743.909119                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      8885904                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          240008                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    37.023366                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       211753                       # number of writebacks
system.cpu10.dcache.writebacks::total          211753                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       521973                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       521973                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data       175175                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       175175                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       697148                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       697148                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       697148                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       697148                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       262534                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       262534                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        61728                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        61728                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       324262                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       324262                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       324262                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       324262                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data  51782130198                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  51782130198                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data  15135571374                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  15135571374                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         6966                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         6966                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data  66917701572                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  66917701572                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data  66917701572                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  66917701572                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.129791                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.129791                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.134195                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.134195                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.130607                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.130607                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.130607                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.130607                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 197239.710658                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 197239.710658                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 245197.825525                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 245197.825525                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         6966                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         6966                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 206369.237135                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 206369.237135                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 206369.237135                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 206369.237135                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3078                       # number of replacements
system.cpu10.icache.tags.tagsinuse         462.069523                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            621134                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3590                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          173.017827                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle     15165593847                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   462.069523                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.902480                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.902480                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1253878                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1253878                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       621134                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        621134                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       621134                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         621134                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       621134                       # number of overall hits
system.cpu10.icache.overall_hits::total        621134                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4010                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4010                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4010                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4010                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4010                       # number of overall misses
system.cpu10.icache.overall_misses::total         4010                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst    456046528                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total    456046528                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst    456046528                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total    456046528                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst    456046528                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total    456046528                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       625144                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       625144                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       625144                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       625144                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       625144                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       625144                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.006415                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006415                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.006415                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006415                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.006415                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006415                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 113727.313716                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 113727.313716                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 113727.313716                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 113727.313716                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 113727.313716                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 113727.313716                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         3078                       # number of writebacks
system.cpu10.icache.writebacks::total            3078                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          420                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          420                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          420                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          420                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          420                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          420                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         3590                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         3590                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         3590                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         3590                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         3590                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         3590                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst    400501966                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total    400501966                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst    400501966                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total    400501966                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst    400501966                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total    400501966                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.005743                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.005743                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.005743                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.005743                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 111560.436212                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 111560.436212                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 111560.436212                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 111560.436212                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 111560.436212                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 111560.436212                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                333304                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          297768                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            3662                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             244698                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165156                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           67.493809                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 12515                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    5599984                       # DTB read hits
system.cpu11.dtb.read_misses                     8073                       # DTB read misses
system.cpu11.dtb.read_acv                          11                       # DTB read access violations
system.cpu11.dtb.read_accesses                5608057                       # DTB read accesses
system.cpu11.dtb.write_hits                    462737                       # DTB write hits
system.cpu11.dtb.write_misses                    1289                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                464026                       # DTB write accesses
system.cpu11.dtb.data_hits                    6062721                       # DTB hits
system.cpu11.dtb.data_misses                     9362                       # DTB misses
system.cpu11.dtb.data_acv                          11                       # DTB access violations
system.cpu11.dtb.data_accesses                6072083                       # DTB accesses
system.cpu11.itb.fetch_hits                    625172                       # ITB hits
system.cpu11.itb.fetch_misses                      91                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                625263                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                       18155931                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           114424                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      7724329                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    333304                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           177671                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    17826420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 10471                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.TlbCycles                       36                       # Number of cycles fetch has spent waiting for tlb
system.cpu11.fetch.MiscStallCycles                558                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         4139                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles         2053                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                  625172                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 934                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu11.fetch.rateDist::samples         17952875                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.430256                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.679033                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               16653664     92.76%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  92618      0.52%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  99922      0.56%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  93968      0.52%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 118697      0.66%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  80477      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  75992      0.42%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  83458      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 654079      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           17952875                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.018358                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.425444                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 267850                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            16727637                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  444228                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              508195                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 4955                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              20422                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 294                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              7566254                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1067                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 4955                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 435947                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles              11535944                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles       347656                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  717820                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             4910543                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              7534713                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                1919                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              1482332                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              2817325                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents              1013477                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           6253900                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11438919                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        5127316                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         6311600                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             6112897                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 141003                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts             4588                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts         4605                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3179712                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            2065249                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            482851                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           45999                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          39872                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  7471271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              4539                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                10970895                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            4734                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        179123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       123887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          487                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     17952875                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.611094                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.438374                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          14127046     78.69%     78.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           1244864      6.93%     85.62% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            688710      3.84%     89.46% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            373577      2.08%     91.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            929957      5.18%     96.72% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            276163      1.54%     98.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            148365      0.83%     99.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             76497      0.43%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             87696      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      17952875                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  5105      0.51%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               55993      5.64%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult              89893      9.06%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   3      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     15.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               832332     83.86%     99.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                9246      0.93%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1908744     17.40%     17.40% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                172      0.00%     17.40% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     17.40% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           2130500     19.42%     36.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp            114756      1.05%     37.87% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     37.87% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           733753      6.69%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              9039      0.08%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.64% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            5609752     51.13%     95.77% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            464175      4.23%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             10970895                       # Type of FU issued
system.cpu11.iq.rate                         0.604260                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                    992572                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.090473                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         23551990                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2277827                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2128963                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          17339981                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          5377291                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      5256748                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2865238                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               9098225                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          13982                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        55158                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores        22907                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      3680697                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 4955                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles               6997185                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles             3624885                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           7518606                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts            1034                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             2065249                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             482851                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts             4525                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents               116467                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents             3395732                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         2044                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect         1613                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               3657                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            10966208                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             5608095                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            4687                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       42796                       # number of nop insts executed
system.cpu11.iew.exec_refs                    6072121                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 309055                       # Number of branches executed
system.cpu11.iew.exec_stores                   464026                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.604001                       # Inst execution rate
system.cpu11.iew.wb_sent                      7396082                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     7385711                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 5199713                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 6401382                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.406793                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.812280                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        177603                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          4052                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            3382                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     17925294                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.409366                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.551590                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     16298526     90.92%     90.92% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       343481      1.92%     92.84% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       243449      1.36%     94.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       171540      0.96%     95.16% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       107682      0.60%     95.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        95106      0.53%     96.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        81799      0.46%     96.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        73740      0.41%     97.16% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       509971      2.84%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     17925294                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            7337999                       # Number of instructions committed
system.cpu11.commit.committedOps              7337999                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      2470035                       # Number of memory references committed
system.cpu11.commit.loads                     2010091                       # Number of loads committed
system.cpu11.commit.membars                        11                       # Number of memory barriers committed
system.cpu11.commit.branches                   296018                       # Number of branches committed
system.cpu11.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 4425451                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               9787                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        41316      0.56%      0.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1847252     25.17%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       2010102     27.39%     93.73% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       459944      6.27%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         7337999                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              509971                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   24912582                       # The number of ROB reads
system.cpu11.rob.rob_writes                  15056400                       # The number of ROB writes
system.cpu11.timesIdled                          6828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                        203056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    2361093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   7296687                       # Number of Instructions Simulated
system.cpu11.committedOps                     7296687                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.488243                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.488243                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.401890                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.401890                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                8602022                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1496797                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 6272905                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                4691764                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  7910                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          312472                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.403636                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1464298                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          312534                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.685244                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1656793440                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.403636                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.928182                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.928182                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5282477                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5282477                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1236544                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1236544                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       218697                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       218697                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           12                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           11                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1455241                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1455241                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1455241                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1455241                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       785091                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       785091                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data       241235                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       241235                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            1                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data      1026326                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1026326                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data      1026326                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1026326                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data 116540497332                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 116540497332                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data  53797302318                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  53797302318                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        18576                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data 170337799650                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 170337799650                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data 170337799650                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 170337799650                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      2021635                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      2021635                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       459932                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       459932                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      2481567                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2481567                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      2481567                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2481567                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.388345                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.388345                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.524501                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.524501                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.413580                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.413580                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.413580                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.413580                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 148442.024341                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 148442.024341                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 223007.865020                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 223007.865020                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         9288                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 165968.512588                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 165968.512588                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 165968.512588                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 165968.512588                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      8800027                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          238739                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    36.860450                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       214542                       # number of writebacks
system.cpu11.dcache.writebacks::total          214542                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       523230                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       523230                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data       179070                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       179070                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       702300                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       702300                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       702300                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       702300                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       261861                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       261861                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        62165                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        62165                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       324026                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       324026                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       324026                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       324026                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data  51494668920                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  51494668920                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data  15258166785                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  15258166785                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data  66752835705                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  66752835705                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data  66752835705                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  66752835705                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.129529                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.129529                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.135161                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.135161                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.130573                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.130573                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.130573                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.130573                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 196648.866842                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 196648.866842                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 245446.260516                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 245446.260516                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 206010.738968                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 206010.738968                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 206010.738968                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 206010.738968                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3058                       # number of replacements
system.cpu11.icache.tags.tagsinuse         461.783424                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            621155                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3570                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          173.992997                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle     15165593847                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   461.783424                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.901921                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.901921                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1253880                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1253880                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       621155                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        621155                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       621155                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         621155                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       621155                       # number of overall hits
system.cpu11.icache.overall_hits::total        621155                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         4000                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         4000                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         4000                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         4000                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         4000                       # number of overall misses
system.cpu11.icache.overall_misses::total         4000                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst    461089922                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total    461089922                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst    461089922                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total    461089922                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst    461089922                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total    461089922                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       625155                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       625155                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       625155                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       625155                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       625155                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       625155                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.006398                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006398                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.006398                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.006398                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.006398                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.006398                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 115272.480500                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 115272.480500                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 115272.480500                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 115272.480500                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 115272.480500                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 115272.480500                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3058                       # number of writebacks
system.cpu11.icache.writebacks::total            3058                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          430                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          430                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          430                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          430                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         3570                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         3570                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         3570                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         3570                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         3570                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         3570                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst    405163391                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total    405163391                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst    405163391                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total    405163391                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst    405163391                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total    405163391                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.005711                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.005711                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.005711                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.005711                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.005711                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.005711                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 113491.145938                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 113491.145938                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 113491.145938                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 113491.145938                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 113491.145938                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 113491.145938                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                328094                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          293225                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            3617                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             200747                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                160976                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           80.188496                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 12134                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    5598326                       # DTB read hits
system.cpu12.dtb.read_misses                     5391                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                5603717                       # DTB read accesses
system.cpu12.dtb.write_hits                    461610                       # DTB write hits
system.cpu12.dtb.write_misses                     444                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                462054                       # DTB write accesses
system.cpu12.dtb.data_hits                    6059936                       # DTB hits
system.cpu12.dtb.data_misses                     5835                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                6065771                       # DTB accesses
system.cpu12.itb.fetch_hits                    618278                       # ITB hits
system.cpu12.itb.fetch_misses                      90                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                618368                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                       18204045                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           132905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      7677303                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    328094                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           173110                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    17859739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  9689                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                      814                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.MiscStallCycles                428                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         5228                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles         1408                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                  618278                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 913                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu12.fetch.rateDist::samples         18005376                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.426389                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.673392                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               16716464     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  92755      0.52%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  97963      0.54%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  94771      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 112435      0.62%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  80517      0.45%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  75047      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81690      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 653734      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           18005376                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.018023                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.421736                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 271635                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            16781105                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  448495                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              499577                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 4554                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              20564                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 303                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              7536088                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1131                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 4554                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 438692                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles              11539077                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles       444409                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  715082                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             4863552                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              7507106                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                3033                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              1459474                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              2720820                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents              1057669                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           6244251                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11413159                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        5092072                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         6321084                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             6118755                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 125496                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts             4546                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts         4551                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3135081                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            2051459                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            475563                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           46052                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          37975                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  7442873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              4499                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                10957903                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5784                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        149609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       107906                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          307                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     18005376                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.608591                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.439094                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          14195226     78.84%     78.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           1232985      6.85%     85.69% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            690339      3.83%     89.52% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            371306      2.06%     91.58% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            924629      5.14%     96.72% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            274729      1.53%     98.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            146063      0.81%     99.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             79009      0.44%     99.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             91090      0.51%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      18005376                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  5588      0.56%      0.56% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               55456      5.58%      6.14% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult              90619      9.12%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   1      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     15.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               832189     83.76%     99.03% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                9634      0.97%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1896182     17.30%     17.30% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                172      0.00%     17.31% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     17.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           2132808     19.46%     36.77% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp            114750      1.05%     37.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     37.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           737065      6.73%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9036      0.08%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.63% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            5605653     51.16%     95.78% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            462233      4.22%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             10957903                       # Type of FU issued
system.cpu12.iq.rate                         0.601949                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                    993487                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.090664                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         23569537                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2241621                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2108473                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          17350916                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          5355544                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      5261381                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2847232                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               9104154                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          14026                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        46340                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores        16241                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      3684938                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 4554                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               7457260                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles             3146221                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           7490025                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts            1226                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             2051459                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             475563                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts             4485                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents               124066                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents             2906280                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1931                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect         1686                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               3617                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            10953364                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             5603721                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            4539                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       42653                       # number of nop insts executed
system.cpu12.iew.exec_refs                    6065775                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 306058                       # Number of branches executed
system.cpu12.iew.exec_stores                   462054                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.601699                       # Inst execution rate
system.cpu12.iew.wb_sent                      7376744                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     7369854                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 5205881                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 6398138                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.404847                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.813656                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        149381                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          4192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            3327                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     17981228                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.408149                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.547433                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     16340642     90.88%     90.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       359381      2.00%     92.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       242873      1.35%     94.23% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       167468      0.93%     95.16% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       116569      0.65%     95.81% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        91097      0.51%     96.31% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        82444      0.46%     96.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        70966      0.39%     97.16% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       509788      2.84%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     17981228                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            7339022                       # Number of instructions committed
system.cpu12.commit.committedOps              7339022                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      2464441                       # Number of memory references committed
system.cpu12.commit.loads                     2005119                       # Number of loads committed
system.cpu12.commit.membars                        11                       # Number of memory barriers committed
system.cpu12.commit.branches                   295583                       # Number of branches committed
system.cpu12.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 4418516                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              10068                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        41263      0.56%      0.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1846191     25.16%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      2127820     28.99%     54.71% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp       114677      1.56%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       2005130     27.32%     93.74% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       459322      6.26%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         7339022                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              509788                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   24945907                       # The number of ROB reads
system.cpu12.rob.rob_writes                  14998352                       # The number of ROB writes
system.cpu12.timesIdled                          8255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                        198669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    2321434                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   7297763                       # Number of Instructions Simulated
system.cpu12.committedOps                     7297763                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.494469                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.494469                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.400887                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.400887                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                8581310                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1484111                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 6285699                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                4699060                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  5948                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          311085                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.373571                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1467656                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          311147                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.716922                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1657210239                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.373571                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.927712                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.927712                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         5260519                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        5260519                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1240540                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1240540                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       219653                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       219653                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           12                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           11                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1460193                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1460193                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1460193                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1460193                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       772067                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       772067                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data       239657                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       239657                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            1                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data      1011724                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1011724                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data      1011724                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1011724                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data 116033858991                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 116033858991                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data  52773928178                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  52773928178                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        18576                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data         5805                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data 168807787169                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 168807787169                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data 168807787169                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 168807787169                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2012607                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2012607                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       459310                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       459310                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      2471917                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      2471917                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      2471917                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      2471917                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.383615                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.383615                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.521776                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.521776                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.409287                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.409287                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.409287                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.409287                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 150289.882861                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 150289.882861                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 220206.078596                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 220206.078596                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         9288                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 166851.618790                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 166851.618790                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 166851.618790                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 166851.618790                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      8879184                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          237155                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    37.440425                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    14.666667                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       211590                       # number of writebacks
system.cpu12.dcache.writebacks::total          211590                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       513849                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       513849                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data       177168                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       177168                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       691017                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       691017                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       691017                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       691017                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       258218                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       258218                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        62489                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        62489                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       320707                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       320707                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       320707                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       320707                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data  51471091332                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  51471091332                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data  15394625816                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  15394625816                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data  66865717148                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  66865717148                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data  66865717148                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  66865717148                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.128300                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.128300                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.136050                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.136050                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.129740                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.129740                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.129740                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.129740                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 199331.926248                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 199331.926248                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 246357.371953                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 246357.371953                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 208494.723059                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 208494.723059                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 208494.723059                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 208494.723059                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3593                       # number of replacements
system.cpu12.icache.tags.tagsinuse         461.492026                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            613740                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4105                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          149.510353                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle     23723574462                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   461.492026                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.901352                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.901352                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1240631                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1240631                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       613740                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        613740                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       613740                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         613740                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       613740                       # number of overall hits
system.cpu12.icache.overall_hits::total        613740                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         4523                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4523                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         4523                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4523                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         4523                       # number of overall misses
system.cpu12.icache.overall_misses::total         4523                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst    462372855                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total    462372855                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst    462372855                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total    462372855                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst    462372855                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total    462372855                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       618263                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       618263                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       618263                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       618263                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       618263                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       618263                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.007316                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007316                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.007316                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007316                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.007316                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007316                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 102227.029626                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 102227.029626                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 102227.029626                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 102227.029626                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 102227.029626                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 102227.029626                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3593                       # number of writebacks
system.cpu12.icache.writebacks::total            3593                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          418                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          418                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          418                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         4105                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         4105                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         4105                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         4105                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         4105                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         4105                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst    413108142                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total    413108142                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst    413108142                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total    413108142                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst    413108142                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total    413108142                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.006640                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.006640                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.006640                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.006640                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.006640                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.006640                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 100635.357369                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 100635.357369                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 100635.357369                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 100635.357369                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 100635.357369                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 100635.357369                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                320443                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          286418                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            3514                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             217252                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                158612                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           73.008304                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 12337                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            27                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             27                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    5504154                       # DTB read hits
system.cpu13.dtb.read_misses                     4579                       # DTB read misses
system.cpu13.dtb.read_acv                           4                       # DTB read access violations
system.cpu13.dtb.read_accesses                5508733                       # DTB read accesses
system.cpu13.dtb.write_hits                    461356                       # DTB write hits
system.cpu13.dtb.write_misses                     483                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                461839                       # DTB write accesses
system.cpu13.dtb.data_hits                    5965510                       # DTB hits
system.cpu13.dtb.data_misses                     5062                       # DTB misses
system.cpu13.dtb.data_acv                           4                       # DTB access violations
system.cpu13.dtb.data_accesses                5970572                       # DTB accesses
system.cpu13.itb.fetch_hits                    614511                       # ITB hits
system.cpu13.itb.fetch_misses                      91                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                614602                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                       17972003                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           154136                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      7607015                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    320443                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           170949                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    17577621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  9053                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                      606                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.MiscStallCycles                202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         6046                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles         1668                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                  614511                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 968                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         17744815                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.428689                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.677564                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               16469663     92.81%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  89320      0.50%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  96319      0.54%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  93162      0.53%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 114140      0.64%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  79920      0.45%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  74360      0.42%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  80197      0.45%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 647734      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           17744815                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.017830                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.423270                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 282041                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            16518077                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  445876                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              494588                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 4223                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              19515                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 317                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              7473433                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1245                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 4223                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 446816                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles              11294718                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles       455590                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  711693                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             4831765                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              7445545                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                2813                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              1436456                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              2769085                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents               993253                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           6196705                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11327482                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        5015487                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         6311992                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             6090495                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 106210                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts             4614                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts         4627                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3096973                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            2031784                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            472529                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           47791                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          36959                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  7383184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              4572                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                10830324                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            4314                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        128705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        86861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          419                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     17744815                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.610337                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.442421                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          13982275     78.80%     78.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           1223660      6.90%     85.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            674611      3.80%     89.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            366960      2.07%     91.56% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            904060      5.09%     96.66% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            277189      1.56%     98.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            146954      0.83%     99.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             80195      0.45%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             88911      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      17744815                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  5631      0.57%      0.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               55463      5.65%      6.22% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult              90644      9.23%     15.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                 153      0.02%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               820481     83.52%     98.98% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite               10009      1.02%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1866540     17.23%     17.23% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                171      0.00%     17.24% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     17.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           2126998     19.64%     36.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp            114752      1.06%     37.93% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     37.93% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           740337      6.84%     44.77% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              9039      0.08%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.85% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            5510436     50.88%     95.73% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            462047      4.27%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             10830324                       # Type of FU issued
system.cpu13.iq.rate                         0.602622                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                    982381                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.090707                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23164263                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2189423                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2072742                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          17227895                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          5327256                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      5252045                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2772335                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               9040366                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          14080                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        37643                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores        14213                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      3602309                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 4223                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles               7179591                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles             3248495                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           7431269                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             707                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             2031784                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             472529                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts             4558                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents               126638                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents             3008420                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1796                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect         1648                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               3444                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            10826221                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             5508754                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            4103                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       43513                       # number of nop insts executed
system.cpu13.iew.exec_refs                    5970593                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 299691                       # Number of branches executed
system.cpu13.iew.exec_stores                   461839                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.602394                       # Inst execution rate
system.cpu13.iew.wb_sent                      7330682                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     7324787                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 5183650                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 6375859                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.407567                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.813012                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        128248                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          4153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            3211                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     17723546                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.411934                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.558731                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     16111701     90.91%     90.91% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       338164      1.91%     92.81% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       241068      1.36%     94.17% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       172006      0.97%     95.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       102753      0.58%     95.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        92008      0.52%     96.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        79237      0.45%     96.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        74726      0.42%     97.11% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       511883      2.89%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     17723546                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            7300938                       # Number of instructions committed
system.cpu13.commit.committedOps              7300938                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      2452457                       # Number of memory references committed
system.cpu13.commit.loads                     1994141                       # Number of loads committed
system.cpu13.commit.membars                        11                       # Number of memory barriers committed
system.cpu13.commit.branches                   289649                       # Number of branches committed
system.cpu13.commit.fp_insts                  5241452                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 4380151                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              10021                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        41891      0.57%      0.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1820396     24.93%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           161      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      2123554     29.09%     54.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp       114677      1.57%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       738791     10.12%     66.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         9000      0.12%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       1994152     27.31%     93.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       458316      6.28%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         7300938                       # Class of committed instruction
system.cpu13.commit.bw_lim_events              511883                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   24630085                       # The number of ROB reads
system.cpu13.rob.rob_writes                  14877311                       # The number of ROB writes
system.cpu13.timesIdled                          8970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                        227188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    2554754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   7259051                       # Number of Instructions Simulated
system.cpu13.committedOps                     7259051                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.475806                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.475806                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.403909                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.403909                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                8440178                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1456841                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 6284383                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                4692156                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  5555                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          306196                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.261812                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1458990                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          306258                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.763925                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1657693215                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.261812                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.925966                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.925966                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         5226068                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        5226068                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1230338                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1230338                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       220206                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       220206                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           12                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           11                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1450544                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1450544                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1450544                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1450544                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       768750                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       768750                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data       238098                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       238098                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data      1006848                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1006848                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data      1006848                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1006848                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data 114163075836                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 114163075836                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data  52467614766                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  52467614766                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        18576                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data 166630690602                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 166630690602                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data 166630690602                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 166630690602                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      1999088                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1999088                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       458304                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       458304                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      2457392                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2457392                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      2457392                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2457392                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.384550                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.384550                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.519520                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.519520                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.409722                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.409722                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.409722                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.409722                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 148504.814096                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 148504.814096                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 220361.425825                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 220361.425825                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         9288                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 165497.364649                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 165497.364649                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 165497.364649                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 165497.364649                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      8767290                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           62                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          233318                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    37.576569                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           62                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       203689                       # number of writebacks
system.cpu13.dcache.writebacks::total          203689                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       514818                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       514818                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data       177093                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       177093                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       691911                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       691911                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       691911                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       691911                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       253932                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       253932                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        61005                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        61005                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       314937                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       314937                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       314937                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       314937                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data  50870069496                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  50870069496                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data  15012504460                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  15012504460                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data  65882573956                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  65882573956                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data  65882573956                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  65882573956                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.127024                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.127024                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.133110                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.133110                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.128159                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.128159                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.128159                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.128159                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 200329.495676                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 200329.495676                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 246086.459471                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 246086.459471                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 209192.867005                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 209192.867005                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 209192.867005                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 209192.867005                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3712                       # number of replacements
system.cpu13.icache.tags.tagsinuse         462.167613                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            609814                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4224                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          144.368845                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle      9655566795                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   462.167613                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.902671                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.902671                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1233228                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1233228                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       609814                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        609814                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       609814                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         609814                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       609814                       # number of overall hits
system.cpu13.icache.overall_hits::total        609814                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         4688                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4688                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         4688                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4688                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         4688                       # number of overall misses
system.cpu13.icache.overall_misses::total         4688                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst    531404730                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total    531404730                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst    531404730                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total    531404730                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst    531404730                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total    531404730                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       614502                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       614502                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       614502                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       614502                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       614502                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       614502                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.007629                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.007629                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.007629                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.007629                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.007629                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.007629                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 113354.251280                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 113354.251280                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 113354.251280                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 113354.251280                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 113354.251280                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 113354.251280                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         3712                       # number of writebacks
system.cpu13.icache.writebacks::total            3712                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          464                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          464                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          464                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          464                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          464                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          464                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         4224                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         4224                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         4224                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         4224                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         4224                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         4224                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst    470173590                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total    470173590                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst    470173590                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total    470173590                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst    470173590                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total    470173590                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.006874                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.006874                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.006874                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.006874                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.006874                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.006874                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 111310.035511                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 111310.035511                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 111310.035511                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 111310.035511                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 111310.035511                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 111310.035511                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                328205                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          292343                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            3515                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             225586                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                163171                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           72.332060                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 12202                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    5604229                       # DTB read hits
system.cpu14.dtb.read_misses                     6643                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                5610872                       # DTB read accesses
system.cpu14.dtb.write_hits                    461620                       # DTB write hits
system.cpu14.dtb.write_misses                    1041                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                462661                       # DTB write accesses
system.cpu14.dtb.data_hits                    6065849                       # DTB hits
system.cpu14.dtb.data_misses                     7684                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                6073533                       # DTB accesses
system.cpu14.itb.fetch_hits                    621791                       # ITB hits
system.cpu14.itb.fetch_misses                      90                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                621881                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                       18269873                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           119821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      7687019                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    328205                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           175373                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    17969003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  9685                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                341                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         4485                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles         1746                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                  621791                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                1009                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         18100248                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.424691                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.668360                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               16806949     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  90607      0.50%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 101155      0.56%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  93441      0.52%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 118151      0.65%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  80323      0.44%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  78019      0.43%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  81378      0.45%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 650225      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           18100248                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.017964                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.420748                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 277409                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            16868363                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  440618                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              509301                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 4547                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              21379                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 310                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              7548387                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1193                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 4547                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 446987                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles              11807535                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles       349973                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  716003                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             4775193                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              7519117                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                2604                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              1440992                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              2704970                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents               987658                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           6252271                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11426955                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        5097931                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         6329021                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             6122188                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 130083                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts             4523                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts         4546                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3175273                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            2059355                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            477293                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           47019                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          39371                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  7454313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              4478                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                10968894                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            4459                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        157704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       107524                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          306                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     18100248                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.606008                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.432007                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          14264850     78.81%     78.81% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           1254230      6.93%     85.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            688068      3.80%     89.54% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            384569      2.12%     91.67% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            920374      5.08%     96.75% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            277362      1.53%     98.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            146777      0.81%     99.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             76291      0.42%     99.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             87727      0.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      18100248                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  5787      0.58%      0.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               55668      5.61%      6.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult              90481      9.12%     15.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                  26      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               830739     83.78%     99.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                8892      0.90%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1898200     17.31%     17.31% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                172      0.00%     17.31% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     17.31% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           2132543     19.44%     36.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp            114754      1.05%     37.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     37.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           738641      6.73%     44.53% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              9039      0.08%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            5612687     51.17%     95.78% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            462854      4.22%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             10968894                       # Type of FU issued
system.cpu14.iq.rate                         0.600382                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                    991593                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.090400                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         23609177                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2247102                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2115921                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          17424911                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          5369606                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      5265719                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2816655                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               9143828                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          14075                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        48637                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores        17892                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      3684300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 4547                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               7141305                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles             3774603                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           7502092                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             964                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             2059355                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             477293                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts             4464                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents               121788                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents             3539846                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect         1609                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               3520                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            10964613                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             5610903                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            4281                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       43301                       # number of nop insts executed
system.cpu14.iew.exec_refs                    6073564                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 306491                       # Number of branches executed
system.cpu14.iew.exec_stores                   462661                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.600147                       # Inst execution rate
system.cpu14.iew.wb_sent                      7390488                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     7381640                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 5217667                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 6420601                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.404033                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.812645                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        156787                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          4172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            3220                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     18075303                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.406237                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.543413                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     16436768     90.93%     90.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       352032      1.95%     92.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       246091      1.36%     94.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       171164      0.95%     95.19% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       112137      0.62%     95.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        92318      0.51%     96.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        82384      0.46%     96.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        78566      0.43%     97.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       503843      2.79%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     18075303                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            7342854                       # Number of instructions committed
system.cpu14.commit.committedOps              7342854                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      2470119                       # Number of memory references committed
system.cpu14.commit.loads                     2010718                       # Number of loads committed
system.cpu14.commit.membars                        11                       # Number of memory barriers committed
system.cpu14.commit.branches                   294894                       # Number of branches committed
system.cpu14.commit.fp_insts                  5248376                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 4420486                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              10059                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        41771      0.57%      0.57% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1844635     25.12%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           161      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      2126371     28.96%     54.65% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp       114677      1.56%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       736109     10.02%     66.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       2010729     27.38%     93.74% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       459401      6.26%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         7342854                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              503843                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   25056242                       # The number of ROB reads
system.cpu14.rob.rob_writes                  15021679                       # The number of ROB writes
system.cpu14.timesIdled                          7241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                        169625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    2250269                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   7301087                       # Number of Instructions Simulated
system.cpu14.committedOps                     7301087                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.502350                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.502350                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.399624                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.399624                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                8589256                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1488449                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 6291914                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                4704917                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  5142                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          315142                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          59.373704                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1463650                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          315204                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.643501                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1657636326                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    59.373704                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.927714                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.927714                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         5280920                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        5280920                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1235005                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1235005                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       223175                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       223175                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           12                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           11                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1458180                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1458180                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1458180                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1458180                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       786177                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       786177                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       236214                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       236214                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            1                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data      1022391                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1022391                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data      1022391                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1022391                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data 117851829417                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 117851829417                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data  53672588184                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  53672588184                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        18576                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data         6966                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total         6966                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data 171524417601                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 171524417601                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data 171524417601                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 171524417601                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2021182                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2021182                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       459389                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       459389                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      2480571                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      2480571                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      2480571                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      2480571                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.388969                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.388969                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.514192                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.514192                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.412160                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.412160                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.412160                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.412160                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 149904.957048                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 149904.957048                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 227220.182479                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 227220.182479                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         9288                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         6966                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 167767.925971                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 167767.925971                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 167767.925971                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 167767.925971                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      8921642                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           27                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          240293                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    37.128181                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       211649                       # number of writebacks
system.cpu14.dcache.writebacks::total          211649                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       523707                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       523707                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data       175494                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       175494                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       699201                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       699201                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       699201                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       699201                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       262470                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       262470                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        60720                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        60720                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       323190                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       323190                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       323190                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       323190                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data  52249015899                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  52249015899                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data  15153319202                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  15153319202                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         5805                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         5805                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data  67402335101                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  67402335101                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data  67402335101                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  67402335101                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.129860                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.129860                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.132176                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.132176                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.130289                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.130289                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.130289                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.130289                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 199066.620562                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 199066.620562                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 249560.592918                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 249560.592918                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         5805                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 208553.281664                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 208553.281664                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 208553.281664                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 208553.281664                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3382                       # number of replacements
system.cpu14.icache.tags.tagsinuse         461.474404                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            617380                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3894                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          158.546482                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle     23723684757                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   461.474404                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.901317                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.901317                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1247456                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1247456                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       617380                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        617380                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       617380                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         617380                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       617380                       # number of overall hits
system.cpu14.icache.overall_hits::total        617380                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         4401                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4401                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         4401                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4401                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         4401                       # number of overall misses
system.cpu14.icache.overall_misses::total         4401                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst    415946767                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total    415946767                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst    415946767                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total    415946767                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst    415946767                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total    415946767                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       621781                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       621781                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       621781                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       621781                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       621781                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       621781                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.007078                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007078                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.007078                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007078                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.007078                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007078                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 94511.876165                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 94511.876165                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 94511.876165                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 94511.876165                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 94511.876165                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 94511.876165                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3382                       # number of writebacks
system.cpu14.icache.writebacks::total            3382                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          507                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          507                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          507                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          507                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          507                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          507                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         3894                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         3894                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         3894                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         3894                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         3894                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         3894                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst    358620070                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total    358620070                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst    358620070                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total    358620070                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst    358620070                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total    358620070                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.006263                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.006263                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.006263                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.006263                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.006263                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.006263                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 92095.549563                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 92095.549563                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 92095.549563                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 92095.549563                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 92095.549563                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 92095.549563                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                326414                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          290415                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            3692                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             246265                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                161524                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           65.589507                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 12311                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    5528981                       # DTB read hits
system.cpu15.dtb.read_misses                     4587                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                5533568                       # DTB read accesses
system.cpu15.dtb.write_hits                    461187                       # DTB write hits
system.cpu15.dtb.write_misses                     353                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                461540                       # DTB write accesses
system.cpu15.dtb.data_hits                    5990168                       # DTB hits
system.cpu15.dtb.data_misses                     4940                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                5995108                       # DTB accesses
system.cpu15.itb.fetch_hits                    619894                       # ITB hits
system.cpu15.itb.fetch_misses                      95                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                619989                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                       18001407                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           159672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      7661069                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    326414                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           173835                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    17607066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  9433                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.TlbCycles                       13                       # Number of cycles fetch has spent waiting for tlb
system.cpu15.fetch.MiscStallCycles                830                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         5933                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles         1471                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                  619894                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 943                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu15.fetch.rateDist::samples         17779711                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.430888                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.681033                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               16493054     92.76%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  91807      0.52%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  97278      0.55%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  94823      0.53%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 114879      0.65%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  80528      0.45%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  74284      0.42%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  82087      0.46%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 650971      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           17779711                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.018133                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.425582                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 284804                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            16543271                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  450504                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496703                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 4419                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              21266                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 309                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              7523115                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1229                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 4419                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 451665                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles              11283873                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles       447299                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  716372                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             4876073                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              7494563                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                2498                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              1441315                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              2783906                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents              1029414                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           6239966                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11403154                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        5069139                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         6334012                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             6125995                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 113971                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts             4517                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts         4531                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3111380                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            2045825                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            473153                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           47418                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          38276                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  7430738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              4492                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                10886061                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            4469                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        136065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        93073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          422                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     17779711                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.612274                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.444718                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          14006239     78.78%     78.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           1214048      6.83%     85.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            684326      3.85%     89.45% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            369510      2.08%     91.53% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            910952      5.12%     96.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            276685      1.56%     98.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            148626      0.84%     99.05% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             78758      0.44%     99.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             90567      0.51%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      17779711                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  5923      0.60%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               55023      5.61%      6.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult              90865      9.26%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   3      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               820067     83.54%     99.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                9731      0.99%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1888543     17.35%     17.35% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                172      0.00%     17.35% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     17.35% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           2134317     19.61%     36.96% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp            114752      1.05%     38.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     38.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           742112      6.82%     44.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              9038      0.08%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.91% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            5535371     50.85%     95.76% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            461752      4.24%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             10886061                       # Type of FU issued
system.cpu15.iq.rate                         0.604734                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                    981612                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.090171                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         23318083                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2221122                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2099379                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          17219831                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          5350377                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      5268464                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2835000                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               9032669                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          14117                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        40500                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores        14371                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          839                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      3613909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 4419                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles               7259550                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles             3100351                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           7478690                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts            1072                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             2045825                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             473153                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts             4478                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents               117469                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents             2868694                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1967                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect         1753                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               3720                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            10881932                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             5533682                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            4129                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       43460                       # number of nop insts executed
system.cpu15.iew.exec_refs                    5995222                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 304340                       # Number of branches executed
system.cpu15.iew.exec_stores                   461540                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.604505                       # Inst execution rate
system.cpu15.iew.wb_sent                      7373816                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     7367843                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 5205227                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 6397986                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.409293                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.813573                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        134433                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          4070                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            3395                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     17757880                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.413402                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.557852                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     16120400     90.78%     90.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       358489      2.02%     92.80% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       240322      1.35%     94.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       167606      0.94%     95.09% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       115373      0.65%     95.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        91345      0.51%     96.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        81163      0.46%     96.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        71457      0.40%     97.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       511725      2.88%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     17757880                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            7341145                       # Number of instructions committed
system.cpu15.commit.committedOps              7341145                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      2464107                       # Number of memory references committed
system.cpu15.commit.loads                     2005325                       # Number of loads committed
system.cpu15.commit.membars                        11                       # Number of memory barriers committed
system.cpu15.commit.branches                   293268                       # Number of branches committed
system.cpu15.commit.fp_insts                  5256923                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 4410757                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               9857                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        41984      0.57%      0.57% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1840714     25.07%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           161      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      2130314     29.02%     54.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp       114677      1.56%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       740177     10.08%     66.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         9000      0.12%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       2005336     27.32%     93.75% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       458782      6.25%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         7341145                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              511725                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   24710696                       # The number of ROB reads
system.cpu15.rob.rob_writes                  14970788                       # The number of ROB writes
system.cpu15.timesIdled                          8995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                        221696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    2524981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   7299165                       # Number of Instructions Simulated
system.cpu15.committedOps                     7299165                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.466228                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.466228                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.405477                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.405477                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                8500808                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1478432                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 6302808                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                4708791                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                 10255                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   25                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          307361                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.283401                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1474049                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          307423                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.794856                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1654523685                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.283401                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.926303                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.926303                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         5251918                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        5251918                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1245647                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1245647                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data       222097                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       222097                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           12                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           11                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1467744                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1467744                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1467744                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1467744                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       765524                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       765524                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data       236673                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       236673                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            1                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data      1002197                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1002197                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data      1002197                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1002197                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data 114727083831                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 114727083831                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data  51691622930                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  51691622930                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        18576                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data 166418706761                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 166418706761                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data 166418706761                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 166418706761                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      2011171                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      2011171                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       458770                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       458770                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      2469941                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2469941                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      2469941                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2469941                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.380636                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.380636                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.515886                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.515886                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.405757                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.405757                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.405757                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.405757                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 149867.389959                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 149867.389959                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 218409.463395                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 218409.463395                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         9288                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 166053.886373                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 166053.886373                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 166053.886373                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 166053.886373                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      8688977                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets           27                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          230978                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    37.618202                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       207725                       # number of writebacks
system.cpu15.dcache.writebacks::total          207725                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       510895                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       510895                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data       176046                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       176046                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       686941                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       686941                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       686941                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       686941                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       254629                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       254629                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        60627                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        60627                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       315256                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       315256                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       315256                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       315256                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data  50769877518                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  50769877518                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data  14934790821                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  14934790821                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data  65704668339                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  65704668339                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data  65704668339                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  65704668339                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.126607                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.126607                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.132151                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.132151                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.127637                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.127637                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.127637                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.127637                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 199387.648375                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 199387.648375                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 246338.938443                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 246338.938443                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 208416.868637                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 208416.868637                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 208416.868637                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 208416.868637                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            4000                       # number of replacements
system.cpu15.icache.tags.tagsinuse         461.552112                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            614931                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4512                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          136.287899                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle      9657329193                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   461.552112                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.901469                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.901469                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1244264                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1244264                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       614931                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        614931                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       614931                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         614931                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       614931                       # number of overall hits
system.cpu15.icache.overall_hits::total        614931                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         4945                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4945                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         4945                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4945                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         4945                       # number of overall misses
system.cpu15.icache.overall_misses::total         4945                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst    523278912                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total    523278912                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst    523278912                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total    523278912                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst    523278912                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total    523278912                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       619876                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       619876                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       619876                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       619876                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       619876                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       619876                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.007977                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.007977                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.007977                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.007977                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.007977                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.007977                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 105819.800202                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 105819.800202                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 105819.800202                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 105819.800202                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 105819.800202                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 105819.800202                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         4000                       # number of writebacks
system.cpu15.icache.writebacks::total            4000                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          433                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          433                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          433                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          433                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         4512                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         4512                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         4512                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         4512                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         4512                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         4512                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst    469465401                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total    469465401                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst    469465401                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total    469465401                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst    469465401                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total    469465401                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.007279                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.007279                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.007279                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.007279                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.007279                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.007279                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 104048.182846                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 104048.182846                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 104048.182846                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 104048.182846                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 104048.182846                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 104048.182846                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    670596                       # number of replacements
system.l2.tags.tagsinuse                 15410.354318                       # Cycle average of tags in use
system.l2.tags.total_refs                     7913661                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    686959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.519845                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                2198794680                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10098.312631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      128.084318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      343.457449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       26.491090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      333.607285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.813923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      297.959991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        5.262593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      304.569027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       12.993954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      338.688406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        5.565253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      322.899797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        7.378103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      298.208663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        6.556045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      288.523839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        7.147207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      314.792620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        4.695280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      314.879477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        3.908734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      296.593617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        5.194879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      294.558492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        7.403320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      319.440764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       12.975567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      341.331163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        3.681936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      308.379243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       13.408739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      338.590909                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.616352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.007818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.020963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.020362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.018186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.018589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.020672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.019708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.018201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.017610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.019213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.019219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.018103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.017978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.019497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.020833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.018822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.020666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940573                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 307966941                       # Number of tag accesses
system.l2.tags.data_accesses                307966941                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3373179                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3373179                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11253                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data            1139                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data             516                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data             807                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data             808                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data             489                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data             903                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data             772                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data            1108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data             830                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data             605                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data             816                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data            1317                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data             676                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data             436                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data             820                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data             208                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12250                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            36474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            34162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            34283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            33713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            34820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            35244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            34100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            33562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            35706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            35332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            33097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            32911                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            35683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            34442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            33558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            34739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                551826                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          8525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst          2706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          2892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          2794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          3123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          3000                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          2392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          2375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          2956                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          2824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          2342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          2338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          2875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          2740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          2829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          3089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              49800                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       241398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data       225563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data       225571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data       226862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data       224463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data       225945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data       226859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data       226829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data       226592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data       225652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data       225297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data       226528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data       225391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data       222736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data       224572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data       224784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3625042                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                8525                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              277872                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                2706                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data              259725                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                2892                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data              259854                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                2794                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data              260575                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                3123                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data              259283                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                3000                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data              261189                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                2392                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data              260959                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                2375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data              260391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                2956                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data              262298                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2824                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data              260984                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                2342                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data              258394                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                2338                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data              259439                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                2875                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data              261074                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                2740                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data              257178                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                2829                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data              258130                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                3089                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data              259523                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4226668                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               8525                       # number of overall hits
system.l2.overall_hits::cpu00.data             277872                       # number of overall hits
system.l2.overall_hits::cpu01.inst               2706                       # number of overall hits
system.l2.overall_hits::cpu01.data             259725                       # number of overall hits
system.l2.overall_hits::cpu02.inst               2892                       # number of overall hits
system.l2.overall_hits::cpu02.data             259854                       # number of overall hits
system.l2.overall_hits::cpu03.inst               2794                       # number of overall hits
system.l2.overall_hits::cpu03.data             260575                       # number of overall hits
system.l2.overall_hits::cpu04.inst               3123                       # number of overall hits
system.l2.overall_hits::cpu04.data             259283                       # number of overall hits
system.l2.overall_hits::cpu05.inst               3000                       # number of overall hits
system.l2.overall_hits::cpu05.data             261189                       # number of overall hits
system.l2.overall_hits::cpu06.inst               2392                       # number of overall hits
system.l2.overall_hits::cpu06.data             260959                       # number of overall hits
system.l2.overall_hits::cpu07.inst               2375                       # number of overall hits
system.l2.overall_hits::cpu07.data             260391                       # number of overall hits
system.l2.overall_hits::cpu08.inst               2956                       # number of overall hits
system.l2.overall_hits::cpu08.data             262298                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2824                       # number of overall hits
system.l2.overall_hits::cpu09.data             260984                       # number of overall hits
system.l2.overall_hits::cpu10.inst               2342                       # number of overall hits
system.l2.overall_hits::cpu10.data             258394                       # number of overall hits
system.l2.overall_hits::cpu11.inst               2338                       # number of overall hits
system.l2.overall_hits::cpu11.data             259439                       # number of overall hits
system.l2.overall_hits::cpu12.inst               2875                       # number of overall hits
system.l2.overall_hits::cpu12.data             261074                       # number of overall hits
system.l2.overall_hits::cpu13.inst               2740                       # number of overall hits
system.l2.overall_hits::cpu13.data             257178                       # number of overall hits
system.l2.overall_hits::cpu14.inst               2829                       # number of overall hits
system.l2.overall_hits::cpu14.data             258130                       # number of overall hits
system.l2.overall_hits::cpu15.inst               3089                       # number of overall hits
system.l2.overall_hits::cpu15.data             259523                       # number of overall hits
system.l2.overall_hits::total                 4226668                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data          2028                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data          1843                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          1218                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          1787                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          1267                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          2220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          1825                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          2114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data          1555                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data          2270                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data          2123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data          2140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data          1341                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data          2356                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          1402                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          1523                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29012                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          30059                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data          22242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data          21093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data          21899                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data          22534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data          21803                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data          21750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data          21997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data          22512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data          21411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data          22253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data          22347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data          22676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data          22357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data          21375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data          22470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              360778                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         3720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst         1686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst         1067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst         1301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst          965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst         1202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst         1222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst         1178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst         1164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst         1248                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst         1232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst         1230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst         1484                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst         1065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst         1423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22156                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        21282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        20940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        19677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        20225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        21547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        20385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        19996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        19916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        21174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        20017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        20052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        19683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        21055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        21388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        20007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        21528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          328872                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              3720                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             51341                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst              1686                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             43182                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               969                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             40770                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst              1067                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             42124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst              1301                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             44081                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst               965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             42188                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst              1202                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             41746                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst              1222                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             41913                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst              1178                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             43686                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst              1164                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             41428                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst              1248                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             42305                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst              1232                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             42030                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst              1230                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             43731                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst              1484                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             43745                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst              1065                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             41382                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst              1423                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             43998                       # number of demand (read+write) misses
system.l2.demand_misses::total                 711806                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             3720                       # number of overall misses
system.l2.overall_misses::cpu00.data            51341                       # number of overall misses
system.l2.overall_misses::cpu01.inst             1686                       # number of overall misses
system.l2.overall_misses::cpu01.data            43182                       # number of overall misses
system.l2.overall_misses::cpu02.inst              969                       # number of overall misses
system.l2.overall_misses::cpu02.data            40770                       # number of overall misses
system.l2.overall_misses::cpu03.inst             1067                       # number of overall misses
system.l2.overall_misses::cpu03.data            42124                       # number of overall misses
system.l2.overall_misses::cpu04.inst             1301                       # number of overall misses
system.l2.overall_misses::cpu04.data            44081                       # number of overall misses
system.l2.overall_misses::cpu05.inst              965                       # number of overall misses
system.l2.overall_misses::cpu05.data            42188                       # number of overall misses
system.l2.overall_misses::cpu06.inst             1202                       # number of overall misses
system.l2.overall_misses::cpu06.data            41746                       # number of overall misses
system.l2.overall_misses::cpu07.inst             1222                       # number of overall misses
system.l2.overall_misses::cpu07.data            41913                       # number of overall misses
system.l2.overall_misses::cpu08.inst             1178                       # number of overall misses
system.l2.overall_misses::cpu08.data            43686                       # number of overall misses
system.l2.overall_misses::cpu09.inst             1164                       # number of overall misses
system.l2.overall_misses::cpu09.data            41428                       # number of overall misses
system.l2.overall_misses::cpu10.inst             1248                       # number of overall misses
system.l2.overall_misses::cpu10.data            42305                       # number of overall misses
system.l2.overall_misses::cpu11.inst             1232                       # number of overall misses
system.l2.overall_misses::cpu11.data            42030                       # number of overall misses
system.l2.overall_misses::cpu12.inst             1230                       # number of overall misses
system.l2.overall_misses::cpu12.data            43731                       # number of overall misses
system.l2.overall_misses::cpu13.inst             1484                       # number of overall misses
system.l2.overall_misses::cpu13.data            43745                       # number of overall misses
system.l2.overall_misses::cpu14.inst             1065                       # number of overall misses
system.l2.overall_misses::cpu14.data            41382                       # number of overall misses
system.l2.overall_misses::cpu15.inst             1423                       # number of overall misses
system.l2.overall_misses::cpu15.data            43998                       # number of overall misses
system.l2.overall_misses::total                711806                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data     18428553                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data     22107762                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data      7849521                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data     15858099                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data     11582136                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data     29288547                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data     13527972                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data     14728446                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data     19142574                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data     29693736                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data     16372422                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data     15585264                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data     15174081                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data     32052888                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data     10999314                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data     14376663                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    286767978                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   6523409436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   4834747172                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   4629574044                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   4724453000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   4890806395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   4795137214                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   4675390567                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   4725711146                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   4887526923                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   4693672646                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   4726030523                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   4760639811                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   4910305523                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   4879576644                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   4674356918                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   4867299883                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   78198637845                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    780211509                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst    340400146                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst    182298136                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst    200128378                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst    247695440                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst    176855888                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst    226628015                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst    231758614                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst    217062624                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst    216124141                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst    233297557                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst    237680821                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst    230438863                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst    291304557                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst    195153318                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst    274549120                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4281587127                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data   4720316643                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   4656698556                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   4367089290                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   4481305805                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   4786893010                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   4521662340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   4448736912                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   4425645755                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   4700810395                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   4445564399                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   4461128768                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   4379619475                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   4675705609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   4749596517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   4438661885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4786470715                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  73045906074                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    780211509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  11243726079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst    340400146                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   9491445728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst    182298136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   8996663334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst    200128378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   9205758805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst    247695440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   9677699405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst    176855888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   9316799554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst    226628015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   9124127479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst    231758614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   9151356901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst    217062624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   9588337318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst    216124141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   9139237045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst    233297557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   9187159291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst    237680821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   9140259286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst    230438863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   9586011132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst    291304557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   9629173161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst    195153318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   9113018803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst    274549120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   9653770598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155526131046                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    780211509                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  11243726079                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst    340400146                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   9491445728                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst    182298136                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   8996663334                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst    200128378                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   9205758805                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst    247695440                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   9677699405                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst    176855888                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   9316799554                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst    226628015                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   9124127479                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst    231758614                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   9151356901                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst    217062624                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   9588337318                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst    216124141                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   9139237045                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst    233297557                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   9187159291                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst    237680821                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   9140259286                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst    230438863                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   9586011132                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst    291304557                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   9629173161                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst    195153318                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   9113018803                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst    274549120                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   9653770598                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155526131046                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3373179                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3373179                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11253                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data         3167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         2359                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         2025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         2595                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         1756                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         3123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         2597                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         3222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data         2385                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data         2875                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data         2939                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data         3457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data         2017                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data         2792                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         2222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         1731                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            41262                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        66533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        56404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        55376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        55612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        57354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        57047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        55850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        55559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        58218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        56743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        55350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        55258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        58359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        56799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        54933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        57209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            912604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst        12245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         4392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         3861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         3861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         4424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         3965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         3594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         3597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         4134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         3988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         3590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         3570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         4105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         4224                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         3894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         4512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          71956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       262680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data       246503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data       245248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data       247087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data       246010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data       246330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data       246855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data       246745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       247766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data       245669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data       245349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data       246211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       246446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data       244124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data       244579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       246312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3953914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst           12245                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          329213                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            4392                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data          302907                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            3861                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data          300624                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            3861                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data          302699                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            4424                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data          303364                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            3965                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data          303377                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            3594                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data          302705                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            3597                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data          302304                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            4134                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          305984                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            3988                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data          302412                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            3590                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data          300699                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            3570                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          301469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            4105                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          304805                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            4224                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data          300923                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            3894                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data          299512                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            4512                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          303521                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4938474                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst          12245                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         329213                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           4392                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data         302907                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           3861                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data         300624                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           3861                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data         302699                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           4424                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data         303364                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           3965                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data         303377                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           3594                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data         302705                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           3597                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data         302304                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           4134                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         305984                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           3988                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data         302412                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           3590                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data         300699                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           3570                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         301469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           4105                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         304805                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           4224                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data         300923                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           3894                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data         299512                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           4512                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         303521                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4938474                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.640354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.781263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.601481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.688632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.721526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.710855                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.702734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.656114                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.651992                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.789565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.722355                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.619034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.664849                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.843840                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.630963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.879838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.703117                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.451791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.394334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.380905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.393782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.392893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.382194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.389436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.395921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.386685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.377333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.402042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.404412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.388560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.393616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.389110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.392770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395328                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.303797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.383880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.250971                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.276353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.294078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.243380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.334446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.339728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.284954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.291876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.347632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.345098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.299635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.351326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.273498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.315381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.307910                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.081019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.084948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.080233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.081854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.087586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.082755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.081003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.080715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.085460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.081480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.081728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.079944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.085435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.087611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.081802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.087401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083176                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.303797                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.155951                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.383880                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.142559                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.250971                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.135618                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.276353                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.139161                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.294078                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.145307                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.243380                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.139061                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.334446                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.137910                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.339728                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.138645                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.284954                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.142772                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.291876                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.136992                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.347632                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.140689                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.345098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.139417                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.299635                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.143472                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.351326                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.145369                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.273498                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.138165                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.315381                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.144959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144135                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.303797                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.155951                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.383880                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.142559                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.250971                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.135618                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.276353                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.139161                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.294078                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.145307                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.243380                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.139061                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.334446                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.137910                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.339728                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.138645                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.284954                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.142772                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.291876                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.136992                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.347632                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.140689                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.345098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.139417                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.299635                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.143472                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.351326                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.145369                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.273498                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.138165                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.315381                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.144959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144135                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  9087.057692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data 11995.530114                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  6444.598522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  8874.146055                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data  9141.385951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 13193.039189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  7412.587397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  6967.098392                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 12310.336977                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 13080.940969                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  7711.927461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  7282.833645                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data 11315.496644                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 13604.791171                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  7845.445078                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data  9439.699934                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9884.460844                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 217020.174856                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 217370.163295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 219483.906699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 215738.298552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 217041.199743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 219930.157043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 214960.485839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 214834.347684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 217107.628065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 219217.815422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 212377.231070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 213032.613371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 216541.961678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218257.218947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 218683.364585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 216613.256920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216750.017587                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 209734.276613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 201898.069988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 188130.171311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 187561.741331                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 190388.501153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 183270.350259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 188542.441764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 189655.166939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 184263.687606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 185673.660653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 186937.145032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 192922.744318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 187348.669106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 196296.871294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 183242.552113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 192936.837667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 193247.297662                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221798.545390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 222382.930086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 221938.775728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 221572.598517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 222160.533253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 221813.212656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 222481.341868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 222215.593242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 222008.614102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 222089.443923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 222477.995611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 222507.721130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 222071.033436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 222068.286750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 221855.444844                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 222336.989734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 222110.444410                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 209734.276613                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 219000.916986                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 201898.069988                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 219800.975592                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 188130.171311                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 220668.710670                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 187561.741331                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 218539.521532                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 190388.501153                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 219543.554026                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 183270.350259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 220840.038731                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 188542.441764                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 218562.915704                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 189655.166939                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 218341.729320                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 184263.687606                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 219483.068214                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 185673.660653                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 220605.316332                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 186937.145032                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 217164.857369                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 192922.744318                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 217469.885463                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 187348.669106                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 219204.023050                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 196296.871294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 220120.543171                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 183242.552113                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 220216.973636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 192936.837667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219413.850584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 218495.111092                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 209734.276613                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 219000.916986                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 201898.069988                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 219800.975592                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 188130.171311                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 220668.710670                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 187561.741331                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 218539.521532                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 190388.501153                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 219543.554026                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 183270.350259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 220840.038731                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 188542.441764                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 218562.915704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 189655.166939                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 218341.729320                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 184263.687606                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 219483.068214                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 185673.660653                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 220605.316332                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 186937.145032                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 217164.857369                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 192922.744318                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 217469.885463                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 187348.669106                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 219204.023050                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 196296.871294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 220120.543171                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 183242.552113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 220216.973636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 192936.837667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219413.850584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 218495.111092                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1867392                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            49438                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    210075                       # number of cycles access was blocked
system.l2.blocked::no_targets                     425                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.889168                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   116.324706                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               483017                       # number of writebacks
system.l2.writebacks::total                    483017                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu00.data           21                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu01.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu02.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu03.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu04.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu05.data           36                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu06.data           44                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu07.data           23                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu08.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu09.data           46                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu10.data           85                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu11.data           14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu12.data            9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu13.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu14.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu15.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              330                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst          871                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst          769                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst          757                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst          828                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst          859                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst          732                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst          973                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst          974                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst          849                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst          848                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst          987                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst          938                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst          928                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst          832                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst          867                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst          943                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13955                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data          238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          210                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          292                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data          264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          236                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          187                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data          219                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data          254                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data          186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data          180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data          219                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          177                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data          210                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3460                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst            871                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data            259                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst            769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst            757                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst            828                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst            859                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data            266                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst            732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst            973                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst            974                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data            242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst            849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data            257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst            848                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data            232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst            987                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            274                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst            938                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data            194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst            928                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data            228                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst            832                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            259                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst            867                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst            943                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data            214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17745                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst           871                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data           259                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst           769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst           757                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst           828                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst           859                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data           266                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst           732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst           973                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst           974                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data           242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst           849                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data           257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst           848                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data           232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst           987                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           274                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst           938                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data           194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst           928                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data           228                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst           832                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           259                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst           867                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst           943                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data           214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17745                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data         2028                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         1843                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         1218                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         1787                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         1267                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         2220                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         1825                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         2114                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data         1555                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data         2270                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data         2123                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data         2140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data         1341                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data         2356                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         1402                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         1523                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29012                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        30038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data        22234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data        21088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data        21896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data        22532                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data        21767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data        21706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data        21974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data        22509                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data        21365                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data        22168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data        22333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data        22667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data        22337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data        21368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data        22466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         360448                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2849                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          917                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst          212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst          239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst          442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst          233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst          248                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst          329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst          316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst          261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst          294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst          302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst          652                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8201                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        21044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        20780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        19467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        19933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        21283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        20149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        19809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        19697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        20920                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        19831                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        19863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        19503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        20836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        21149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        19830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        21318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       325412                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        51082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        43014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst          212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        40555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst          239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        41829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst          442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        43815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst          233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        41916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst          229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        41515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst          248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        41671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst          329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        43429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst          316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        41196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst          261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        42031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst          294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        41836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst          302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        43503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst          652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        43486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst          198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        41198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst          480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        43784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            694061                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        51082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        43014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst          212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        40555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst          239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        41829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst          442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        43815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst          233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        41916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        41515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst          248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        41671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst          329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        43429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst          316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        41196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        42031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst          294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        41836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst          302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        43503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst          652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        43486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        41198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst          480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        43784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           694061                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data     29147969                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data     25958652                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data     17723082                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data     25958323                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data     18197871                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data     31546938                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data     26702509                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data     30919524                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data     22345439                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data     32455272                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data     31086042                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data     31292379                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data     19395282                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data     33312772                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data     20431429                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data     21870638                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    418344121                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        14962                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        14112                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        29074                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   6363338182                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   4717130024                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   4518468998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   4609373499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   4772529659                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   4676853557                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   4556349358                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   4607306691                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   4769044917                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   4576472140                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   4600978849                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   4642300917                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   4790626108                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   4759953072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   4561579435                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   4749258803                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  76271564209                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    614751818                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst    198886259                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     46044981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst     51892369                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     96051573                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst     50688780                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     49743211                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst     54054894                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     71456863                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     68576727                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     56824306                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst     64072516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     65707763                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst    141589116                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     43078564                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst    104203878                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1777623618                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data   4582228344                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   4523332700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   4240686309                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   4342062783                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   4633612389                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   4386496068                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   4319295030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   4293736523                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   4556491273                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   4318191820                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   4331136694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   4250786342                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   4537725345                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   4603609558                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   4319027419                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4640041178                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70878459775                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    614751818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  10945566526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst    198886259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   9240462724                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     46044981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   8759155307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst     51892369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   8951436282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     96051573                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   9406142048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst     50688780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   9063349625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     49743211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   8875644388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst     54054894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   8901043214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     71456863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   9325536190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     68576727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   8894663960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     56824306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   8932115543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst     64072516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   8893087259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     65707763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   9328351453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst    141589116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   9363562630                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     43078564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   8880606854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst    104203878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   9389299981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148927647602                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    614751818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  10945566526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst    198886259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   9240462724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     46044981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   8759155307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst     51892369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   8951436282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     96051573                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   9406142048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst     50688780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   9063349625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     49743211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   8875644388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst     54054894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   8901043214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     71456863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   9325536190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     68576727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   8894663960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     56824306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   8932115543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst     64072516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   8893087259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     65707763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   9328351453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst    141589116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   9363562630                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     43078564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   8880606854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst    104203878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   9389299981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 148927647602                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.640354                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.781263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.601481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.688632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.721526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.710855                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.702734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.656114                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.651992                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.789565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.722355                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.619034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.664849                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.843840                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.630963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.879838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.703117                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.451475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.394192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.380815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.393728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.392858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.381563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.388648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.395507                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.386633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.376522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.400506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.404159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.388406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.393264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.388983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.392700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.232666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.208789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.054908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.061901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.099910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.058764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.063717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.068946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.079584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.079238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.072702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.082353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.073569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.154356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.050847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.106383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113972                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.080113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.084299                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.079377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.080672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.086513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.081797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.080245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.079827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.084435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.080722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.080958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.079213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.084546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.086632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.081078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.086549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082301                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.232666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.155164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.208789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.142004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.054908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.134903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.061901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.138187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.099910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.144430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.058764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.138165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.063717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.137147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.068946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.137845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.079584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.141932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.079238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.136225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.072702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.139778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.082353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.138774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.073569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.142724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.154356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.144509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.050847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.137550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.106383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.144254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.232666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.155164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.208789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.142004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.054908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.134903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.061901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.138187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.099910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.144430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.058764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.138165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.063717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.137147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.068946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.137845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.079584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.141932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.079238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.136225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.072702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.139778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.082353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.138774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.073569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.142724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.154356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.144509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.050847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.137550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.106383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.144254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140542                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 14372.765779                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14084.998372                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14550.970443                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14526.202015                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 14362.960537                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 14210.332432                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14631.511781                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14626.075686                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 14370.057235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14297.476652                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14642.506830                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14622.607009                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14463.297539                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14139.546689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 14573.059201                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 14360.235062                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14419.692575                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14962                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        14112                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        14537                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 211842.938345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 212158.407124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 214267.308327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 210512.125457                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 211811.186712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 214859.813341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 209911.976320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 209670.824201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 211872.802746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 214204.172244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 207550.471355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 207867.322662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 211348.043764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 213097.240990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 213477.135670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 211397.614306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 211602.129042                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215778.103896                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 216887.959651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 217193.306604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 217122.882845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 217311.251131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 217548.412017                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 217219.262009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 217963.282258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 217194.112462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 217014.958861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 217717.647510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 217933.727891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 217575.374172                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 217161.220859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 217568.505051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 217091.412500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 216756.934276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 217745.121840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 217677.223292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 217839.744645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 217832.879296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 217714.250294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 217702.916671                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 218047.101318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 217989.365030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 217805.510182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 217749.574908                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 218050.480491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 217955.511562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 217782.940344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 217675.046480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 217802.693848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 217658.372174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 217811.450638                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215778.103896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214274.431816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 216887.959651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214824.539080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 217193.306604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 215982.130613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 217122.882845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 214000.723948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 217311.251131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 214678.581490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 217548.412017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 216226.491674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 217219.262009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 213793.674286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 217963.282258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 213602.822442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 217194.112462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 214730.622165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 217014.958861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 215910.864162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 217717.647510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 212512.563180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 217933.727891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 212570.208887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 217575.374172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 214430.072708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 217161.220859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 215323.612887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 217568.505051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 215559.174086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 217091.412500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214445.915883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214574.291888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215778.103896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214274.431816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 216887.959651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214824.539080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 217193.306604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 215982.130613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 217122.882845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 214000.723948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 217311.251131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 214678.581490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 217548.412017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 216226.491674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 217219.262009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 213793.674286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 217963.282258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 213602.822442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 217194.112462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 214730.622165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 217014.958861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 215910.864162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 217717.647510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 212512.563180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 217933.727891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 212570.208887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 217575.374172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 214430.072708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 217161.220859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 215323.612887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 217568.505051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 215559.174086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 217091.412500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214445.915883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214574.291888                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             333605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       483017                       # Transaction distribution
system.membus.trans_dist::CleanEvict           181352                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            61174                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             25                       # Transaction distribution
system.membus.trans_dist::ReadExReq            353104                       # Transaction distribution
system.membus.trans_dist::ReadExResp           349571                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        333606                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2095454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2095454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74636352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74636352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            24834                       # Total snoops (count)
system.membus.snoop_fanout::samples           1840031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1840031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1840031                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4275340217                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3415880000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10479586                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4897123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       962868                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6263                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5738                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4229843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3856196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63763                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1808665                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           62540                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          62568                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           934941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          934941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4157888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        36221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1018274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        12664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       928125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        11071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       938291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        11071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       934630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       927575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        11383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       937550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        10270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       946866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        10279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       941507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        11890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       941651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        11452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       932758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        10258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       939905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        10198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       940420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        11803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       938422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        12160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       924426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        11170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       939550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        13024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       927497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15265121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      1534464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     35646016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       529408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     32550144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       461440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     32728384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       461440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     32667392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       533504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     32694912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       474752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     32731392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       427264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     32949120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       427648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     32951232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       496384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     33135616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       477696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     32770048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       426752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     32785408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       424192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     32995264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       492672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     33036608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       507904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     32286464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       465664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     32707520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       544768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     32705088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              536026560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          918208                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6003385                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.550519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.230896                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5302891     88.33%     88.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 309996      5.16%     93.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  79897      1.33%     94.83% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  34250      0.57%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  24110      0.40%     95.80% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  21615      0.36%     96.16% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  20545      0.34%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  21144      0.35%     96.85% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  19830      0.33%     97.18% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  20095      0.33%     97.52% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 21052      0.35%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 21746      0.36%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 20736      0.35%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 21300      0.35%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 24646      0.41%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 35863      0.60%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  3669      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6003385                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20254734818                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             84.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44076249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1221798475                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16441762                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1107041196                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14460482                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1129391519                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14505835                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1123427199                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          16621692                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1107307399                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         14804441                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy       1122588004                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         13714804                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1143956153                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         13744040                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy       1136001282                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         15518368                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1126609270                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         15026956                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       1117338258                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         13742708                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1136888833                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy         13620431                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy       1134769436                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         15503940                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1124470327                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         15911638                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy       1105640554                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            4.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         14676810                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1133266361                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy         17046270                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy       1107608889                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
