
*** Running vivado
    with args -log bram_test_LFSR_beta_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_test_LFSR_beta_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bram_test_LFSR_beta_0_0.tcl -notrace
Command: synth_design -top bram_test_LFSR_beta_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18998 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1390.504 ; gain = 82.992 ; free physical = 61886 ; free virtual = 79445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram_test_LFSR_beta_0_0' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_LFSR_beta_0_0/synth/bram_test_LFSR_beta_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'LFSR_beta_v1_0' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LFSR_beta_v1_0_S00_AXI' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:174]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:227]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:228]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:229]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:230]
INFO: [Synth 8-256] done synthesizing module 'LFSR_beta_v1_0_S00_AXI' (1#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'LFSR_beta_v1_0' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/e568/hdl/LFSR_beta_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'bram_test_LFSR_beta_0_0' (3#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_LFSR_beta_0_0/synth/bram_test_LFSR_beta_0_0.v:56]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design LFSR_beta_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1432.051 ; gain = 124.539 ; free physical = 61899 ; free virtual = 79458
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1432.051 ; gain = 124.539 ; free physical = 61898 ; free virtual = 79458
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1820.184 ; gain = 0.000 ; free physical = 61607 ; free virtual = 79166
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61707 ; free virtual = 79266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61707 ; free virtual = 79266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61709 ; free virtual = 79268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61700 ; free virtual = 79259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LFSR_beta_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design bram_test_LFSR_beta_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_beta_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[31]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[30]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[29]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[28]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[27]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[26]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[25]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[24]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[23]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[22]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[21]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[20]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[19]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[18]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[17]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[16]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[15]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[14]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[13]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[12]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[11]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[10]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_beta_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module bram_test_LFSR_beta_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61691 ; free virtual = 79250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61565 ; free virtual = 79124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61565 ; free virtual = 79124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[0]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[1]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[2]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[3]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[4]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[5]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[6]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[7]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[8]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg1_reg[9]' (FDSE) to 'inst/LFSR_beta_v1_0_S00_AXI_inst/my_slv_reg0_reg[9]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61564 ; free virtual = 79123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61561 ; free virtual = 79120
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61561 ; free virtual = 79120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61560 ; free virtual = 79119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61560 ; free virtual = 79119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61560 ; free virtual = 79119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61560 ; free virtual = 79119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |    23|
|5     |LUT4   |    15|
|6     |LUT6   |     2|
|7     |FDRE   |    39|
|8     |FDSE   |    33|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   117|
|2     |  inst                          |LFSR_beta_v1_0         |   117|
|3     |    LFSR_beta_v1_0_S00_AXI_inst |LFSR_beta_v1_0_S00_AXI |   117|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61560 ; free virtual = 79119
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1820.184 ; gain = 124.539 ; free physical = 61618 ; free virtual = 79177
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1820.184 ; gain = 512.672 ; free physical = 61625 ; free virtual = 79184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 1820.184 ; gain = 537.496 ; free physical = 61613 ; free virtual = 79172
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/bram_test_LFSR_beta_0_0_synth_1/bram_test_LFSR_beta_0_0.dcp' has been generated.
