\hypertarget{struct_u_c_p_d___type_def}{}\doxysection{UCPD\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_c_p_d___type_def}\index{UCPD\_TypeDef@{UCPD\_TypeDef}}


UCPD.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ac44fb93db5d36eebfa801874f4fea43a}{CFG1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a859170b9c6e09a15757a2eae0ecd9c4f}{CFG2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a32ebb3fc99f01285a451920a90d162ae}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a97d07249a7df8c7709b17abd6eb0b967}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_af9b5bda894e8b19426a81752b1b95ac1}{IMR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_af8c4ad9b40e790317deaac7b96ab6fc6}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a92695d71b525fab6922727602eb76b55}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a9bcd3a75d358b59c7396be62557c3857}{TX\+\_\+\+ORDSET}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a6d5cd232432f417df4fd886515080c96}{TX\+\_\+\+PAYSZ}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ac5453e4fb882ca63eb80e3b60f498420}{TXDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ab31d63c60a3a5af13d123cd0f9ead6a3}{RX\+\_\+\+ORDSET}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a045d7546bc5e0dcb76635ae9d911867a}{RX\+\_\+\+PAYSZ}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ad959e21d02503d1334ed26a53b675bdc}{RXDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ab704980ffcdb57a70d3e33132a567580}{RX\+\_\+\+ORDEXT1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a6c114878ab3295a1249a3f9f487e81ad}{RX\+\_\+\+ORDEXT2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UCPD. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_u_c_p_d___type_def_ac44fb93db5d36eebfa801874f4fea43a}\label{struct_u_c_p_d___type_def_ac44fb93db5d36eebfa801874f4fea43a}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!CFG1@{CFG1}}
\index{CFG1@{CFG1}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFG1}{CFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+CFG1}

UCPD configuration register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a859170b9c6e09a15757a2eae0ecd9c4f}\label{struct_u_c_p_d___type_def_a859170b9c6e09a15757a2eae0ecd9c4f}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!CFG2@{CFG2}}
\index{CFG2@{CFG2}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFG2}{CFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+CFG2}

UCPD configuration register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a97d07249a7df8c7709b17abd6eb0b967}\label{struct_u_c_p_d___type_def_a97d07249a7df8c7709b17abd6eb0b967}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!CR@{CR}}
\index{CR@{CR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+CR}

UCPD control register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_u_c_p_d___type_def_a92695d71b525fab6922727602eb76b55}\label{struct_u_c_p_d___type_def_a92695d71b525fab6922727602eb76b55}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+ICR}

UCPD interrupt flag clear register Address offset\+: 0x18 \mbox{\Hypertarget{struct_u_c_p_d___type_def_af9b5bda894e8b19426a81752b1b95ac1}\label{struct_u_c_p_d___type_def_af9b5bda894e8b19426a81752b1b95ac1}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+IMR}

UCPD interrupt mask register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a32ebb3fc99f01285a451920a90d162ae}\label{struct_u_c_p_d___type_def_a32ebb3fc99f01285a451920a90d162ae}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+RESERVED0}

UCPD reserved register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ab704980ffcdb57a70d3e33132a567580}\label{struct_u_c_p_d___type_def_ab704980ffcdb57a70d3e33132a567580}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RX\_ORDEXT1@{RX\_ORDEXT1}}
\index{RX\_ORDEXT1@{RX\_ORDEXT1}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_ORDEXT1}{RX\_ORDEXT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+RX\+\_\+\+ORDEXT1}

UCPD Rx ordered set extension 1 register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a6c114878ab3295a1249a3f9f487e81ad}\label{struct_u_c_p_d___type_def_a6c114878ab3295a1249a3f9f487e81ad}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RX\_ORDEXT2@{RX\_ORDEXT2}}
\index{RX\_ORDEXT2@{RX\_ORDEXT2}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_ORDEXT2}{RX\_ORDEXT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+RX\+\_\+\+ORDEXT2}

UCPD Rx ordered set extension 2 register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ab31d63c60a3a5af13d123cd0f9ead6a3}\label{struct_u_c_p_d___type_def_ab31d63c60a3a5af13d123cd0f9ead6a3}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RX\_ORDSET@{RX\_ORDSET}}
\index{RX\_ORDSET@{RX\_ORDSET}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_ORDSET}{RX\_ORDSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+RX\+\_\+\+ORDSET}

UCPD Rx ordered set type register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a045d7546bc5e0dcb76635ae9d911867a}\label{struct_u_c_p_d___type_def_a045d7546bc5e0dcb76635ae9d911867a}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RX\_PAYSZ@{RX\_PAYSZ}}
\index{RX\_PAYSZ@{RX\_PAYSZ}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_PAYSZ}{RX\_PAYSZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+RX\+\_\+\+PAYSZ}

UCPD Rx payload size register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_u_c_p_d___type_def_ad959e21d02503d1334ed26a53b675bdc}\label{struct_u_c_p_d___type_def_ad959e21d02503d1334ed26a53b675bdc}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXDR}{RXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+RXDR}

UCPD Rx data register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_u_c_p_d___type_def_af8c4ad9b40e790317deaac7b96ab6fc6}\label{struct_u_c_p_d___type_def_af8c4ad9b40e790317deaac7b96ab6fc6}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!SR@{SR}}
\index{SR@{SR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+SR}

UCPD status register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a9bcd3a75d358b59c7396be62557c3857}\label{struct_u_c_p_d___type_def_a9bcd3a75d358b59c7396be62557c3857}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!TX\_ORDSET@{TX\_ORDSET}}
\index{TX\_ORDSET@{TX\_ORDSET}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TX\_ORDSET}{TX\_ORDSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+TX\+\_\+\+ORDSET}

UCPD Tx ordered set type register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_u_c_p_d___type_def_a6d5cd232432f417df4fd886515080c96}\label{struct_u_c_p_d___type_def_a6d5cd232432f417df4fd886515080c96}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!TX\_PAYSZ@{TX\_PAYSZ}}
\index{TX\_PAYSZ@{TX\_PAYSZ}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TX\_PAYSZ}{TX\_PAYSZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+TX\+\_\+\+PAYSZ}

UCPD Tx payload size register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ac5453e4fb882ca63eb80e3b60f498420}\label{struct_u_c_p_d___type_def_ac5453e4fb882ca63eb80e3b60f498420}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXDR}{TXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UCPD\+\_\+\+Type\+Def\+::\+TXDR}

UCPD Tx data register, Address offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
