Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/q13/Documents/papala/citac_na_sedmiseg/citac.vhd" in Library work.
Architecture behavioral of Entity citac is up to date.
Compiling vhdl file "/home/q13/Documents/papala/puls.vhd" in Library work.
Architecture behavioral of Entity puls is up to date.
Compiling vhdl file "/home/q13/Documents/papala/citac_na_sedmiseg/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <citac> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <puls> in library <work> (architecture <Behavioral>) with generics.
	div_factor = 9000000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <citac> in library <work> (Architecture <Behavioral>).
Entity <citac> analyzed. Unit <citac> generated.

Analyzing generic Entity <puls> in library <work> (Architecture <Behavioral>).
	div_factor = 9000000
Entity <puls> analyzed. Unit <puls> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <citac>.
    Related source file is "/home/q13/Documents/papala/citac_na_sedmiseg/citac.vhd".
    Found 16x7-bit ROM for signal <seg>.
    Found 4-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <citac> synthesized.


Synthesizing Unit <puls>.
    Related source file is "/home/q13/Documents/papala/puls.vhd".
    Found 1-bit register for signal <pulse>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <puls> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/q13/Documents/papala/citac_na_sedmiseg/top.vhd".
WARNING:Xst:646 - Signal <tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit updown counter                                  : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit updown counter                                  : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 129
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT3_L                      : 1
#      LUT4                        : 17
#      LUT4_L                      : 1
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 37
#      FDR                         : 33
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       28  out of   2448     1%  
 Number of Slice Flip Flops:             37  out of   4896     0%  
 Number of 4 input LUTs:                 56  out of   4896     1%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     92    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.364ns (Maximum Frequency: 157.146MHz)
   Minimum input arrival time before clock: 4.741ns
   Maximum output required time after clock: 6.123ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 6.364ns (frequency: 157.146MHz)
  Total number of paths / destination ports: 1618 / 77
-------------------------------------------------------------------------
Delay:               6.364ns (Levels of Logic = 10)
  Source:            Inst_puls/counter_8 (FF)
  Destination:       Inst_puls/pulse (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: Inst_puls/counter_8 to Inst_puls/pulse
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Inst_puls/counter_8 (Inst_puls/counter_8)
     LUT4:I0->O            1   0.704   0.000  Inst_puls/counter_cmp_eq0000_wg_lut<0> (Inst_puls/counter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<0> (Inst_puls/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<1> (Inst_puls/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<2> (Inst_puls/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<3> (Inst_puls/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<4> (Inst_puls/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<5> (Inst_puls/counter_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<6> (Inst_puls/counter_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  Inst_puls/counter_cmp_eq0000_wg_cy<7> (Inst_puls/counter_cmp_eq0000)
     INV:I->O              1   0.704   0.420  Inst_puls/pulse_not00011_INV_0 (Inst_puls/pulse_not0001)
     FDR:R                     0.911          Inst_puls/pulse
    ----------------------------------------
    Total                      6.364ns (4.059ns logic, 2.305ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.741ns (Levels of Logic = 3)
  Source:            sw0 (PAD)
  Destination:       Inst_citac/tmp_0 (FF)
  Destination Clock: mclk rising

  Data Path: sw0 to Inst_citac/tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.482  sw0_IBUF (sw0_IBUF)
     LUT3_L:I2->LO         1   0.704   0.135  Inst_citac/tmp_and0000_SW0 (N01)
     LUT4:I2->O            4   0.704   0.587  Inst_citac/tmp_and0000 (Inst_citac/tmp_and0000)
     FDRE:R                    0.911          Inst_citac/tmp_0
    ----------------------------------------
    Total                      4.741ns (3.537ns logic, 1.204ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              6.123ns (Levels of Logic = 2)
  Source:            Inst_citac/tmp_0 (FF)
  Destination:       seg<2> (PAD)
  Source Clock:      mclk rising

  Data Path: Inst_citac/tmp_0 to seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.591   1.136  Inst_citac/tmp_0 (Inst_citac/tmp_0)
     LUT4:I0->O            1   0.704   0.420  Inst_citac/Mrom_seg21 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      6.123ns (4.567ns logic, 1.556ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.43 secs
 
--> 


Total memory usage is 606712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

