<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_MMFR4</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_MMFR4, Memory Model Feature Register 4</h1><p>The ID_MMFR4 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the implemented memory model and memory management support in AArch32 state.</p>
        
          <p>Must be interpreted with <a href="AArch32-id_mmfr0.html">ID_MMFR0</a>, <a href="AArch32-id_mmfr1.html">ID_MMFR1</a>, <a href="AArch32-id_mmfr2.html">ID_MMFR2</a>, and <a href="AArch32-id_mmfr3.html">ID_MMFR3</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section G4.14.6</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register ID_MMFR4
                is architecturally mapped to
              AArch64 System register <a href="AArch64-id_mmfr4_el1.html">ID_MMFR4_EL1</a>.
          </p>
          <p>In an implementation that does not include <a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2-ns.html">HACTLR2</a> this register is RAZ.</p>
        <h2>Attributes</h2>
          <p>ID_MMFR4 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_MMFR4 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#AC2">AC2</a></td><td class="lr" colspan="4"><a href="#SpecSEI">SpecSEI</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, RAZ.</p>
            <h4 id="AC2">AC2, bits [7:4]
                  </h4>
              <p>Indicates the extension of the <a href="AArch32-actlr.html">ACTLR</a> and <a href="AArch32-hactlr.html">HACTLR</a> registers using <a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2-ns.html">HACTLR2</a>. Defined values are:</p>
            <table class="valuetable"><tr><th>AC2</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p><a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2-ns.html">HACTLR2</a> are not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p><a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2-ns.html">HACTLR2</a> are implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <h4 id="SpecSEI">SpecSEI, bits [3:0]
                  </h4>
              <p>Describes whether the PE can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches. The defined values of this field are:</p>
            <table class="valuetable"><tr><th>SpecSEI</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>The PE never generates an SError interrupt due to an external abort on a speculative read.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>The PE might generate an SError interrupt due to an external abort on a speculative read.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>When the RAS Extension is not implemented, this field is RAZ.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_MMFR4</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c2, 6</td><td>000</td><td>110</td><td>0000</td><td>1111</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2 using AArch64.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2 using AArch64.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
