var pipelineJSON={"49":{"nodes":[{"name":"Exit", "id":132, "subtype":"exit", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":133, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"arg_agg_op_device", "id":134, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_agg_op_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}], "links":[{"from":134, "to":132, "details":[{"type":"table", "Width":"64"}]}]}, "54":{"nodes":[{"name":"Exit", "id":135, "subtype":"exit", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":136, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":137, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}, {"name":"Or", "id":138, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[{"from":136, "to":137, "details":[{"type":"table", "Width":"32"}]}, {"from":136, "to":138, "details":[{"type":"table", "Width":"32"}]}, {"from":137, "to":138, "details":[{"type":"table", "Width":"1"}]}, {"from":138, "to":135, "details":[{"type":"table", "Width":"1"}]}]}, "57":{"nodes":[{"name":"Loop Orch", "id":139, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"Exit", "id":140, "subtype":"exit", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":141, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":142, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"Loop Orch", "id":143, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"Loop Orch", "id":144, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"Loop Orch", "id":145, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"Loop Orch", "id":147, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"Global variable", "id":148, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"+", "id":149, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}], "links":[{"from":139, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":142, "to":145, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":144, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":148, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":145, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":148, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":147, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":144, "to":145, "details":[{"type":"table", "Width":"1"}]}, {"from":144, "to":139, "details":[{"type":"table", "Width":"1"}]}, {"from":145, "to":144, "details":[{"type":"table", "Width":"1"}]}, {"from":147, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":148, "to":149, "details":[{"type":"table", "Width":"32"}]}, {"from":148, "to":140, "details":[{"type":"table", "Width":"32"}]}, {"from":149, "to":148, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}]}, "60":{"nodes":[{"name":"Loop Orch", "id":151, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"Exit", "id":152, "subtype":"exit", "start":"6.00", "end":"10.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"104", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":153, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":154, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"Loop Orch", "id":155, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"Loop Orch", "id":156, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"Loop Orch", "id":157, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"Global variable", "id":159, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"<<", "id":160, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "type":"inst"}, {"name":"\'i\'", "id":161, "subtype":"pop", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"3", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"Compare", "id":162, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":317}]], "type":"inst"}, {"name":"+", "id":163, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"arg_testInput_device", "id":164, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_testInput_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":165, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":166, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"bit.shuffle", "id":167, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":168, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":171, "subtype":"pop", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}], "links":[{"from":151, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":153, "to":159, "details":[{"type":"table", "Width":"56"}]}, {"from":153, "to":171, "details":[{"type":"table", "Width":"56"}]}, {"from":154, "to":157, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":156, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":159, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":171, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":161, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":157, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":167, "details":[{"type":"table", "Width":"1"}]}, {"from":156, "to":157, "details":[{"type":"table", "Width":"1"}]}, {"from":156, "to":151, "details":[{"type":"table", "Width":"1"}]}, {"from":157, "to":156, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":159, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":159, "to":160, "details":[{"type":"table", "Width":"32"}]}, {"from":160, "to":163, "details":[{"type":"table", "Width":"64"}]}, {"from":161, "to":166, "details":[{"type":"table", "Width":"32"}]}, {"from":161, "to":162, "details":[{"type":"table", "Width":"32"}]}, {"from":161, "to":163, "details":[{"type":"table", "Width":"32"}]}, {"from":162, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":163, "to":165, "details":[{"type":"table", "Width":"64"}]}, {"from":164, "to":165, "details":[{"type":"table", "Width":"64"}]}, {"from":165, "to":152, "details":[{"type":"table", "Width":"64"}]}, {"from":166, "to":161, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":167, "to":168, "details":[{"type":"table", "Width":"1"}]}, {"from":167, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":168, "to":159, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":168, "to":171, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":168, "to":161, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":168, "to":157, "details":[{"type":"table", "Width":"1"}]}, {"from":168, "to":167, "details":[{"type":"table", "Width":"1"}]}, {"from":168, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":171, "to":171, "details":[{"type":"table", "Width":"1"}]}, {"from":171, "to":152, "details":[{"type":"table", "Width":"1"}]}]}, "62":{"nodes":[{"name":"Exit", "id":173, "subtype":"exit", "start":"212.00", "end":"216.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"212", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"168", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":174, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"212", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":175, "subtype":"default", "start":"212.00", "end":"212.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"212", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":304}]], "type":"inst"}], "links":[{"from":174, "to":175, "details":[{"type":"table", "Width":"144"}]}, {"from":174, "to":173, "details":[{"type":"table", "Width":"144"}]}, {"from":175, "to":173, "details":[{"type":"table", "Width":"64"}]}]}, "69":{"nodes":[{"name":"Loop Orch", "id":176, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "type":"inst"}, {"name":"Exit", "id":177, "subtype":"exit", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":178, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":179, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "type":"inst"}, {"name":"Loop Orch", "id":180, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "type":"inst"}, {"name":"Loop Orch", "id":181, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "type":"inst"}, {"name":"Loop Orch", "id":182, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "type":"inst"}], "links":[{"from":176, "to":177, "details":[{"type":"table", "Width":"1"}]}, {"from":179, "to":182, "details":[{"type":"table", "Width":"1"}]}, {"from":180, "to":181, "details":[{"type":"table", "Width":"1"}]}, {"from":180, "to":182, "details":[{"type":"table", "Width":"1"}]}, {"from":181, "to":182, "details":[{"type":"table", "Width":"1"}]}, {"from":181, "to":176, "details":[{"type":"table", "Width":"1"}]}, {"from":182, "to":181, "details":[{"type":"table", "Width":"1"}]}]}, "71":{"nodes":[{"name":"Exit", "id":184, "subtype":"exit", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"200", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":185, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":186, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":47}]], "type":"inst"}, {"name":"And", "id":187, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":54}]], "type":"inst"}], "links":[{"from":185, "to":186, "details":[{"type":"table", "Width":"168"}]}, {"from":185, "to":187, "details":[{"type":"table", "Width":"168"}]}, {"from":185, "to":184, "details":[{"type":"table", "Width":"168"}]}, {"from":186, "to":184, "details":[{"type":"table", "Width":"8"}]}, {"from":187, "to":184, "details":[{"type":"table", "Width":"8"}]}]}, "75":{"nodes":[{"name":"Loop Orch", "id":188, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "type":"inst"}, {"name":"Exit", "id":189, "subtype":"exit", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":190, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":191, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "type":"inst"}, {"name":"Loop Orch", "id":192, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "type":"inst"}, {"name":"Loop Orch", "id":193, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "type":"inst"}, {"name":"Loop Orch", "id":194, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "type":"inst"}], "links":[{"from":188, "to":189, "details":[{"type":"table", "Width":"1"}]}, {"from":191, "to":194, "details":[{"type":"table", "Width":"1"}]}, {"from":192, "to":193, "details":[{"type":"table", "Width":"1"}]}, {"from":192, "to":189, "details":[{"type":"table", "Width":"1"}]}, {"from":192, "to":194, "details":[{"type":"table", "Width":"1"}]}, {"from":193, "to":194, "details":[{"type":"table", "Width":"1"}]}, {"from":193, "to":188, "details":[{"type":"table", "Width":"1"}]}, {"from":194, "to":193, "details":[{"type":"table", "Width":"1"}]}]}, "77":{"nodes":[{"name":"Exit", "id":196, "subtype":"exit", "start":"16.00", "end":"20.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"16", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"200", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":197, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":198, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "type":"inst"}, {"name":"Feedback", "id":199, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "type":"inst"}, {"name":"Feedback", "id":200, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "type":"inst"}, {"name":"Feedback", "id":201, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "type":"inst"}, {"name":"And", "id":202, "subtype":"default", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Compare", "id":203, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"And", "id":204, "subtype":"default", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"4", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":117}]], "type":"inst"}, {"name":"bit.shuffle", "id":205, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":206, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":207, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Compare", "id":208, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":209, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":210, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":211, "subtype":"select", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Compare", "id":212, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Feedback", "id":213, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Compare", "id":214, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":215, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":216, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":217, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":218, "subtype":"select", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":219, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Select", "id":220, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Select", "id":222, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":223, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":224, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"Xor", "id":225, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Or", "id":226, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":227, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"bit.shuffle", "id":229, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":230, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":231, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":232, "subtype":"select", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":233, "subtype":"select", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Feedback", "id":234, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Compare", "id":235, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":236, "subtype":"select", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":237, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":238, "subtype":"select", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":239, "subtype":"select", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":240, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Select", "id":241, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Select", "id":243, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":244, "subtype":"select", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Or", "id":245, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":246, "subtype":"select", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"bit.shuffle", "id":248, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":249, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":250, "subtype":"select", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":251, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":252, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Feedback", "id":253, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Compare", "id":254, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":255, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":256, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":257, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":258, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":259, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Select", "id":260, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Select", "id":262, "subtype":"select", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":263, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Or", "id":264, "subtype":"default", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":265, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"bit.shuffle", "id":267, "subtype":"default", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"16", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":268, "subtype":"default", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":269, "subtype":"select", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":270, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":271, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Feedback", "id":272, "subtype":"pop", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Compare", "id":273, "subtype":"default", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":274, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":275, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":276, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":277, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":278, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Select", "id":279, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Select", "id":281, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":282, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Or", "id":283, "subtype":"default", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":284, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}], "links":[{"from":197, "to":272, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":201, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":253, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":200, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":234, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":199, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":213, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":198, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":207, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":279, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":260, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":241, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":220, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":273, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":254, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":235, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":214, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":204, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":217, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":210, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":215, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":202, "details":[{"type":"table", "Width":"208"}]}, {"from":197, "to":196, "details":[{"type":"table", "Width":"208"}]}, {"from":198, "to":227, "details":[{"type":"table", "Width":"8"}]}, {"from":198, "to":205, "details":[{"type":"table", "Width":"8"}]}, {"from":199, "to":246, "details":[{"type":"table", "Width":"8"}]}, {"from":199, "to":229, "details":[{"type":"table", "Width":"8"}]}, {"from":200, "to":265, "details":[{"type":"table", "Width":"8"}]}, {"from":200, "to":248, "details":[{"type":"table", "Width":"8"}]}, {"from":201, "to":284, "details":[{"type":"table", "Width":"8"}]}, {"from":201, "to":267, "details":[{"type":"table", "Width":"8"}]}, {"from":202, "to":203, "details":[{"type":"table", "Width":"8"}]}, {"from":202, "to":196, "details":[{"type":"table", "Width":"8"}]}, {"from":203, "to":225, "details":[{"type":"table", "Width":"1"}]}, {"from":203, "to":224, "details":[{"type":"table", "Width":"1"}]}, {"from":204, "to":218, "details":[{"type":"table", "Width":"8"}]}, {"from":204, "to":211, "details":[{"type":"table", "Width":"8"}]}, {"from":204, "to":206, "details":[{"type":"table", "Width":"8"}]}, {"from":204, "to":216, "details":[{"type":"table", "Width":"8"}]}, {"from":205, "to":222, "details":[{"type":"table", "Width":"1"}]}, {"from":205, "to":223, "details":[{"type":"table", "Width":"1"}]}, {"from":205, "to":219, "details":[{"type":"table", "Width":"1"}]}, {"from":206, "to":209, "details":[{"type":"table", "Width":"1"}]}, {"from":207, "to":212, "details":[{"type":"table", "Width":"8"}]}, {"from":207, "to":208, "details":[{"type":"table", "Width":"8"}]}, {"from":208, "to":269, "details":[{"type":"table", "Width":"1"}]}, {"from":208, "to":250, "details":[{"type":"table", "Width":"1"}]}, {"from":208, "to":231, "details":[{"type":"table", "Width":"1"}]}, {"from":208, "to":209, "details":[{"type":"table", "Width":"1"}]}, {"from":209, "to":219, "details":[{"type":"table", "Width":"1"}]}, {"from":209, "to":211, "details":[{"type":"table", "Width":"1"}]}, {"from":209, "to":210, "details":[{"type":"table", "Width":"1"}]}, {"from":210, "to":222, "details":[{"type":"table", "Width":"16"}]}, {"from":211, "to":223, "details":[{"type":"table", "Width":"8"}]}, {"from":212, "to":276, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":277, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":257, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":258, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":238, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":239, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":218, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":217, "details":[{"type":"table", "Width":"1"}]}, {"from":213, "to":220, "details":[{"type":"table", "Width":"32"}]}, {"from":213, "to":214, "details":[{"type":"table", "Width":"32"}]}, {"from":214, "to":216, "details":[{"type":"table", "Width":"1"}]}, {"from":214, "to":215, "details":[{"type":"table", "Width":"1"}]}, {"from":215, "to":217, "details":[{"type":"table", "Width":"16"}]}, {"from":216, "to":218, "details":[{"type":"table", "Width":"8"}]}, {"from":217, "to":222, "details":[{"type":"table", "Width":"16"}]}, {"from":218, "to":223, "details":[{"type":"table", "Width":"8"}]}, {"from":219, "to":226, "details":[{"type":"table", "Width":"1"}]}, {"from":219, "to":220, "details":[{"type":"table", "Width":"1"}]}, {"from":220, "to":213, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3"}]}, {"from":222, "to":236, "details":[{"type":"table", "Width":"16"}]}, {"from":222, "to":232, "details":[{"type":"table", "Width":"16"}]}, {"from":222, "to":238, "details":[{"type":"table", "Width":"16"}]}, {"from":223, "to":237, "details":[{"type":"table", "Width":"8"}]}, {"from":223, "to":230, "details":[{"type":"table", "Width":"8"}]}, {"from":223, "to":233, "details":[{"type":"table", "Width":"8"}]}, {"from":223, "to":239, "details":[{"type":"table", "Width":"8"}]}, {"from":224, "to":284, "details":[{"type":"table", "Width":"8"}]}, {"from":224, "to":265, "details":[{"type":"table", "Width":"8"}]}, {"from":224, "to":246, "details":[{"type":"table", "Width":"8"}]}, {"from":224, "to":227, "details":[{"type":"table", "Width":"8"}]}, {"from":225, "to":283, "details":[{"type":"table", "Width":"1"}]}, {"from":225, "to":264, "details":[{"type":"table", "Width":"1"}]}, {"from":225, "to":245, "details":[{"type":"table", "Width":"1"}]}, {"from":225, "to":226, "details":[{"type":"table", "Width":"1"}]}, {"from":226, "to":227, "details":[{"type":"table", "Width":"1"}]}, {"from":227, "to":198, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3"}]}, {"from":229, "to":243, "details":[{"type":"table", "Width":"1"}]}, {"from":229, "to":244, "details":[{"type":"table", "Width":"1"}]}, {"from":229, "to":240, "details":[{"type":"table", "Width":"1"}]}, {"from":230, "to":231, "details":[{"type":"table", "Width":"1"}]}, {"from":231, "to":240, "details":[{"type":"table", "Width":"1"}]}, {"from":231, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":231, "to":232, "details":[{"type":"table", "Width":"1"}]}, {"from":232, "to":243, "details":[{"type":"table", "Width":"16"}]}, {"from":233, "to":244, "details":[{"type":"table", "Width":"8"}]}, {"from":234, "to":241, "details":[{"type":"table", "Width":"32"}]}, {"from":234, "to":235, "details":[{"type":"table", "Width":"32"}]}, {"from":235, "to":237, "details":[{"type":"table", "Width":"1"}]}, {"from":235, "to":236, "details":[{"type":"table", "Width":"1"}]}, {"from":236, "to":238, "details":[{"type":"table", "Width":"16"}]}, {"from":237, "to":239, "details":[{"type":"table", "Width":"8"}]}, {"from":238, "to":243, "details":[{"type":"table", "Width":"16"}]}, {"from":239, "to":244, "details":[{"type":"table", "Width":"8"}]}, {"from":240, "to":245, "details":[{"type":"table", "Width":"1"}]}, {"from":240, "to":241, "details":[{"type":"table", "Width":"1"}]}, {"from":241, "to":234, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"10", "Latency":"3"}]}, {"from":243, "to":255, "details":[{"type":"table", "Width":"16"}]}, {"from":243, "to":251, "details":[{"type":"table", "Width":"16"}]}, {"from":243, "to":257, "details":[{"type":"table", "Width":"16"}]}, {"from":244, "to":256, "details":[{"type":"table", "Width":"8"}]}, {"from":244, "to":249, "details":[{"type":"table", "Width":"8"}]}, {"from":244, "to":252, "details":[{"type":"table", "Width":"8"}]}, {"from":244, "to":258, "details":[{"type":"table", "Width":"8"}]}, {"from":245, "to":246, "details":[{"type":"table", "Width":"1"}]}, {"from":246, "to":199, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"10", "Latency":"3"}]}, {"from":248, "to":262, "details":[{"type":"table", "Width":"1"}]}, {"from":248, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":248, "to":259, "details":[{"type":"table", "Width":"1"}]}, {"from":249, "to":250, "details":[{"type":"table", "Width":"1"}]}, {"from":250, "to":259, "details":[{"type":"table", "Width":"1"}]}, {"from":250, "to":252, "details":[{"type":"table", "Width":"1"}]}, {"from":250, "to":251, "details":[{"type":"table", "Width":"1"}]}, {"from":251, "to":262, "details":[{"type":"table", "Width":"16"}]}, {"from":252, "to":263, "details":[{"type":"table", "Width":"8"}]}, {"from":253, "to":260, "details":[{"type":"table", "Width":"32"}]}, {"from":253, "to":254, "details":[{"type":"table", "Width":"32"}]}, {"from":254, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":254, "to":255, "details":[{"type":"table", "Width":"1"}]}, {"from":255, "to":257, "details":[{"type":"table", "Width":"16"}]}, {"from":256, "to":258, "details":[{"type":"table", "Width":"8"}]}, {"from":257, "to":262, "details":[{"type":"table", "Width":"16"}]}, {"from":258, "to":263, "details":[{"type":"table", "Width":"8"}]}, {"from":259, "to":264, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":260, "details":[{"type":"table", "Width":"1"}]}, {"from":260, "to":253, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"11", "Latency":"3"}]}, {"from":262, "to":274, "details":[{"type":"table", "Width":"16"}]}, {"from":262, "to":270, "details":[{"type":"table", "Width":"16"}]}, {"from":262, "to":276, "details":[{"type":"table", "Width":"16"}]}, {"from":263, "to":275, "details":[{"type":"table", "Width":"8"}]}, {"from":263, "to":268, "details":[{"type":"table", "Width":"8"}]}, {"from":263, "to":271, "details":[{"type":"table", "Width":"8"}]}, {"from":263, "to":277, "details":[{"type":"table", "Width":"8"}]}, {"from":264, "to":265, "details":[{"type":"table", "Width":"1"}]}, {"from":265, "to":200, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"11", "Latency":"3"}]}, {"from":267, "to":281, "details":[{"type":"table", "Width":"1"}]}, {"from":267, "to":282, "details":[{"type":"table", "Width":"1"}]}, {"from":267, "to":278, "details":[{"type":"table", "Width":"1"}]}, {"from":268, "to":269, "details":[{"type":"table", "Width":"1"}]}, {"from":269, "to":278, "details":[{"type":"table", "Width":"1"}]}, {"from":269, "to":271, "details":[{"type":"table", "Width":"1"}]}, {"from":269, "to":270, "details":[{"type":"table", "Width":"1"}]}, {"from":270, "to":281, "details":[{"type":"table", "Width":"16"}]}, {"from":271, "to":282, "details":[{"type":"table", "Width":"8"}]}, {"from":272, "to":279, "details":[{"type":"table", "Width":"32"}]}, {"from":272, "to":273, "details":[{"type":"table", "Width":"32"}]}, {"from":273, "to":275, "details":[{"type":"table", "Width":"1"}]}, {"from":273, "to":274, "details":[{"type":"table", "Width":"1"}]}, {"from":274, "to":276, "details":[{"type":"table", "Width":"16"}]}, {"from":275, "to":277, "details":[{"type":"table", "Width":"8"}]}, {"from":276, "to":281, "details":[{"type":"table", "Width":"16"}]}, {"from":277, "to":282, "details":[{"type":"table", "Width":"8"}]}, {"from":278, "to":283, "details":[{"type":"table", "Width":"1"}]}, {"from":278, "to":279, "details":[{"type":"table", "Width":"1"}]}, {"from":279, "to":272, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"12", "Latency":"3"}]}, {"from":281, "to":196, "details":[{"type":"table", "Width":"16"}]}, {"from":282, "to":196, "details":[{"type":"table", "Width":"8"}]}, {"from":283, "to":284, "details":[{"type":"table", "Width":"1"}]}, {"from":284, "to":201, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"13", "Latency":"3"}]}]}, "81":{"nodes":[{"name":"Loop Orch", "id":286, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "type":"inst"}, {"name":"Exit", "id":287, "subtype":"exit", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":288, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":289, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "type":"inst"}, {"name":"Loop Orch", "id":290, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "type":"inst"}, {"name":"Loop Orch", "id":291, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "type":"inst"}, {"name":"Loop Orch", "id":292, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "type":"inst"}], "links":[{"from":286, "to":287, "details":[{"type":"table", "Width":"1"}]}, {"from":289, "to":292, "details":[{"type":"table", "Width":"1"}]}, {"from":290, "to":291, "details":[{"type":"table", "Width":"1"}]}, {"from":290, "to":292, "details":[{"type":"table", "Width":"1"}]}, {"from":291, "to":292, "details":[{"type":"table", "Width":"1"}]}, {"from":291, "to":286, "details":[{"type":"table", "Width":"1"}]}, {"from":292, "to":291, "details":[{"type":"table", "Width":"1"}]}]}, "83":{"nodes":[{"name":"Exit", "id":294, "subtype":"exit", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"400", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":295, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":296, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":124}]], "type":"inst"}, {"name":"bit.shuffle", "id":297, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":298, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":299, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":124}]], "type":"inst"}, {"name":"Select", "id":300, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":124}]], "type":"inst"}, {"name":"And", "id":301, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":134}]], "type":"inst"}, {"name":"Compare", "id":302, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":303, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":304, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}], "links":[{"from":295, "to":300, "details":[{"type":"table", "Width":"200"}]}, {"from":295, "to":296, "details":[{"type":"table", "Width":"200"}]}, {"from":295, "to":297, "details":[{"type":"table", "Width":"200"}]}, {"from":295, "to":301, "details":[{"type":"table", "Width":"200"}]}, {"from":295, "to":294, "details":[{"type":"table", "Width":"200"}]}, {"from":296, "to":299, "details":[{"type":"table", "Width":"1"}]}, {"from":297, "to":298, "details":[{"type":"table", "Width":"1"}]}, {"from":298, "to":299, "details":[{"type":"table", "Width":"1"}]}, {"from":299, "to":303, "details":[{"type":"table", "Width":"1"}]}, {"from":299, "to":300, "details":[{"type":"table", "Width":"1"}]}, {"from":299, "to":294, "details":[{"type":"table", "Width":"1"}]}, {"from":300, "to":294, "details":[{"type":"table", "Width":"8"}]}, {"from":301, "to":302, "details":[{"type":"table", "Width":"8"}]}, {"from":301, "to":294, "details":[{"type":"table", "Width":"8"}]}, {"from":302, "to":304, "details":[{"type":"table", "Width":"1"}]}, {"from":303, "to":304, "details":[{"type":"table", "Width":"1"}]}, {"from":304, "to":294, "details":[{"type":"table", "Width":"1"}]}]}, "89":{"nodes":[{"name":"Exit", "id":305, "subtype":"exit", "start":"3.00", "end":"7.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":306, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":307, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":308, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":309, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":310, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":311, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":312, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":313, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":314, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":315, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":316, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":317, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":318, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":319, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":320, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":321, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["438"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"FFwd Src", "id":322, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["440"], "type":"inst"}, {"name":"FFwd Src", "id":323, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B7", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["484"], "type":"inst"}, {"name":"FFwd Src", "id":324, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B7", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["494"], "type":"inst"}, {"name":"FFwd Src", "id":325, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B7", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["486"], "type":"inst"}, {"name":"FFwd Src", "id":326, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B7", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["491"], "type":"inst"}], "links":[{"from":306, "to":307, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":309, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":311, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":312, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":313, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":314, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":315, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":316, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":321, "details":[{"type":"table", "Width":"40"}]}, {"from":306, "to":308, "details":[{"type":"table", "Width":"40"}]}, {"from":307, "to":310, "details":[{"type":"table", "Width":"1"}]}, {"from":308, "to":310, "details":[{"type":"table", "Width":"1"}]}, {"from":309, "to":310, "details":[{"type":"table", "Width":"1"}]}, {"from":310, "to":322, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":323, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":319, "details":[{"type":"table", "Width":"1"}]}, {"from":312, "to":324, "details":[{"type":"table", "Width":"1"}]}, {"from":312, "to":317, "details":[{"type":"table", "Width":"1"}]}, {"from":313, "to":320, "details":[{"type":"table", "Width":"1"}]}, {"from":314, "to":317, "details":[{"type":"table", "Width":"1"}]}, {"from":315, "to":319, "details":[{"type":"table", "Width":"1"}]}, {"from":316, "to":325, "details":[{"type":"table", "Width":"1"}]}, {"from":316, "to":317, "details":[{"type":"table", "Width":"1"}]}, {"from":317, "to":318, "details":[{"type":"table", "Width":"1"}]}, {"from":318, "to":320, "details":[{"type":"table", "Width":"1"}]}, {"from":319, "to":320, "details":[{"type":"table", "Width":"1"}]}, {"from":320, "to":326, "details":[{"type":"table", "Width":"1"}]}]}, "91":{"nodes":[{"name":"Exit", "id":327, "subtype":"exit", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":328, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":329, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["475"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Select", "id":330, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":331, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["474"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Select", "id":332, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":333, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["473"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":284}]], "type":"inst"}, {"name":"Select", "id":334, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"FFwd Dest", "id":335, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["472"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"Select", "id":336, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":337, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["471"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":338, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"FFwd Dest", "id":339, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["470"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":340, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":341, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["469"], "type":"inst"}, {"name":"Select", "id":342, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":343, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["468"], "type":"inst"}, {"name":"Select", "id":344, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":345, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["467"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"Select", "id":346, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":347, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["466"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"Select", "id":348, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"FFwd Src", "id":349, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["401"], "type":"inst"}, {"name":"FFwd Src", "id":350, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["398"], "type":"inst"}, {"name":"FFwd Src", "id":351, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["395"], "type":"inst"}, {"name":"FFwd Src", "id":352, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["392"], "type":"inst"}, {"name":"FFwd Src", "id":353, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["389"], "type":"inst"}, {"name":"FFwd Src", "id":354, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["386"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"FFwd Src", "id":355, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["383"], "type":"inst"}, {"name":"FFwd Src", "id":356, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["380"], "type":"inst"}, {"name":"FFwd Src", "id":357, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["377"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"FFwd Src", "id":358, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["374"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}], "links":[{"from":328, "to":330, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":332, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":334, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":336, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":338, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":340, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":342, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":344, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":346, "details":[{"type":"table", "Width":"16"}]}, {"from":328, "to":348, "details":[{"type":"table", "Width":"16"}]}, {"from":329, "to":330, "details":[{"type":"table", "Width":"32"}]}, {"from":330, "to":356, "details":[{"type":"table", "Width":"32"}]}, {"from":331, "to":332, "details":[{"type":"table", "Width":"32"}]}, {"from":332, "to":355, "details":[{"type":"table", "Width":"32"}]}, {"from":333, "to":334, "details":[{"type":"table", "Width":"32"}]}, {"from":334, "to":357, "details":[{"type":"table", "Width":"32"}]}, {"from":335, "to":336, "details":[{"type":"table", "Width":"64"}]}, {"from":336, "to":349, "details":[{"type":"table", "Width":"64"}]}, {"from":337, "to":338, "details":[{"type":"table", "Width":"16"}]}, {"from":338, "to":358, "details":[{"type":"table", "Width":"16"}]}, {"from":339, "to":340, "details":[{"type":"table", "Width":"32"}]}, {"from":340, "to":350, "details":[{"type":"table", "Width":"32"}]}, {"from":341, "to":342, "details":[{"type":"table", "Width":"64"}]}, {"from":342, "to":352, "details":[{"type":"table", "Width":"64"}]}, {"from":343, "to":344, "details":[{"type":"table", "Width":"32"}]}, {"from":344, "to":351, "details":[{"type":"table", "Width":"32"}]}, {"from":345, "to":346, "details":[{"type":"table", "Width":"32"}]}, {"from":346, "to":353, "details":[{"type":"table", "Width":"32"}]}, {"from":347, "to":348, "details":[{"type":"table", "Width":"16"}]}, {"from":348, "to":354, "details":[{"type":"table", "Width":"16"}]}]}, "93":{"nodes":[{"name":"Exit", "id":359, "subtype":"exit", "start":"3.00", "end":"7.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":360, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":361, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":362, "subtype":"load/store", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":233}]], "type":"inst"}, {"name":"+", "id":363, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":227}]], "type":"inst"}, {"name":"Compare", "id":364, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":226}]], "type":"inst"}], "links":[{"from":360, "to":363, "details":[{"type":"table", "Width":"24"}]}, {"from":360, "to":361, "details":[{"type":"table", "Width":"24"}]}, {"from":361, "to":362, "details":[{"type":"table", "Width":"64"}]}, {"from":363, "to":364, "details":[{"type":"table", "Width":"16"}]}, {"from":363, "to":359, "details":[{"type":"table", "Width":"16"}]}, {"from":364, "to":359, "details":[{"type":"table", "Width":"1"}]}]}, "94":{"nodes":[{"name":"Loop Orch", "id":365, "subtype":"default", "start":"0.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Exit", "id":366, "subtype":"exit", "start":"7.00", "end":"11.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":367, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":368, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":369, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":370, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":371, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"\'done__\'", "id":373, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'done__\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":165}]], "type":"inst"}, {"name":"FFwd Dest", "id":374, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["358"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"__table", "id":375, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"Select", "id":376, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"FFwd Dest", "id":377, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["357"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"__table", "id":378, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"Select", "id":379, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"FFwd Dest", "id":380, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["356"], "type":"inst"}, {"name":"__table", "id":381, "subtype":"pop", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":382, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":383, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["355"], "type":"inst"}, {"name":"__table", "id":384, "subtype":"pop", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":385, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":386, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["354"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"__table", "id":387, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"Select", "id":388, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"FFwd Dest", "id":389, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["353"], "type":"inst"}, {"name":"__table", "id":390, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":391, "subtype":"select", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"FFwd Dest", "id":392, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["352"], "type":"inst"}, {"name":"__table", "id":393, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":394, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"FFwd Dest", "id":395, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["351"], "type":"inst"}, {"name":"__table", "id":396, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":397, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"FFwd Dest", "id":398, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["350"], "type":"inst"}, {"name":"__table", "id":399, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":400, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":401, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["349"], "type":"inst"}, {"name":"__table", "id":402, "subtype":"pop", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":403, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":404, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":405, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"RD", "id":406, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Non-Blocking Pipe Read", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0B", "Stall-free":"No", "Max Fanout":"6", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":407, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":31}]], "type":"inst"}, {"name":"And", "id":408, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"8-bit And", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":190}]], "type":"inst"}, {"name":"Compare", "id":409, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"Compare", "id":410, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":411, "subtype":"select", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"Compare", "id":412, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"Compare", "id":413, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":414, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"Xor", "id":415, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":416, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":276}]], "type":"inst"}, {"name":"Select", "id":417, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":418, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":256}]], "type":"inst"}, {"name":"Select", "id":419, "subtype":"select", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":256}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":420, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"LD", "id":421, "subtype":"load/store", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"Select", "id":422, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"Or", "id":423, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":256}]], "type":"inst"}, {"name":"Select", "id":424, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"+", "id":425, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"bit.shuffle", "id":426, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"inst"}, {"name":"Select", "id":427, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"Select", "id":428, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"5", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"+", "id":429, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":137}]], "type":"inst"}, {"name":"bit.shuffle", "id":430, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"inst"}, {"name":"bit.shuffle", "id":431, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"inst"}, {"name":"Compare", "id":432, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"Select", "id":433, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"bit.shuffle", "id":434, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"Compare", "id":435, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"Select", "id":436, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"bit.shuffle", "id":437, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":438, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"4", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["321"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"case", "id":439, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":440, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["322"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"inst"}, {"name":"Select", "id":441, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"4", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":442, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"Or", "id":443, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"ST", "id":444, "subtype":"load/store", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"Xor", "id":445, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":195}]], "type":"inst"}, {"name":"bit.shuffle", "id":446, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":447, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":448, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":195}]], "type":"inst"}, {"name":"Select", "id":449, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":195}]], "type":"inst"}, {"name":"\'done,done_\'", "id":450, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'done,done_\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":180}]], "type":"inst"}, {"name":"Compare", "id":451, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":462, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":">>", "id":464, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"FFwd Src", "id":466, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["347"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"FFwd Src", "id":467, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["345"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"FFwd Src", "id":468, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["343"], "type":"inst"}, {"name":"FFwd Src", "id":469, "subtype":"ffwdSource", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["341"], "type":"inst"}, {"name":"FFwd Src", "id":470, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["339"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":471, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["337"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":472, "subtype":"ffwdSource", "start":"0.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["335"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Src", "id":473, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["333"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":284}]], "type":"inst"}, {"name":"FFwd Src", "id":474, "subtype":"ffwdSource", "start":"0.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["331"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"FFwd Src", "id":475, "subtype":"ffwdSource", "start":"0.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["329"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}], "links":[{"from":365, "to":366, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":475, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":474, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":472, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":471, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":470, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":469, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":468, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":467, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":466, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":443, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":421, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":405, "details":[{"type":"table", "Width":"1"}]}, {"from":368, "to":371, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":370, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":373, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":450, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":385, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":403, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":400, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":397, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":394, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":391, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":388, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":379, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":376, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":402, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":399, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":396, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":393, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":390, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":387, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":384, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":381, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":378, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":375, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":371, "details":[{"type":"table", "Width":"1"}]}, {"from":370, "to":371, "details":[{"type":"table", "Width":"1"}]}, {"from":370, "to":365, "details":[{"type":"table", "Width":"1"}]}, {"from":371, "to":370, "details":[{"type":"table", "Width":"1"}]}, {"from":373, "to":449, "details":[{"type":"table", "Width":"8"}]}, {"from":373, "to":404, "details":[{"type":"table", "Width":"8"}]}, {"from":374, "to":376, "details":[{"type":"table", "Width":"16"}]}, {"from":375, "to":376, "details":[{"type":"table", "Width":"16"}]}, {"from":376, "to":387, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":376, "to":466, "details":[{"type":"table", "Width":"16"}]}, {"from":376, "to":409, "details":[{"type":"table", "Width":"16"}]}, {"from":377, "to":379, "details":[{"type":"table", "Width":"32"}]}, {"from":378, "to":379, "details":[{"type":"table", "Width":"32"}]}, {"from":379, "to":390, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":379, "to":467, "details":[{"type":"table", "Width":"32"}]}, {"from":379, "to":410, "details":[{"type":"table", "Width":"32"}]}, {"from":380, "to":382, "details":[{"type":"table", "Width":"32"}]}, {"from":381, "to":382, "details":[{"type":"table", "Width":"32"}]}, {"from":382, "to":424, "details":[{"type":"table", "Width":"32"}]}, {"from":383, "to":385, "details":[{"type":"table", "Width":"32"}]}, {"from":384, "to":385, "details":[{"type":"table", "Width":"32"}]}, {"from":385, "to":428, "details":[{"type":"table", "Width":"32"}]}, {"from":386, "to":388, "details":[{"type":"table", "Width":"16"}]}, {"from":387, "to":388, "details":[{"type":"table", "Width":"16"}]}, {"from":388, "to":412, "details":[{"type":"table", "Width":"16"}]}, {"from":388, "to":442, "details":[{"type":"table", "Width":"16"}]}, {"from":389, "to":391, "details":[{"type":"table", "Width":"32"}]}, {"from":390, "to":391, "details":[{"type":"table", "Width":"32"}]}, {"from":391, "to":413, "details":[{"type":"table", "Width":"32"}]}, {"from":391, "to":444, "details":[{"type":"table", "Width":"32"}]}, {"from":392, "to":394, "details":[{"type":"table", "Width":"64"}]}, {"from":393, "to":394, "details":[{"type":"table", "Width":"64"}]}, {"from":394, "to":416, "details":[{"type":"table", "Width":"64"}]}, {"from":394, "to":427, "details":[{"type":"table", "Width":"64"}]}, {"from":394, "to":444, "details":[{"type":"table", "Width":"64"}]}, {"from":395, "to":397, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":397, "details":[{"type":"table", "Width":"32"}]}, {"from":397, "to":444, "details":[{"type":"table", "Width":"32"}]}, {"from":398, "to":400, "details":[{"type":"table", "Width":"32"}]}, {"from":399, "to":400, "details":[{"type":"table", "Width":"32"}]}, {"from":400, "to":396, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"2", "Latency":"3"}]}, {"from":400, "to":468, "details":[{"type":"table", "Width":"32"}]}, {"from":401, "to":403, "details":[{"type":"table", "Width":"64"}]}, {"from":402, "to":403, "details":[{"type":"table", "Width":"64"}]}, {"from":403, "to":393, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"2", "Latency":"3"}]}, {"from":403, "to":469, "details":[{"type":"table", "Width":"64"}]}, {"from":404, "to":405, "details":[{"type":"table", "Width":"1"}]}, {"from":404, "to":407, "details":[{"type":"table", "Width":"1"}]}, {"from":404, "to":450, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'done,done_\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":405, "to":406, "details":[{"type":"table", "Width":"1"}]}, {"from":406, "to":407, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":408, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":399, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":406, "to":470, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":436, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":435, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":433, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":432, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":429, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":425, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":375, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":406, "to":471, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":412, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":409, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":446, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":420, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":426, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":431, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":434, "details":[{"type":"table", "Width":"200"}]}, {"from":406, "to":437, "details":[{"type":"table", "Width":"200"}]}, {"from":407, "to":445, "details":[{"type":"table", "Width":"1"}]}, {"from":407, "to":408, "details":[{"type":"table", "Width":"1"}]}, {"from":408, "to":378, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":408, "to":473, "details":[{"type":"table", "Width":"8"}]}, {"from":409, "to":411, "details":[{"type":"table", "Width":"1"}]}, {"from":410, "to":411, "details":[{"type":"table", "Width":"1"}]}, {"from":411, "to":418, "details":[{"type":"table", "Width":"1"}]}, {"from":411, "to":417, "details":[{"type":"table", "Width":"1"}]}, {"from":412, "to":414, "details":[{"type":"table", "Width":"1"}]}, {"from":413, "to":443, "details":[{"type":"table", "Width":"1"}]}, {"from":413, "to":414, "details":[{"type":"table", "Width":"1"}]}, {"from":414, "to":419, "details":[{"type":"table", "Width":"1"}]}, {"from":414, "to":415, "details":[{"type":"table", "Width":"1"}]}, {"from":415, "to":417, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":422, "details":[{"type":"table", "Width":"64"}]}, {"from":417, "to":423, "details":[{"type":"table", "Width":"1"}]}, {"from":417, "to":418, "details":[{"type":"table", "Width":"1"}]}, {"from":418, "to":419, "details":[{"type":"table", "Width":"1"}]}, {"from":419, "to":427, "details":[{"type":"table", "Width":"1"}]}, {"from":419, "to":423, "details":[{"type":"table", "Width":"1"}]}, {"from":419, "to":422, "details":[{"type":"table", "Width":"1"}]}, {"from":420, "to":421, "details":[{"type":"table", "Width":"64"}]}, {"from":421, "to":427, "details":[{"type":"table", "Width":"64"}]}, {"from":421, "to":422, "details":[{"type":"table", "Width":"64"}]}, {"from":422, "to":424, "details":[{"type":"table", "Width":"32"}]}, {"from":423, "to":428, "details":[{"type":"table", "Width":"1"}]}, {"from":423, "to":424, "details":[{"type":"table", "Width":"1"}]}, {"from":424, "to":425, "details":[{"type":"table", "Width":"32"}]}, {"from":425, "to":426, "details":[{"type":"table", "Width":"32"}]}, {"from":425, "to":430, "details":[{"type":"table", "Width":"32"}]}, {"from":426, "to":439, "details":[{"type":"table", "Width":"64"}]}, {"from":427, "to":428, "details":[{"type":"table", "Width":"32"}]}, {"from":428, "to":429, "details":[{"type":"table", "Width":"32"}]}, {"from":428, "to":432, "details":[{"type":"table", "Width":"32"}]}, {"from":428, "to":433, "details":[{"type":"table", "Width":"32"}]}, {"from":428, "to":435, "details":[{"type":"table", "Width":"32"}]}, {"from":428, "to":436, "details":[{"type":"table", "Width":"32"}]}, {"from":429, "to":430, "details":[{"type":"table", "Width":"32"}]}, {"from":429, "to":431, "details":[{"type":"table", "Width":"32"}]}, {"from":430, "to":441, "details":[{"type":"table", "Width":"64"}]}, {"from":430, "to":439, "details":[{"type":"table", "Width":"64"}]}, {"from":431, "to":439, "details":[{"type":"table", "Width":"64"}]}, {"from":432, "to":433, "details":[{"type":"table", "Width":"1"}]}, {"from":433, "to":434, "details":[{"type":"table", "Width":"32"}]}, {"from":434, "to":439, "details":[{"type":"table", "Width":"64"}]}, {"from":435, "to":436, "details":[{"type":"table", "Width":"1"}]}, {"from":436, "to":437, "details":[{"type":"table", "Width":"32"}]}, {"from":437, "to":439, "details":[{"type":"table", "Width":"64"}]}, {"from":438, "to":439, "details":[{"type":"table", "Width":"32"}]}, {"from":439, "to":441, "details":[{"type":"table", "Width":"64"}]}, {"from":440, "to":441, "details":[{"type":"table", "Width":"1"}]}, {"from":441, "to":402, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"3", "Latency":"3"}]}, {"from":441, "to":472, "details":[{"type":"table", "Width":"64"}]}, {"from":441, "to":464, "details":[{"type":"table", "Width":"64"}]}, {"from":441, "to":384, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"3", "Latency":"3"}]}, {"from":441, "to":474, "details":[{"type":"table", "Width":"64"}]}, {"from":442, "to":444, "details":[{"type":"table", "Width":"64"}]}, {"from":443, "to":444, "details":[{"type":"table", "Width":"1"}]}, {"from":445, "to":448, "details":[{"type":"table", "Width":"1"}]}, {"from":446, "to":447, "details":[{"type":"table", "Width":"1"}]}, {"from":447, "to":448, "details":[{"type":"table", "Width":"1"}]}, {"from":448, "to":449, "details":[{"type":"table", "Width":"1"}]}, {"from":449, "to":373, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'done__\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":450, "to":451, "details":[{"type":"table", "Width":"8"}]}, {"from":451, "to":373, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'done__\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":451, "to":450, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'done,done_\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":451, "to":402, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"3", "Latency":"3"}]}, {"from":451, "to":396, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"2", "Latency":"3"}]}, {"from":451, "to":393, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"2", "Latency":"3"}]}, {"from":451, "to":390, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":451, "to":387, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":451, "to":384, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"3", "Latency":"3"}]}, {"from":451, "to":381, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"3", "Latency":"3"}]}, {"from":451, "to":378, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":451, "to":375, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":451, "to":399, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":451, "to":462, "details":[{"type":"table", "Width":"1"}]}, {"from":451, "to":371, "details":[{"type":"table", "Width":"1"}]}, {"from":451, "to":366, "details":[{"type":"table", "Width":"1"}]}, {"from":462, "to":366, "details":[{"type":"table", "Width":"1"}]}, {"from":464, "to":381, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"__table", "Max Fanout":"1", "Start Cycle":"3", "Latency":"3"}]}, {"from":464, "to":475, "details":[{"type":"table", "Width":"64"}]}]}, "96":{"nodes":[{"name":"Exit", "id":476, "subtype":"exit", "start":"6.00", "end":"10.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":477, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":478, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"LD", "id":479, "subtype":"load/store", "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Compare", "id":480, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":327}]], "type":"inst"}, {"name":"Xor", "id":481, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"5", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":482, "subtype":"default", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"LD", "id":483, "subtype":"load/store", "start":"4.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"FFwd Dest", "id":484, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["323"], "type":"inst"}, {"name":"Select", "id":485, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":486, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["325"], "type":"inst"}, {"name":"Select", "id":487, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":488, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":489, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":490, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"FFwd Dest", "id":491, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["326"], "type":"inst"}, {"name":"Select", "id":492, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":493, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"FFwd Dest", "id":494, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["324"], "type":"inst"}, {"name":"Select", "id":495, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":496, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":497, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":498, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":499, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":500, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":501, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":502, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}], "links":[{"from":477, "to":482, "details":[{"type":"table", "Width":"24"}]}, {"from":477, "to":478, "details":[{"type":"table", "Width":"24"}]}, {"from":478, "to":479, "details":[{"type":"table", "Width":"64"}]}, {"from":479, "to":480, "details":[{"type":"table", "Width":"128"}]}, {"from":479, "to":489, "details":[{"type":"table", "Width":"128"}]}, {"from":479, "to":493, "details":[{"type":"table", "Width":"128"}]}, {"from":479, "to":496, "details":[{"type":"table", "Width":"128"}]}, {"from":479, "to":500, "details":[{"type":"table", "Width":"128"}]}, {"from":480, "to":483, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":501, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":497, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":490, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":481, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":495, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":492, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":487, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":485, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":476, "details":[{"type":"table", "Width":"1"}]}, {"from":482, "to":483, "details":[{"type":"table", "Width":"64"}]}, {"from":483, "to":502, "details":[{"type":"table", "Width":"32"}]}, {"from":483, "to":501, "details":[{"type":"table", "Width":"32"}]}, {"from":484, "to":485, "details":[{"type":"table", "Width":"1"}]}, {"from":485, "to":498, "details":[{"type":"table", "Width":"1"}]}, {"from":485, "to":488, "details":[{"type":"table", "Width":"1"}]}, {"from":486, "to":487, "details":[{"type":"table", "Width":"1"}]}, {"from":487, "to":497, "details":[{"type":"table", "Width":"1"}]}, {"from":487, "to":488, "details":[{"type":"table", "Width":"1"}]}, {"from":488, "to":489, "details":[{"type":"table", "Width":"1"}]}, {"from":489, "to":490, "details":[{"type":"table", "Width":"32"}]}, {"from":490, "to":493, "details":[{"type":"table", "Width":"32"}]}, {"from":491, "to":492, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":502, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":500, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":493, "details":[{"type":"table", "Width":"1"}]}, {"from":493, "to":476, "details":[{"type":"table", "Width":"32"}]}, {"from":494, "to":495, "details":[{"type":"table", "Width":"1"}]}, {"from":495, "to":496, "details":[{"type":"table", "Width":"1"}]}, {"from":496, "to":499, "details":[{"type":"table", "Width":"32"}]}, {"from":497, "to":498, "details":[{"type":"table", "Width":"1"}]}, {"from":498, "to":499, "details":[{"type":"table", "Width":"1"}]}, {"from":499, "to":500, "details":[{"type":"table", "Width":"32"}]}, {"from":500, "to":476, "details":[{"type":"table", "Width":"32"}]}, {"from":501, "to":502, "details":[{"type":"table", "Width":"32"}]}, {"from":502, "to":476, "details":[{"type":"table", "Width":"32"}]}]}, "97":{"nodes":[{"name":"Exit", "id":503, "subtype":"exit", "start":"6.00", "end":"10.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":504, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":505, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":204}]], "type":"inst"}, {"name":"Compare", "id":506, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":203}]], "type":"inst"}], "links":[{"from":504, "to":505, "details":[{"type":"table", "Width":"24"}]}, {"from":505, "to":506, "details":[{"type":"table", "Width":"16"}]}, {"from":505, "to":503, "details":[{"type":"table", "Width":"16"}]}, {"from":506, "to":503, "details":[{"type":"table", "Width":"1"}]}]}, "100":{"nodes":[{"name":"Loop Orch", "id":507, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"Exit", "id":508, "subtype":"exit", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":509, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":510, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"Loop Orch", "id":511, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"Loop Orch", "id":512, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"Loop Orch", "id":513, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"Global variable", "id":515, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"<<", "id":516, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}, {"name":"Loop Orch", "id":517, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"+", "id":518, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}], "links":[{"from":507, "to":508, "details":[{"type":"table", "Width":"1"}]}, {"from":510, "to":513, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":512, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":515, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":513, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":515, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":517, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":508, "details":[{"type":"table", "Width":"1"}]}, {"from":512, "to":513, "details":[{"type":"table", "Width":"1"}]}, {"from":512, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":513, "to":512, "details":[{"type":"table", "Width":"1"}]}, {"from":515, "to":516, "details":[{"type":"table", "Width":"32"}]}, {"from":515, "to":518, "details":[{"type":"table", "Width":"32"}]}, {"from":516, "to":508, "details":[{"type":"table", "Width":"32"}]}, {"from":517, "to":508, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":515, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}]}, "104":{"nodes":[{"name":"Loop Orch", "id":520, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}, {"name":"Exit", "id":521, "subtype":"exit", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":522, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":523, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}, {"name":"Loop Orch", "id":524, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}, {"name":"Loop Orch", "id":525, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}, {"name":"Loop Orch", "id":526, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}, {"name":"bit.shuffle", "id":528, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":529, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":530, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}], "links":[{"from":520, "to":521, "details":[{"type":"table", "Width":"1"}]}, {"from":522, "to":530, "details":[{"type":"table", "Width":"56"}]}, {"from":522, "to":521, "details":[{"type":"table", "Width":"56"}]}, {"from":523, "to":526, "details":[{"type":"table", "Width":"1"}]}, {"from":524, "to":525, "details":[{"type":"table", "Width":"1"}]}, {"from":524, "to":530, "details":[{"type":"table", "Width":"1"}]}, {"from":524, "to":526, "details":[{"type":"table", "Width":"1"}]}, {"from":524, "to":528, "details":[{"type":"table", "Width":"1"}]}, {"from":524, "to":521, "details":[{"type":"table", "Width":"1"}]}, {"from":525, "to":526, "details":[{"type":"table", "Width":"1"}]}, {"from":525, "to":520, "details":[{"type":"table", "Width":"1"}]}, {"from":526, "to":525, "details":[{"type":"table", "Width":"1"}]}, {"from":528, "to":529, "details":[{"type":"table", "Width":"1"}]}, {"from":528, "to":521, "details":[{"type":"table", "Width":"1"}]}, {"from":529, "to":530, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":529, "to":526, "details":[{"type":"table", "Width":"1"}]}, {"from":529, "to":528, "details":[{"type":"table", "Width":"1"}]}, {"from":529, "to":521, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":530, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":521, "details":[{"type":"table", "Width":"1"}]}]}, "106":{"nodes":[{"name":"Exit", "id":533, "subtype":"exit", "start":"13.00", "end":"17.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":534, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}], "links":[{"from":534, "to":533, "details":[{"type":"table", "Width":"136"}]}]}, "107":{"nodes":[{"name":"Exit", "id":535, "subtype":"exit", "start":"13.00", "end":"17.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":536, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Global variable", "id":537, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}, {"name":"Global variable", "id":538, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}, {"name":"+", "id":539, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}, {"name":"arg_testOutput_device", "id":540, "subtype":"default", "start":"0.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_testOutput_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"13"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":541, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":542, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}], "links":[{"from":536, "to":537, "details":[{"type":"table", "Width":"56"}]}, {"from":536, "to":538, "details":[{"type":"table", "Width":"56"}]}, {"from":536, "to":538, "details":[{"type":"table", "Width":"56"}]}, {"from":536, "to":537, "details":[{"type":"table", "Width":"56"}]}, {"from":537, "to":542, "details":[{"type":"table", "Width":"16"}]}, {"from":537, "to":539, "details":[{"type":"table", "Width":"16"}]}, {"from":538, "to":538, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3"}]}, {"from":538, "to":539, "details":[{"type":"table", "Width":"32"}]}, {"from":539, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":540, "to":541, "details":[{"type":"table", "Width":"64"}]}, {"from":541, "to":535, "details":[{"type":"table", "Width":"64"}]}, {"from":542, "to":537, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3"}]}]}, "113":{"nodes":[{"name":"Exit", "id":545, "subtype":"exit", "start":"3.00", "end":"7.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":546, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":547, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":548, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":549, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":550, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":551, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Compare", "id":552, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":553, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"bit.shuffle", "id":554, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":555, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":556, "subtype":"select", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":557, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["726", "774"], "type":"inst"}, {"name":"FFwd Src", "id":558, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["717", "765"], "type":"inst"}, {"name":"FFwd Src", "id":559, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["720", "768"], "type":"inst"}, {"name":"FFwd Src", "id":560, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["708", "778"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":561, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["724", "772"], "type":"inst"}, {"name":"FFwd Src", "id":562, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["711", "781"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Src", "id":563, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["713", "728", "776", "783"], "type":"inst"}], "links":[{"from":546, "to":547, "details":[{"type":"table", "Width":"40"}]}, {"from":546, "to":548, "details":[{"type":"table", "Width":"40"}]}, {"from":546, "to":549, "details":[{"type":"table", "Width":"40"}]}, {"from":546, "to":550, "details":[{"type":"table", "Width":"40"}]}, {"from":546, "to":552, "details":[{"type":"table", "Width":"40"}]}, {"from":546, "to":555, "details":[{"type":"table", "Width":"40"}]}, {"from":546, "to":554, "details":[{"type":"table", "Width":"40"}]}, {"from":547, "to":556, "details":[{"type":"table", "Width":"1"}]}, {"from":548, "to":557, "details":[{"type":"table", "Width":"1"}]}, {"from":548, "to":553, "details":[{"type":"table", "Width":"1"}]}, {"from":549, "to":558, "details":[{"type":"table", "Width":"1"}]}, {"from":549, "to":551, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":559, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":551, "details":[{"type":"table", "Width":"1"}]}, {"from":551, "to":560, "details":[{"type":"table", "Width":"1"}]}, {"from":552, "to":561, "details":[{"type":"table", "Width":"1"}]}, {"from":552, "to":553, "details":[{"type":"table", "Width":"1"}]}, {"from":553, "to":562, "details":[{"type":"table", "Width":"1"}]}, {"from":554, "to":556, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":556, "details":[{"type":"table", "Width":"1"}]}, {"from":556, "to":563, "details":[{"type":"table", "Width":"1"}]}]}, "115":{"nodes":[{"name":"Exit", "id":564, "subtype":"exit", "start":"3.00", "end":"7.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":565, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":566, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"ST", "id":567, "subtype":"load/store", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":568, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"ST", "id":569, "subtype":"load/store", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"+", "id":570, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":266}]], "type":"inst"}, {"name":"Compare", "id":571, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":265}]], "type":"inst"}], "links":[{"from":565, "to":570, "details":[{"type":"table", "Width":"24"}]}, {"from":565, "to":568, "details":[{"type":"table", "Width":"24"}]}, {"from":565, "to":566, "details":[{"type":"table", "Width":"24"}]}, {"from":566, "to":567, "details":[{"type":"table", "Width":"64"}]}, {"from":568, "to":569, "details":[{"type":"table", "Width":"64"}]}, {"from":570, "to":571, "details":[{"type":"table", "Width":"16"}]}, {"from":570, "to":564, "details":[{"type":"table", "Width":"16"}]}, {"from":571, "to":564, "details":[{"type":"table", "Width":"1"}]}]}, "117":{"nodes":[{"name":"Exit", "id":572, "subtype":"exit", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":573, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":574, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["744"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"Select", "id":575, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"FFwd Dest", "id":576, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["743"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"Select", "id":577, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"bit.shuffle", "id":578, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":579, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"RD", "id":580, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Non-Blocking Pipe Read", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0C", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"And", "id":581, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"bit.shuffle", "id":582, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":583, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":584, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":585, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Src", "id":586, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["738"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Src", "id":587, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["732", "740"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"FFwd Src", "id":588, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["734"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":277}]], "type":"inst"}, {"name":"FFwd Src", "id":589, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B7, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["606", "689"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":590, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["691", "698", "700", "702", "704", "706", "718", "721"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":591, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["692", "709", "714"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":592, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["730"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":593, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["735"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":594, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B7, MergeAndAggregateTask.B7, MergeAndAggregateTask.B7, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["598", "603", "615", "685"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}], "links":[{"from":573, "to":577, "details":[{"type":"table", "Width":"16"}]}, {"from":573, "to":575, "details":[{"type":"table", "Width":"16"}]}, {"from":574, "to":575, "details":[{"type":"table", "Width":"8"}]}, {"from":575, "to":587, "details":[{"type":"table", "Width":"8"}]}, {"from":575, "to":578, "details":[{"type":"table", "Width":"8"}]}, {"from":576, "to":577, "details":[{"type":"table", "Width":"16"}]}, {"from":577, "to":586, "details":[{"type":"table", "Width":"16"}]}, {"from":578, "to":580, "details":[{"type":"table", "Width":"1"}]}, {"from":578, "to":579, "details":[{"type":"table", "Width":"1"}]}, {"from":579, "to":581, "details":[{"type":"table", "Width":"1"}]}, {"from":579, "to":588, "details":[{"type":"table", "Width":"1"}]}, {"from":580, "to":593, "details":[{"type":"table", "Width":"200"}]}, {"from":580, "to":581, "details":[{"type":"table", "Width":"200"}]}, {"from":580, "to":589, "details":[{"type":"table", "Width":"200"}]}, {"from":580, "to":590, "details":[{"type":"table", "Width":"200"}]}, {"from":580, "to":591, "details":[{"type":"table", "Width":"200"}]}, {"from":580, "to":592, "details":[{"type":"table", "Width":"200"}]}, {"from":580, "to":582, "details":[{"type":"table", "Width":"200"}]}, {"from":581, "to":584, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":583, "details":[{"type":"table", "Width":"1"}]}, {"from":583, "to":585, "details":[{"type":"table", "Width":"1"}]}, {"from":584, "to":585, "details":[{"type":"table", "Width":"1"}]}, {"from":585, "to":594, "details":[{"type":"table", "Width":"1"}]}]}, "119":{"nodes":[{"name":"Exit", "id":595, "subtype":"exit", "start":"13.00", "end":"17.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":596, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":597, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":598, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["594"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"LD", "id":599, "subtype":"load/store", "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":600, "subtype":"default", "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Compare", "id":601, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"Xor", "id":602, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":603, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["594"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":604, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"LD", "id":605, "subtype":"load/store", "start":"7.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":606, "subtype":"ffwdDest", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "ffwdLinkID":["589"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Compare", "id":607, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "type":"inst"}, {"name":"+", "id":608, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":221}]], "type":"inst"}, {"name":"Compare", "id":609, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":220}]], "type":"inst"}, {"name":"Select", "id":610, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Select", "id":611, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "type":"inst"}, {"name":"Select", "id":612, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Select", "id":613, "subtype":"select", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Compare", "id":614, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":615, "subtype":"ffwdDest", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "ffwdLinkID":["594"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":616, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Src", "id":617, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["683"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":618, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["688"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":619, "subtype":"ffwdSource", "start":"0.00", "end":"12.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"12"}], "ffwdLinkID":["686"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":620, "subtype":"ffwdSource", "start":"0.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["695"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":621, "subtype":"ffwdSource", "start":"0.00", "end":"13.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"13"}], "ffwdLinkID":["693"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}], "links":[{"from":596, "to":608, "details":[{"type":"table", "Width":"24"}]}, {"from":596, "to":617, "details":[{"type":"table", "Width":"24"}]}, {"from":596, "to":600, "details":[{"type":"table", "Width":"24"}]}, {"from":596, "to":597, "details":[{"type":"table", "Width":"24"}]}, {"from":597, "to":618, "details":[{"type":"table", "Width":"64"}]}, {"from":597, "to":599, "details":[{"type":"table", "Width":"64"}]}, {"from":598, "to":599, "details":[{"type":"table", "Width":"1"}]}, {"from":599, "to":601, "details":[{"type":"table", "Width":"32"}]}, {"from":600, "to":605, "details":[{"type":"table", "Width":"64"}]}, {"from":601, "to":604, "details":[{"type":"table", "Width":"1"}]}, {"from":601, "to":613, "details":[{"type":"table", "Width":"1"}]}, {"from":601, "to":602, "details":[{"type":"table", "Width":"1"}]}, {"from":602, "to":619, "details":[{"type":"table", "Width":"1"}]}, {"from":602, "to":611, "details":[{"type":"table", "Width":"1"}]}, {"from":603, "to":604, "details":[{"type":"table", "Width":"1"}]}, {"from":604, "to":620, "details":[{"type":"table", "Width":"1"}]}, {"from":604, "to":605, "details":[{"type":"table", "Width":"1"}]}, {"from":605, "to":607, "details":[{"type":"table", "Width":"32"}]}, {"from":606, "to":607, "details":[{"type":"table", "Width":"32"}]}, {"from":607, "to":611, "details":[{"type":"table", "Width":"1"}]}, {"from":608, "to":609, "details":[{"type":"table", "Width":"16"}]}, {"from":608, "to":595, "details":[{"type":"table", "Width":"16"}]}, {"from":609, "to":610, "details":[{"type":"table", "Width":"1"}]}, {"from":610, "to":612, "details":[{"type":"table", "Width":"32"}]}, {"from":611, "to":612, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":613, "details":[{"type":"table", "Width":"32"}]}, {"from":613, "to":621, "details":[{"type":"table", "Width":"32"}]}, {"from":613, "to":614, "details":[{"type":"table", "Width":"32"}]}, {"from":614, "to":616, "details":[{"type":"table", "Width":"1"}]}, {"from":615, "to":616, "details":[{"type":"table", "Width":"1"}]}, {"from":616, "to":595, "details":[{"type":"table", "Width":"1"}]}]}, "122":{"nodes":[{"name":"Exit", "id":622, "subtype":"exit", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":623, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":624, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["808"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":625, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"FFwd Src", "id":626, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["805"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}], "links":[{"from":623, "to":625, "details":[{"type":"table", "Width":"16"}]}, {"from":624, "to":625, "details":[{"type":"table", "Width":"16"}]}, {"from":625, "to":626, "details":[{"type":"table", "Width":"16"}]}]}, "123":{"nodes":[{"name":"Exit", "id":627, "subtype":"exit", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":628, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":629, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":630, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":631, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B10, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["647", "793"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"FFwd Src", "id":632, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["755", "757", "759", "761", "763", "766", "769", "797"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"FFwd Src", "id":633, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["779", "784", "802"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"FFwd Src", "id":634, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B10, MergeAndAggregateTask.B10, MergeAndAggregateTask.B10, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["639", "644", "656", "752", "789", "800"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Src", "id":635, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["787"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}], "links":[{"from":628, "to":631, "details":[{"type":"table", "Width":"136"}]}, {"from":628, "to":629, "details":[{"type":"table", "Width":"136"}]}, {"from":628, "to":632, "details":[{"type":"table", "Width":"136"}]}, {"from":628, "to":633, "details":[{"type":"table", "Width":"136"}]}, {"from":629, "to":635, "details":[{"type":"table", "Width":"1"}]}, {"from":629, "to":630, "details":[{"type":"table", "Width":"1"}]}, {"from":630, "to":634, "details":[{"type":"table", "Width":"1"}]}]}, "125":{"nodes":[{"name":"Exit", "id":636, "subtype":"exit", "start":"13.00", "end":"17.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":637, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":638, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":639, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"LD", "id":640, "subtype":"load/store", "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":641, "subtype":"default", "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Compare", "id":642, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"Xor", "id":643, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":644, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":645, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"LD", "id":646, "subtype":"load/store", "start":"7.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":647, "subtype":"ffwdDest", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "ffwdLinkID":["631"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Compare", "id":648, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "type":"inst"}, {"name":"+", "id":649, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":221}]], "type":"inst"}, {"name":"Compare", "id":650, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":220}]], "type":"inst"}, {"name":"Select", "id":651, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Select", "id":652, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "type":"inst"}, {"name":"Select", "id":653, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Select", "id":654, "subtype":"select", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Compare", "id":655, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":656, "subtype":"ffwdDest", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":657, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Src", "id":658, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["749"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":659, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["792"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":660, "subtype":"ffwdSource", "start":"0.00", "end":"12.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"12"}], "ffwdLinkID":["795"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"FFwd Src", "id":661, "subtype":"ffwdSource", "start":"0.00", "end":"12.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"12"}], "ffwdLinkID":["790"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":662, "subtype":"ffwdSource", "start":"0.00", "end":"13.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"13"}], "ffwdLinkID":["747"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}], "links":[{"from":637, "to":649, "details":[{"type":"table", "Width":"24"}]}, {"from":637, "to":658, "details":[{"type":"table", "Width":"24"}]}, {"from":637, "to":641, "details":[{"type":"table", "Width":"24"}]}, {"from":637, "to":638, "details":[{"type":"table", "Width":"24"}]}, {"from":638, "to":659, "details":[{"type":"table", "Width":"64"}]}, {"from":638, "to":640, "details":[{"type":"table", "Width":"64"}]}, {"from":639, "to":640, "details":[{"type":"table", "Width":"1"}]}, {"from":640, "to":642, "details":[{"type":"table", "Width":"32"}]}, {"from":641, "to":646, "details":[{"type":"table", "Width":"64"}]}, {"from":642, "to":660, "details":[{"type":"table", "Width":"1"}]}, {"from":642, "to":645, "details":[{"type":"table", "Width":"1"}]}, {"from":642, "to":654, "details":[{"type":"table", "Width":"1"}]}, {"from":642, "to":643, "details":[{"type":"table", "Width":"1"}]}, {"from":643, "to":661, "details":[{"type":"table", "Width":"1"}]}, {"from":643, "to":652, "details":[{"type":"table", "Width":"1"}]}, {"from":644, "to":645, "details":[{"type":"table", "Width":"1"}]}, {"from":645, "to":646, "details":[{"type":"table", "Width":"1"}]}, {"from":646, "to":648, "details":[{"type":"table", "Width":"32"}]}, {"from":647, "to":648, "details":[{"type":"table", "Width":"32"}]}, {"from":648, "to":652, "details":[{"type":"table", "Width":"1"}]}, {"from":649, "to":650, "details":[{"type":"table", "Width":"16"}]}, {"from":649, "to":636, "details":[{"type":"table", "Width":"16"}]}, {"from":650, "to":651, "details":[{"type":"table", "Width":"1"}]}, {"from":651, "to":653, "details":[{"type":"table", "Width":"32"}]}, {"from":652, "to":653, "details":[{"type":"table", "Width":"1"}]}, {"from":653, "to":654, "details":[{"type":"table", "Width":"32"}]}, {"from":654, "to":662, "details":[{"type":"table", "Width":"32"}]}, {"from":654, "to":655, "details":[{"type":"table", "Width":"32"}]}, {"from":655, "to":657, "details":[{"type":"table", "Width":"1"}]}, {"from":656, "to":657, "details":[{"type":"table", "Width":"1"}]}, {"from":657, "to":636, "details":[{"type":"table", "Width":"1"}]}]}, "126":{"nodes":[{"name":"Loop Orch", "id":663, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "type":"inst"}, {"name":"Exit", "id":664, "subtype":"exit", "start":"9.00", "end":"13.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"152", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":665, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":666, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "type":"inst"}, {"name":"Loop Orch", "id":667, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "type":"inst"}, {"name":"Loop Orch", "id":668, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "type":"inst"}, {"name":"Loop Orch", "id":669, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "type":"inst"}, {"name":"table", "id":671, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":365}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":672, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"LD", "id":673, "subtype":"load/store", "start":"4.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":674, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"LD", "id":675, "subtype":"load/store", "start":"4.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"Compare", "id":676, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":368}]], "type":"inst"}, {"name":"+", "id":677, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":365}]], "type":"inst"}, {"name":"bit.shuffle", "id":678, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":679, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}], "links":[{"from":663, "to":664, "details":[{"type":"table", "Width":"1"}]}, {"from":663, "to":675, "details":[{"type":"table", "Width":"1"}]}, {"from":663, "to":673, "details":[{"type":"table", "Width":"1"}]}, {"from":666, "to":669, "details":[{"type":"table", "Width":"1"}]}, {"from":667, "to":668, "details":[{"type":"table", "Width":"1"}]}, {"from":667, "to":671, "details":[{"type":"table", "Width":"1"}]}, {"from":667, "to":669, "details":[{"type":"table", "Width":"1"}]}, {"from":667, "to":678, "details":[{"type":"table", "Width":"1"}]}, {"from":668, "to":669, "details":[{"type":"table", "Width":"1"}]}, {"from":668, "to":663, "details":[{"type":"table", "Width":"1"}]}, {"from":669, "to":668, "details":[{"type":"table", "Width":"1"}]}, {"from":671, "to":677, "details":[{"type":"table", "Width":"16"}]}, {"from":671, "to":674, "details":[{"type":"table", "Width":"16"}]}, {"from":671, "to":672, "details":[{"type":"table", "Width":"16"}]}, {"from":672, "to":673, "details":[{"type":"table", "Width":"64"}]}, {"from":673, "to":676, "details":[{"type":"table", "Width":"64"}]}, {"from":673, "to":664, "details":[{"type":"table", "Width":"64"}]}, {"from":674, "to":675, "details":[{"type":"table", "Width":"64"}]}, {"from":675, "to":664, "details":[{"type":"table", "Width":"64"}]}, {"from":676, "to":664, "details":[{"type":"table", "Width":"1"}]}, {"from":677, "to":671, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":678, "to":679, "details":[{"type":"table", "Width":"1"}]}, {"from":678, "to":664, "details":[{"type":"table", "Width":"1"}]}, {"from":679, "to":671, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"table", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":679, "to":664, "details":[{"type":"table", "Width":"1"}]}, {"from":679, "to":669, "details":[{"type":"table", "Width":"1"}]}, {"from":679, "to":678, "details":[{"type":"table", "Width":"1"}]}]}, "128":{"nodes":[{"name":"Exit", "id":681, "subtype":"exit", "start":"7.00", "end":"11.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"288", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":682, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":683, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["617"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":684, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":685, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["594"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Dest", "id":686, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["619"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Or", "id":687, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":688, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["618"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":689, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["589"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"ST", "id":690, "subtype":"load/store", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":691, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":692, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["591"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":693, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["621"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Compare", "id":694, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":695, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["620"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Or", "id":696, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"LD", "id":697, "subtype":"load/store", "start":"1.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"4", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":698, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Compare", "id":699, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"FFwd Dest", "id":700, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":701, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"FFwd Dest", "id":702, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Compare", "id":703, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":704, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":705, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":706, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"+", "id":707, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":147}]], "type":"inst"}, {"name":"FFwd Dest", "id":708, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["560"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":709, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["591"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":710, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":711, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["562"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"Select", "id":712, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Dest", "id":713, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["563"], "type":"inst"}, {"name":"FFwd Dest", "id":714, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["591"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":715, "subtype":"select", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"+", "id":716, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Dest", "id":717, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["558"], "type":"inst"}, {"name":"FFwd Dest", "id":718, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":719, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":720, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["559"], "type":"inst"}, {"name":"FFwd Dest", "id":721, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":722, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"+", "id":723, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":724, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["561"], "type":"inst"}, {"name":"Select", "id":725, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":726, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["557"], "type":"inst"}, {"name":"Select", "id":727, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":728, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["563"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Select", "id":729, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":730, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["592"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"bit.shuffle", "id":731, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Dest", "id":732, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["587"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"Select", "id":733, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":317}]], "type":"inst"}, {"name":"FFwd Dest", "id":734, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["588"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":277}]], "type":"inst"}, {"name":"FFwd Dest", "id":735, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["593"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":736, "subtype":"select", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"Select", "id":737, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Dest", "id":738, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["586"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"+", "id":739, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Dest", "id":740, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["587"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"Select", "id":741, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"Compare", "id":742, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":275}]], "type":"inst"}, {"name":"FFwd Src", "id":743, "subtype":"ffwdSource", "start":"0.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["576"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Src", "id":744, "subtype":"ffwdSource", "start":"0.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["574"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}], "links":[{"from":683, "to":684, "details":[{"type":"table", "Width":"64"}]}, {"from":684, "to":681, "details":[{"type":"table", "Width":"64"}]}, {"from":684, "to":697, "details":[{"type":"table", "Width":"64"}]}, {"from":685, "to":687, "details":[{"type":"table", "Width":"1"}]}, {"from":686, "to":687, "details":[{"type":"table", "Width":"1"}]}, {"from":687, "to":690, "details":[{"type":"table", "Width":"1"}]}, {"from":687, "to":681, "details":[{"type":"table", "Width":"1"}]}, {"from":689, "to":690, "details":[{"type":"table", "Width":"32"}]}, {"from":691, "to":681, "details":[{"type":"table", "Width":"32"}]}, {"from":692, "to":681, "details":[{"type":"table", "Width":"32"}]}, {"from":693, "to":694, "details":[{"type":"table", "Width":"32"}]}, {"from":694, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":695, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":696, "to":697, "details":[{"type":"table", "Width":"1"}]}, {"from":696, "to":681, "details":[{"type":"table", "Width":"1"}]}, {"from":697, "to":699, "details":[{"type":"table", "Width":"64"}]}, {"from":697, "to":701, "details":[{"type":"table", "Width":"64"}]}, {"from":697, "to":703, "details":[{"type":"table", "Width":"64"}]}, {"from":697, "to":705, "details":[{"type":"table", "Width":"64"}]}, {"from":697, "to":707, "details":[{"type":"table", "Width":"64"}]}, {"from":697, "to":723, "details":[{"type":"table", "Width":"64"}]}, {"from":697, "to":716, "details":[{"type":"table", "Width":"64"}]}, {"from":698, "to":699, "details":[{"type":"table", "Width":"32"}]}, {"from":699, "to":701, "details":[{"type":"table", "Width":"1"}]}, {"from":700, "to":701, "details":[{"type":"table", "Width":"32"}]}, {"from":701, "to":725, "details":[{"type":"table", "Width":"32"}]}, {"from":702, "to":703, "details":[{"type":"table", "Width":"32"}]}, {"from":703, "to":705, "details":[{"type":"table", "Width":"1"}]}, {"from":704, "to":705, "details":[{"type":"table", "Width":"32"}]}, {"from":705, "to":727, "details":[{"type":"table", "Width":"32"}]}, {"from":706, "to":707, "details":[{"type":"table", "Width":"32"}]}, {"from":707, "to":729, "details":[{"type":"table", "Width":"32"}]}, {"from":708, "to":710, "details":[{"type":"table", "Width":"1"}]}, {"from":709, "to":710, "details":[{"type":"table", "Width":"32"}]}, {"from":710, "to":712, "details":[{"type":"table", "Width":"32"}]}, {"from":711, "to":712, "details":[{"type":"table", "Width":"1"}]}, {"from":712, "to":715, "details":[{"type":"table", "Width":"32"}]}, {"from":713, "to":715, "details":[{"type":"table", "Width":"1"}]}, {"from":714, "to":715, "details":[{"type":"table", "Width":"32"}]}, {"from":715, "to":716, "details":[{"type":"table", "Width":"32"}]}, {"from":716, "to":681, "details":[{"type":"table", "Width":"32"}]}, {"from":717, "to":719, "details":[{"type":"table", "Width":"1"}]}, {"from":718, "to":719, "details":[{"type":"table", "Width":"32"}]}, {"from":719, "to":722, "details":[{"type":"table", "Width":"32"}]}, {"from":720, "to":722, "details":[{"type":"table", "Width":"1"}]}, {"from":721, "to":722, "details":[{"type":"table", "Width":"32"}]}, {"from":722, "to":723, "details":[{"type":"table", "Width":"32"}]}, {"from":723, "to":725, "details":[{"type":"table", "Width":"32"}]}, {"from":724, "to":725, "details":[{"type":"table", "Width":"1"}]}, {"from":725, "to":727, "details":[{"type":"table", "Width":"32"}]}, {"from":726, "to":727, "details":[{"type":"table", "Width":"1"}]}, {"from":727, "to":729, "details":[{"type":"table", "Width":"32"}]}, {"from":728, "to":729, "details":[{"type":"table", "Width":"1"}]}, {"from":729, "to":681, "details":[{"type":"table", "Width":"32"}]}, {"from":730, "to":731, "details":[{"type":"table", "Width":"8"}]}, {"from":731, "to":737, "details":[{"type":"table", "Width":"1"}]}, {"from":731, "to":733, "details":[{"type":"table", "Width":"1"}]}, {"from":732, "to":733, "details":[{"type":"table", "Width":"8"}]}, {"from":733, "to":741, "details":[{"type":"table", "Width":"8"}]}, {"from":734, "to":736, "details":[{"type":"table", "Width":"1"}]}, {"from":735, "to":736, "details":[{"type":"table", "Width":"1"}]}, {"from":736, "to":741, "details":[{"type":"table", "Width":"1"}]}, {"from":736, "to":737, "details":[{"type":"table", "Width":"1"}]}, {"from":737, "to":739, "details":[{"type":"table", "Width":"1"}]}, {"from":738, "to":739, "details":[{"type":"table", "Width":"16"}]}, {"from":739, "to":743, "details":[{"type":"table", "Width":"16"}]}, {"from":739, "to":742, "details":[{"type":"table", "Width":"16"}]}, {"from":740, "to":741, "details":[{"type":"table", "Width":"8"}]}, {"from":741, "to":744, "details":[{"type":"table", "Width":"8"}]}, {"from":742, "to":681, "details":[{"type":"table", "Width":"1"}]}]}, "131":{"nodes":[{"name":"Exit", "id":745, "subtype":"exit", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":746, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":747, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["662"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Compare", "id":748, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":749, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["658"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":750, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Xor", "id":751, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":752, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":753, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"LD", "id":754, "subtype":"load/store", "start":"1.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"4", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":755, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Compare", "id":756, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"FFwd Dest", "id":757, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":758, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"FFwd Dest", "id":759, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Compare", "id":760, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":761, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":762, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":763, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"+", "id":764, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":147}]], "type":"inst"}, {"name":"FFwd Dest", "id":765, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["558"], "type":"inst"}, {"name":"FFwd Dest", "id":766, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":767, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":768, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["559"], "type":"inst"}, {"name":"FFwd Dest", "id":769, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":770, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"+", "id":771, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":772, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["561"], "type":"inst"}, {"name":"Select", "id":773, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":774, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["557"], "type":"inst"}, {"name":"Select", "id":775, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":776, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["563"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Select", "id":777, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":778, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["560"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":779, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["633"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":780, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":781, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["562"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"Select", "id":782, "subtype":"select", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Dest", "id":783, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["563"], "type":"inst"}, {"name":"FFwd Dest", "id":784, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["633"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":785, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"+", "id":786, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Dest", "id":787, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["635"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Select", "id":788, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":789, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Dest", "id":790, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["661"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Or", "id":791, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":792, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["659"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":793, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["631"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"ST", "id":794, "subtype":"load/store", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":795, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["660"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"Select", "id":796, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":797, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":798, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"Xor", "id":799, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "type":"inst"}, {"name":"FFwd Dest", "id":800, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":801, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "type":"inst"}, {"name":"FFwd Dest", "id":802, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["633"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":803, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"ST", "id":804, "subtype":"load/store", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":805, "subtype":"ffwdDest", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "ffwdLinkID":["626"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"+", "id":806, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"Compare", "id":807, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"FFwd Src", "id":808, "subtype":"ffwdSource", "start":"0.00", "end":"8.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"0", "Latency":"8"}], "ffwdLinkID":["624"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}], "links":[{"from":747, "to":748, "details":[{"type":"table", "Width":"32"}]}, {"from":748, "to":751, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":796, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":788, "details":[{"type":"table", "Width":"1"}]}, {"from":749, "to":750, "details":[{"type":"table", "Width":"64"}]}, {"from":750, "to":754, "details":[{"type":"table", "Width":"64"}]}, {"from":750, "to":804, "details":[{"type":"table", "Width":"64"}]}, {"from":751, "to":753, "details":[{"type":"table", "Width":"1"}]}, {"from":752, "to":753, "details":[{"type":"table", "Width":"1"}]}, {"from":753, "to":754, "details":[{"type":"table", "Width":"1"}]}, {"from":754, "to":756, "details":[{"type":"table", "Width":"64"}]}, {"from":754, "to":758, "details":[{"type":"table", "Width":"64"}]}, {"from":754, "to":760, "details":[{"type":"table", "Width":"64"}]}, {"from":754, "to":762, "details":[{"type":"table", "Width":"64"}]}, {"from":754, "to":764, "details":[{"type":"table", "Width":"64"}]}, {"from":754, "to":771, "details":[{"type":"table", "Width":"64"}]}, {"from":754, "to":786, "details":[{"type":"table", "Width":"64"}]}, {"from":755, "to":756, "details":[{"type":"table", "Width":"32"}]}, {"from":756, "to":758, "details":[{"type":"table", "Width":"1"}]}, {"from":757, "to":758, "details":[{"type":"table", "Width":"32"}]}, {"from":758, "to":773, "details":[{"type":"table", "Width":"32"}]}, {"from":759, "to":760, "details":[{"type":"table", "Width":"32"}]}, {"from":760, "to":762, "details":[{"type":"table", "Width":"1"}]}, {"from":761, "to":762, "details":[{"type":"table", "Width":"32"}]}, {"from":762, "to":775, "details":[{"type":"table", "Width":"32"}]}, {"from":763, "to":764, "details":[{"type":"table", "Width":"32"}]}, {"from":764, "to":777, "details":[{"type":"table", "Width":"32"}]}, {"from":765, "to":767, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":767, "details":[{"type":"table", "Width":"32"}]}, {"from":767, "to":770, "details":[{"type":"table", "Width":"32"}]}, {"from":768, "to":770, "details":[{"type":"table", "Width":"1"}]}, {"from":769, "to":770, "details":[{"type":"table", "Width":"32"}]}, {"from":770, "to":771, "details":[{"type":"table", "Width":"32"}]}, {"from":771, "to":773, "details":[{"type":"table", "Width":"32"}]}, {"from":772, "to":773, "details":[{"type":"table", "Width":"1"}]}, {"from":773, "to":775, "details":[{"type":"table", "Width":"32"}]}, {"from":774, "to":775, "details":[{"type":"table", "Width":"1"}]}, {"from":775, "to":777, "details":[{"type":"table", "Width":"32"}]}, {"from":776, "to":777, "details":[{"type":"table", "Width":"1"}]}, {"from":777, "to":798, "details":[{"type":"table", "Width":"32"}]}, {"from":778, "to":780, "details":[{"type":"table", "Width":"1"}]}, {"from":779, "to":780, "details":[{"type":"table", "Width":"32"}]}, {"from":780, "to":782, "details":[{"type":"table", "Width":"32"}]}, {"from":781, "to":782, "details":[{"type":"table", "Width":"1"}]}, {"from":782, "to":785, "details":[{"type":"table", "Width":"32"}]}, {"from":783, "to":785, "details":[{"type":"table", "Width":"1"}]}, {"from":784, "to":785, "details":[{"type":"table", "Width":"32"}]}, {"from":785, "to":786, "details":[{"type":"table", "Width":"32"}]}, {"from":786, "to":803, "details":[{"type":"table", "Width":"32"}]}, {"from":787, "to":788, "details":[{"type":"table", "Width":"1"}]}, {"from":788, "to":803, "details":[{"type":"table", "Width":"1"}]}, {"from":788, "to":798, "details":[{"type":"table", "Width":"1"}]}, {"from":788, "to":796, "details":[{"type":"table", "Width":"1"}]}, {"from":789, "to":791, "details":[{"type":"table", "Width":"1"}]}, {"from":790, "to":791, "details":[{"type":"table", "Width":"1"}]}, {"from":791, "to":794, "details":[{"type":"table", "Width":"1"}]}, {"from":793, "to":794, "details":[{"type":"table", "Width":"32"}]}, {"from":795, "to":796, "details":[{"type":"table", "Width":"1"}]}, {"from":796, "to":799, "details":[{"type":"table", "Width":"1"}]}, {"from":797, "to":798, "details":[{"type":"table", "Width":"32"}]}, {"from":798, "to":804, "details":[{"type":"table", "Width":"32"}]}, {"from":799, "to":801, "details":[{"type":"table", "Width":"1"}]}, {"from":800, "to":801, "details":[{"type":"table", "Width":"1"}]}, {"from":801, "to":804, "details":[{"type":"table", "Width":"1"}]}, {"from":802, "to":803, "details":[{"type":"table", "Width":"32"}]}, {"from":803, "to":804, "details":[{"type":"table", "Width":"32"}]}, {"from":805, "to":806, "details":[{"type":"table", "Width":"16"}]}, {"from":806, "to":808, "details":[{"type":"table", "Width":"16"}]}, {"from":806, "to":807, "details":[{"type":"table", "Width":"16"}]}, {"from":807, "to":745, "details":[{"type":"table", "Width":"1"}]}]}};
var treeJSON={"nodes":[{"name":"AggFuncSelectTask", "id":1, "type":"kernel", "children":[{"name":"AggFuncSelectTask.B0", "id":9, "type":"bb", "children":[{"name":"Cluster 0", "id":49, "type":"cluster"}, {"name":"Cluster 1", "id":54, "type":"cluster"}]}]}, {"name":"testInputSrcTask", "id":2, "type":"kernel", "children":[{"name":"testInputSrcTask.B0", "id":10, "type":"bb"}, {"name":"testInputSrcTask.B1", "id":11, "type":"bb", "children":[{"name":"Cluster 2", "id":57, "type":"cluster"}]}, {"name":"testInputSrcTask.B2", "id":12, "type":"bb", "children":[{"name":"Cluster 3", "id":60, "type":"cluster"}, {"name":"Cluster 4", "id":62, "type":"cluster"}]}, {"name":"testInputSrcTask.B3", "id":13, "type":"bb"}, {"name":"testInputSrcTask.B4", "id":14, "type":"bb"}]}, {"name":"MakeUniqueTask0", "id":3, "type":"kernel", "children":[{"name":"MakeUniqueTask0.B0", "id":15, "type":"bb"}, {"name":"MakeUniqueTask0.B1", "id":16, "type":"bb", "children":[{"name":"Cluster 5", "id":69, "type":"cluster"}, {"name":"Cluster 6", "id":71, "type":"cluster"}]}]}, {"name":"MapKeyTask0", "id":4, "type":"kernel", "children":[{"name":"MapKeyTask0.B0", "id":17, "type":"bb"}, {"name":"MapKeyTask0.B1", "id":18, "type":"bb", "children":[{"name":"Cluster 7", "id":75, "type":"cluster"}, {"name":"Cluster 8", "id":77, "type":"cluster"}]}]}, {"name":"TraiageMappingTask0", "id":5, "type":"kernel", "children":[{"name":"TraiageMappingTask0.B0", "id":19, "type":"bb"}, {"name":"TraiageMappingTask0.B1", "id":20, "type":"bb", "children":[{"name":"Cluster 9", "id":81, "type":"cluster"}, {"name":"Cluster 10", "id":83, "type":"cluster"}]}]}, {"name":"AggregateTask0", "id":6, "type":"kernel", "children":[{"name":"AggregateTask0.B0", "id":21, "type":"bb", "children":[{"name":"Cluster 11", "id":89, "type":"cluster"}]}, {"name":"AggregateTask0.B1", "id":22, "type":"bb"}, {"name":"AggregateTask0.B2", "id":23, "type":"bb", "children":[{"name":"Cluster 12", "id":91, "type":"cluster"}]}, {"name":"AggregateTask0.B3", "id":24, "type":"bb", "children":[{"name":"Cluster 13", "id":93, "type":"cluster"}]}, {"name":"AggregateTask0.B4", "id":25, "type":"bb"}, {"name":"AggregateTask0.B5", "id":26, "type":"bb"}, {"name":"AggregateTask0.B6", "id":27, "type":"bb", "children":[{"name":"Cluster 14", "id":94, "type":"cluster"}]}, {"name":"AggregateTask0.B7", "id":28, "type":"bb", "children":[{"name":"Cluster 15", "id":96, "type":"cluster"}, {"name":"Cluster 16", "id":97, "type":"cluster"}]}]}, {"name":"ReadoutTask", "id":7, "type":"kernel", "children":[{"name":"ReadoutTask.B0", "id":29, "type":"bb"}, {"name":"ReadoutTask.B1", "id":30, "type":"bb", "children":[{"name":"Cluster 17", "id":100, "type":"cluster"}]}, {"name":"ReadoutTask.B2", "id":31, "type":"bb"}, {"name":"ReadoutTask.B3", "id":32, "type":"bb", "children":[{"name":"Cluster 18", "id":104, "type":"cluster"}, {"name":"Cluster 19", "id":106, "type":"cluster"}, {"name":"Cluster 20", "id":107, "type":"cluster"}]}, {"name":"ReadoutTask.B4", "id":33, "type":"bb"}]}, {"name":"MergeAndAggregateTask", "id":8, "type":"kernel", "children":[{"name":"MergeAndAggregateTask.B0", "id":34, "type":"bb", "children":[{"name":"Cluster 21", "id":113, "type":"cluster"}]}, {"name":"MergeAndAggregateTask.B1", "id":35, "type":"bb"}, {"name":"MergeAndAggregateTask.B2", "id":36, "type":"bb"}, {"name":"MergeAndAggregateTask.B3", "id":37, "type":"bb"}, {"name":"MergeAndAggregateTask.B4", "id":38, "type":"bb", "children":[{"name":"Cluster 22", "id":115, "type":"cluster"}]}, {"name":"MergeAndAggregateTask.B5", "id":39, "type":"bb"}, {"name":"MergeAndAggregateTask.B6", "id":40, "type":"bb", "children":[{"name":"Cluster 23", "id":117, "type":"cluster"}]}, {"name":"MergeAndAggregateTask.B7", "id":41, "type":"bb", "children":[{"name":"Cluster 24", "id":119, "type":"cluster"}]}, {"name":"MergeAndAggregateTask.B8", "id":42, "type":"bb", "children":[{"name":"Cluster 25", "id":122, "type":"cluster"}, {"name":"Cluster 26", "id":123, "type":"cluster"}]}, {"name":"MergeAndAggregateTask.B9", "id":43, "type":"bb"}, {"name":"MergeAndAggregateTask.B10", "id":44, "type":"bb", "children":[{"name":"Cluster 27", "id":125, "type":"cluster"}]}, {"name":"MergeAndAggregateTask.B11", "id":45, "type":"bb", "children":[{"name":"Cluster 28", "id":126, "type":"cluster"}]}, {"name":"MergeAndAggregateTask.B12", "id":46, "type":"bb", "children":[{"name":"Cluster 29", "id":128, "type":"cluster"}]}, {"name":"MergeAndAggregateTask.B13", "id":47, "type":"bb", "children":[{"name":"Cluster 30", "id":131, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"testInputSrcTask", "id":913, "type":"kernel", "children":[{"name":"On-chip Memory", "id":914, "type":"memtype", "children":[{"name":"bundle", "id":915, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"292"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":292}]], "type":"reg"}]}]}, {"name":"MakeUniqueTask0", "id":916, "type":"kernel", "children":[{"name":"On-chip Memory", "id":917, "type":"memtype", "children":[{"name":"iBundle", "id":918, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"40"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":40}]], "type":"reg"}, {"name":"oBundle", "id":919, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"46"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":46}]], "type":"reg"}]}]}, {"name":"MapKeyTask0", "id":920, "type":"kernel", "children":[{"name":"On-chip Memory", "id":921, "type":"memtype", "children":[{"name":"__camKey", "id":922, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"67"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":67}]], "type":"reg"}, {"name":"__camValid", "id":923, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"67"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":67}]], "type":"unsynth"}, {"name":"iBundle", "id":924, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"72"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":72}]], "type":"reg"}, {"name":"oBundle", "id":925, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"78"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":78}]], "type":"reg"}, {"name":"idxOut", "id":926, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"84"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":84}]], "type":"reg"}, {"name":"mappedOut", "id":927, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"85"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":85}]], "type":"reg"}]}]}, {"name":"TraiageMappingTask0", "id":928, "type":"kernel", "children":[{"name":"On-chip Memory", "id":929, "type":"memtype", "children":[{"name":"inBundle", "id":930, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"117"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":117}]], "type":"reg"}, {"name":"goodBundle", "id":931, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"118"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":118}]], "type":"reg"}, {"name":"badBundle", "id":932, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"119"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":119}]], "type":"reg"}]}]}, {"name":"AggregateTask0", "id":933, "type":"kernel", "children":[{"name":"On-chip Memory", "id":934, "type":"memtype", "children":[{"name":"__table", "id":935, "brief":"Implemented size:64 bytes = (4 words per bank) x (16 bytes per word) | Memory Usage:4 RAMs | Number of banks:1 | Bank width (word size):16 bytes | Bank depth:4 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM), singlepump, simple_dual_port", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"155"}]}], "Requested size":"64 bytes", "Implemented size":"64 bytes = (4 words per bank) x (16 bytes per word)", "Memory Usage":"4 RAMs", "Number of banks":"1", "Bank width (word size)":"16 bytes", "Bank depth":"4 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'__table\' occupies memory words [0-3] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory(BLOCK_RAM), singlepump, simple_dual_port", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":155}]], "type":"memsys", "children":[{"name":"Bank 0", "id":941, "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:4 words | Implemented bank size:64 bytes = (4 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"16 bytes", "Bank depth":"4 words", "Implemented bank size":"64 bytes = (4 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'__table\' occupies memory words [0-3] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":155}]], "type":"bank", "children":[{"name":"Replicate 0", "id":942, "padding":"0", "depth":"4", "brief":"Implemented size:64 bytes = (4 words) x (16 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"64 bytes = (4 words) x (16 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'__table\' occupies memory words [0-3] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":155}]], "type":"replicate", "children":[{"name":"R", "id":943, "type":"port"}, {"name":"W", "id":945, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"4 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'__table\' occupies memory words [0-3] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"__deferred", "id":947, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"155"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":155}]], "type":"reg"}, {"name":"__deferredIdx", "id":948, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"155"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":155}]], "type":"unsynth"}, {"name":"iBundle", "id":949, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"175"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":175}]], "type":"reg"}, {"name":"tuples", "id":950, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"205"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":205}]], "type":"unsynth"}, {"name":"update", "id":951, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"253"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"reg"}, {"name":"frwd", "id":952, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"256"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":256}]], "type":"reg"}, {"name":"frwdVal", "id":953, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"257"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":257}]], "type":"unsynth"}]}, {"name":"Load", "id":936, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"__table", "Start cycle":"5", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"283"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"192"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"376"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"Load", "id":937, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"__table", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"326"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"206"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"376"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Load", "id":938, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"__table", "Start cycle":"4", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"326"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"206"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"376"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Store", "id":939, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"__table", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"233"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"161"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"376"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":233}]], "type":"inst"}, {"name":"Store", "id":940, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"__table", "Start cycle":"5", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"295"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"192"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"376"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"SHARE", "id":944, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":946, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}, {"name":"MergeAndAggregateTask", "id":954, "type":"kernel", "children":[{"name":"On-chip Memory", "id":955, "type":"memtype", "children":[{"name":"table", "id":956, "brief":"Implemented size:128 bytes = (8 banks) x (2 words per bank) x (8 bytes per word) | Memory Usage:16 RAMs | Number of banks:8 | Bank width (word size):8 bytes | Bank depth:2 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM), singlepump, simple_dual_port", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"258"}]}], "Requested size":"128 bytes", "Implemented size":"128 bytes = (8 banks) x (2 words per bank) x (8 bytes per word)", "Memory Usage":"16 RAMs", "Number of banks":"8", "Bank width (word size)":"8 bytes", "Bank depth":"2 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory(BLOCK_RAM), singlepump, simple_dual_port", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"memsys", "children":[{"name":"Bank 0", "id":972, "brief":"Memory Usage:2 RAMs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:16 bytes = (2 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"bank", "children":[{"name":"Replicate 0", "id":973, "padding":"0", "depth":"2", "brief":"Implemented size:16 bytes = (2 words) x (8 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"replicate", "children":[{"name":"R", "id":974, "type":"port"}, {"name":"W", "id":976, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":978, "brief":"Memory Usage:2 RAMs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:16 bytes = (2 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"bank", "children":[{"name":"Replicate 0", "id":979, "padding":"0", "depth":"2", "brief":"Implemented size:16 bytes = (2 words) x (8 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"replicate", "children":[{"name":"R", "id":980, "type":"port"}, {"name":"W", "id":982, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":984, "brief":"Memory Usage:2 RAMs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:16 bytes = (2 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"bank", "children":[{"name":"Replicate 0", "id":985, "padding":"0", "depth":"2", "brief":"Implemented size:16 bytes = (2 words) x (8 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"replicate", "children":[{"name":"R", "id":986, "type":"port"}, {"name":"W", "id":988, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":990, "brief":"Memory Usage:2 RAMs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:16 bytes = (2 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"bank", "children":[{"name":"Replicate 0", "id":991, "padding":"0", "depth":"2", "brief":"Implemented size:16 bytes = (2 words) x (8 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"replicate", "children":[{"name":"R", "id":992, "type":"port"}, {"name":"W", "id":994, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":996, "brief":"Memory Usage:2 RAMs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:16 bytes = (2 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"bank", "children":[{"name":"Replicate 0", "id":997, "padding":"0", "depth":"2", "brief":"Implemented size:16 bytes = (2 words) x (8 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"replicate", "children":[{"name":"R", "id":998, "type":"port"}, {"name":"W", "id":1000, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":1002, "brief":"Memory Usage:2 RAMs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:16 bytes = (2 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1003, "padding":"0", "depth":"2", "brief":"Implemented size:16 bytes = (2 words) x (8 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"replicate", "children":[{"name":"R", "id":1004, "type":"port"}, {"name":"W", "id":1006, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":1008, "brief":"Memory Usage:2 RAMs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:16 bytes = (2 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1009, "padding":"0", "depth":"2", "brief":"Implemented size:16 bytes = (2 words) x (8 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"replicate", "children":[{"name":"R", "id":1010, "type":"port"}, {"name":"W", "id":1012, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":1014, "brief":"Memory Usage:2 RAMs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:16 bytes = (2 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1015, "padding":"0", "depth":"2", "brief":"Implemented size:16 bytes = (2 words) x (8 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":258}]], "type":"replicate", "children":[{"name":"R", "id":1016, "type":"port"}, {"name":"W", "id":1018, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'table\' occupies memory words [0-15] and has 1 array element split across 2 memory words.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"eof", "id":1020, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"273"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"reg"}, {"name":"bundle", "id":1021, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"283"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":283}]], "type":"reg"}]}, {"name":"Load", "id":957, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:2 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"table", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"222"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"313"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Load", "id":958, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:7 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"table", "Start cycle":"7", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"222"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"313"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Load", "id":959, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:2 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"table", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"222"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"360"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Load", "id":960, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:7 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"table", "Start cycle":"7", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"222"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"360"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Load", "id":961, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"table", "Start cycle":"4", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"366"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"Load", "id":962, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"table", "Start cycle":"4", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"366"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"Load", "id":963, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:1 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"table", "Start cycle":"1", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"222"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"313"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Load", "id":964, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:1 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"table", "Start cycle":"1", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"222"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"360"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Store", "id":965, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"table", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"267"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"Store", "id":966, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"table", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"267"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"Store", "id":967, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:6 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"table", "Start cycle":"6", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"237"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"313"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"Store", "id":968, "brief":"Width:64 bits | Stall-free:No | Type:Pipelined | Stores to:table | Start cycle:11 | Latency:7", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"table", "Start cycle":"11", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"237"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"313"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"Store", "id":969, "brief":"Width:64 bits | Stall-free:No | Type:Pipelined | Stores to:table | Start cycle:11 | Latency:7", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"table", "Start cycle":"11", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"226"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"313"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "type":"inst"}, {"name":"Store", "id":970, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:1 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"table", "Start cycle":"1", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"237"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"360"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"Store", "id":971, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"table", "Start cycle":"7", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L > %L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"237"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"360"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"SHARE", "id":975, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":977, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":981, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"ARB", "id":983, "details":[{"type":"table"}], "type":"arb"}, {"name":"SHARE", "id":987, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":989, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":993, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"ARB", "id":995, "details":[{"type":"table"}], "type":"arb"}, {"name":"SHARE", "id":999, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":1001, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":1005, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"ARB", "id":1007, "details":[{"type":"table"}], "type":"arb"}, {"name":"SHARE", "id":1011, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":1013, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":1017, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"ARB", "id":1019, "details":[{"type":"table"}], "type":"arb"}]}], "links":[{"from":943, "to":944}, {"from":944, "to":936}, {"from":944, "to":937}, {"from":944, "to":938}, {"from":946, "to":945}, {"from":939, "to":946}, {"from":940, "to":946}, {"from":974, "to":975}, {"from":975, "to":957}, {"from":975, "to":958}, {"from":975, "to":959}, {"from":975, "to":960}, {"from":975, "to":961}, {"from":977, "to":976}, {"from":965, "to":977}, {"from":967, "to":977}, {"from":970, "to":977}, {"from":980, "to":981}, {"from":981, "to":962}, {"from":981, "to":963}, {"from":981, "to":964}, {"from":983, "to":982}, {"from":966, "to":983}, {"from":968, "to":983}, {"from":969, "to":983}, {"from":971, "to":983}, {"from":986, "to":987}, {"from":987, "to":957}, {"from":987, "to":958}, {"from":987, "to":959}, {"from":987, "to":960}, {"from":987, "to":961}, {"from":989, "to":988}, {"from":965, "to":989}, {"from":967, "to":989}, {"from":970, "to":989}, {"from":992, "to":993}, {"from":993, "to":962}, {"from":993, "to":963}, {"from":993, "to":964}, {"from":995, "to":994}, {"from":966, "to":995}, {"from":968, "to":995}, {"from":969, "to":995}, {"from":971, "to":995}, {"from":998, "to":999}, {"from":999, "to":957}, {"from":999, "to":958}, {"from":999, "to":959}, {"from":999, "to":960}, {"from":999, "to":961}, {"from":1001, "to":1000}, {"from":965, "to":1001}, {"from":967, "to":1001}, {"from":970, "to":1001}, {"from":1004, "to":1005}, {"from":1005, "to":962}, {"from":1005, "to":963}, {"from":1005, "to":964}, {"from":1007, "to":1006}, {"from":966, "to":1007}, {"from":968, "to":1007}, {"from":969, "to":1007}, {"from":971, "to":1007}, {"from":1010, "to":1011}, {"from":1011, "to":957}, {"from":1011, "to":958}, {"from":1011, "to":959}, {"from":1011, "to":960}, {"from":1011, "to":961}, {"from":1013, "to":1012}, {"from":965, "to":1013}, {"from":967, "to":1013}, {"from":970, "to":1013}, {"from":1016, "to":1017}, {"from":1017, "to":962}, {"from":1017, "to":963}, {"from":1017, "to":964}, {"from":1019, "to":1018}, {"from":966, "to":1019}, {"from":968, "to":1019}, {"from":969, "to":1019}, {"from":971, "to":1019}]};
var systemJSON={};
var blockJSON={"9":{"nodes":[{"name":"Cluster 0", "id":49, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszz4mainenkulrn4sycl3_v17handleree_cles2_e17aggfuncselecttasks_c0_enter_ztszz4mainenkulrn4sycl3_v17handleree_cles2_e17aggfuncselecttask_25_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":848, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":849, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 1", "id":54, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_entry_ztszz4mainenkulrn4sycl3_v17handleree_cles2_e17aggfuncselecttasks_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree_cles2_e17aggfuncselecttask_25_8gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":850, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":851, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Global variable", "id":48, "start":"5.00", "end":"6.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":81}]], "type":"inst"}, {"name":"LD", "id":50, "start":"6.00", "end":"8.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"3", "Start Cycle":"6", "Latency":"2"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"WR", "id":51, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selU_0", "Stall-free":"No", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"WR", "id":52, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selA_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"WR", "id":53, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selMA", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"Feedback", "id":55, "start":"12.00", "end":"13.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[{"from":848, "to":849}, {"from":850, "to":851}, {"from":48, "to":50, "details":[{"type":"table", "Width":"1"}]}, {"from":50, "to":51, "details":[{"type":"table", "Width":"32"}]}, {"from":50, "to":52, "details":[{"type":"table", "Width":"32"}]}, {"from":50, "to":53, "details":[{"type":"table", "Width":"32"}]}, {"from":849, "to":50, "details":[{"type":"table", "Width":"72"}]}, {"from":51, "to":850, "details":[{"type":"table", "Width":"1"}]}, {"from":52, "to":850, "details":[{"type":"table", "Width":"1"}]}, {"from":53, "to":850, "details":[{"type":"table", "Width":"1"}]}, {"from":55, "to":48, "details":[{"type":"table", "Width":"1"}]}, {"from":851, "to":55, "details":[{"type":"table", "Width":"16"}]}]}, "10":{"nodes":[{"name":"Feedback", "id":56, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "11":{"nodes":[{"name":"Cluster 2", "id":57, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctasks_c0_enter2_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctask_698_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":852, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":853, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":852, "to":853}]}, "12":{"nodes":[{"name":"Cluster 3", "id":60, "start":"0.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond6_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctasks_c0_enter193_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctask_843_3gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"Logic", "id":854, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":855, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"104", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 4", "id":62, "start":"212.00", "end":"216.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond6_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctasks_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctask_843_7gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"212", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":856, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"212", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":857, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"212", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"168", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":58, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"testInputSrcTask.B1, testInputSrcTask.B2", "Max Fanout":"0"}], "type":"inst"}, {"name":"LD", "id":61, "start":"10.00", "end":"212.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"3", "Start Cycle":"10", "Latency":"202"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":298}]], "type":"inst"}, {"name":"WR", "id":63, "start":"216.00", "end":"216.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"160 bits", "Depth":"16", "Pipe Name":"_pipe0_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"216", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}], "links":[{"from":854, "to":855}, {"from":856, "to":857}, {"from":58, "to":854, "details":[{"type":"table", "Width":"1"}]}, {"from":58, "to":854, "details":[{"type":"table", "Width":"32"}]}, {"from":61, "to":856, "details":[{"type":"table", "Width":"128"}]}, {"from":855, "to":61, "details":[{"type":"table", "Width":"104"}]}, {"from":857, "to":63, "details":[{"type":"table", "Width":"168"}]}]}, "13":{"nodes":[{"name":"Input", "id":64, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"testInputSrcTask.B2", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "14":{"nodes":[{"name":"Feedback", "id":65, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "15":{"nodes":[{"name":"Feedback", "id":66, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]], "type":"inst"}, {"name":"RD", "id":67, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selU_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Feedback", "id":68, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "type":"inst"}], "links":[{"from":66, "to":67, "details":[{"type":"table", "Width":"1"}]}, {"from":68, "to":66, "details":[{"type":"table", "Width":"1"}]}]}, "16":{"nodes":[{"name":"Cluster 5", "id":69, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree1_cles2_e15makeuniquetask0s_c0_enter1_ztszz4mainenkulrn4sycl3_v17handleree1_cles2_e15makeuniquetask0_2072_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":858, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":859, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 6", "id":71, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree1_cles2_e15makeuniquetask0s_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree1_cles2_e15makeuniquetask0_2072_3gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":860, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":861, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"200", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":70, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"160 bits", "Depth":"16", "Pipe Name":"_pipe0_0", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"WR", "id":72, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe1_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}], "links":[{"from":858, "to":859}, {"from":860, "to":861}, {"from":70, "to":860, "details":[{"type":"table", "Width":"160"}]}, {"from":861, "to":72, "details":[{"type":"table", "Width":"200"}]}]}, "17":{"nodes":[{"name":"Feedback", "id":73, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]], "type":"inst"}, {"name":"Feedback", "id":74, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "type":"inst"}], "links":[{"from":74, "to":73, "details":[{"type":"table", "Width":"1"}]}]}, "18":{"nodes":[{"name":"Cluster 7", "id":75, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree2_cles2_e11mapkeytask0s_c0_enter1_ztszz4mainenkulrn4sycl3_v17handleree2_cles2_e11mapkeytask0_2946_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":862, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":863, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 8", "id":77, "start":"8.00", "end":"20.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree2_cles2_e11mapkeytask0s_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree2_cles2_e11mapkeytask0_2946_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"Logic", "id":864, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":865, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"16", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"200", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":76, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe1_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"WR", "id":78, "start":"20.00", "end":"20.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0A", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}], "links":[{"from":862, "to":863}, {"from":864, "to":865}, {"from":76, "to":864, "details":[{"type":"table", "Width":"192"}]}, {"from":865, "to":78, "details":[{"type":"table", "Width":"200"}]}]}, "19":{"nodes":[{"name":"Feedback", "id":79, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]], "type":"inst"}, {"name":"Feedback", "id":80, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "type":"inst"}], "links":[{"from":80, "to":79, "details":[{"type":"table", "Width":"1"}]}]}, "20":{"nodes":[{"name":"Cluster 9", "id":81, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_i_i_ztszz4mainenkulrn4sycl3_v17handleree3_cles2_e19traiagemappingtask0s_c0_enter1_ztszz4mainenkulrn4sycl3_v17handleree3_cles2_e19traiagemappingtask0_4018_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":866, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":867, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 10", "id":83, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_body_i_i_ztszz4mainenkulrn4sycl3_v17handleree3_cles2_e19traiagemappingtask0s_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree3_cles2_e19traiagemappingtask0_4018_3gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":868, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":869, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"400", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":82, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0A", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"WR", "id":84, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0B", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"WR", "id":85, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0C", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}], "links":[{"from":866, "to":867}, {"from":868, "to":869}, {"from":82, "to":868, "details":[{"type":"table", "Width":"192"}]}, {"from":869, "to":84, "details":[{"type":"table", "Width":"400"}]}, {"from":869, "to":85, "details":[{"type":"table", "Width":"400"}]}]}, "21":{"nodes":[{"name":"Cluster 11", "id":89, "start":"0.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_5050_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":870, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":871, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":86, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":30}]], "type":"inst"}, {"name":"Feedback", "id":87, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":159}]], "type":"inst"}, {"name":"RD", "id":88, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selA_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}], "links":[{"from":870, "to":871}, {"from":86, "to":88, "details":[{"type":"table", "Width":"1"}]}, {"from":87, "to":86, "details":[{"type":"table", "Width":"1"}]}, {"from":88, "to":870, "details":[{"type":"table", "Width":"32"}]}]}, "22":{"nodes":[], "links":[]}, "23":{"nodes":[{"name":"Cluster 12", "id":91, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter381_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_5248_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":872, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":873, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":90, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"AggregateTask0.B1, AggregateTask0.B0", "Max Fanout":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":226}]], "type":"inst"}], "links":[{"from":872, "to":873}, {"from":90, "to":872, "details":[{"type":"table", "Width":"1"}]}]}, "24":{"nodes":[{"name":"Cluster 13", "id":93, "start":"1.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_i_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter422_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_5453_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":874, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":875, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":92, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"AggregateTask0.B2, AggregateTask0.B3", "Max Fanout":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":227}]], "type":"inst"}], "links":[{"from":874, "to":875}, {"from":92, "to":874, "details":[{"type":"table", "Width":"16"}]}, {"from":875, "to":92, "details":[{"type":"table", "Width":"32"}]}]}, "25":{"nodes":[], "links":[]}, "26":{"nodes":[], "links":[]}, "27":{"nodes":[{"name":"Cluster 14", "id":94, "start":"0.00", "end":"11.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body12_i_i_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter463_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_5583_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":876, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"7"}], "type":"inst"}, {"name":"Exit", "id":877, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":876, "to":877}]}, "28":{"nodes":[{"name":"Cluster 15", "id":96, "start":"1.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body55_i_i_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter544_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_6282_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":878, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":879, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 16", "id":97, "start":"6.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body55_i_i_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_6282_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"6", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":880, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"6", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":881, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":95, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"AggregateTask0.B5, AggregateTask0.B7", "Max Fanout":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":204}]], "type":"inst"}, {"name":"WR", "id":98, "start":"10.00", "end":"10.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"24", "Pipe Name":"_pipe3_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}], "links":[{"from":878, "to":879}, {"from":880, "to":881}, {"from":95, "to":878, "details":[{"type":"table", "Width":"16"}]}, {"from":95, "to":880, "details":[{"type":"table", "Width":"16"}]}, {"from":881, "to":95, "details":[{"type":"table", "Width":"32"}]}, {"from":879, "to":98, "details":[{"type":"table", "Width":"136"}]}]}, "29":{"nodes":[{"name":"Feedback", "id":99, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "30":{"nodes":[{"name":"Cluster 17", "id":100, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttasks_c0_enter2_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttask_8255_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":882, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":883, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":882, "to":883}]}, "31":{"nodes":[{"name":"Input", "id":101, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"ReadoutTask.B3", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "32":{"nodes":[{"name":"Capacity FIFO", "id":886, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"5", "FIFO Width":"0"}]}, {"name":"Cluster 18", "id":104, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body5_i_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttasks_c0_enter163_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttask_8436_3gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":884, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":885, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 19", "id":106, "start":"13.00", "end":"17.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body5_i_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttasks_c2_enter_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttask_8436_7gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"13", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":887, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"13", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":888, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 20", "id":107, "start":"0.00", "end":"17.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body5_i_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttasks_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttask_8436_10", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"17"}], "type":"cluster", "children":[{"name":"Logic", "id":889, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":890, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":102, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"ReadoutTask.B1, ReadoutTask.B3", "Max Fanout":"0"}], "type":"inst"}, {"name":"RD", "id":105, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"4", "Pipe Name":"_pipe6", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"ST", "id":108, "start":"17.00", "end":"19.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"17", "Latency":"2"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}], "links":[{"from":884, "to":885}, {"from":884, "to":886}, {"from":887, "to":888}, {"from":889, "to":890}, {"from":102, "to":884, "details":[{"type":"table", "Width":"32"}]}, {"from":102, "to":884, "details":[{"type":"table", "Width":"1"}]}, {"from":105, "to":887, "details":[{"type":"table", "Width":"128"}]}, {"from":886, "to":105}, {"from":888, "to":108, "details":[{"type":"table", "Width":"136"}]}, {"from":890, "to":108, "details":[{"type":"table", "Width":"72"}]}]}, "33":{"nodes":[{"name":"Feedback", "id":109, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "34":{"nodes":[{"name":"Cluster 21", "id":113, "start":"0.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_9524_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":891, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":892, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":110, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":216}]], "type":"inst"}, {"name":"Feedback", "id":111, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "type":"inst"}, {"name":"RD", "id":112, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selMA", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}], "links":[{"from":891, "to":892}, {"from":110, "to":112, "details":[{"type":"table", "Width":"1"}]}, {"from":111, "to":110, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":891, "details":[{"type":"table", "Width":"32"}]}]}, "35":{"nodes":[], "links":[]}, "36":{"nodes":[], "links":[]}, "37":{"nodes":[], "links":[]}, "38":{"nodes":[{"name":"Cluster 22", "id":115, "start":"1.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter971_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_9787_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":893, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":894, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":114, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"MergeAndAggregateTask.B2, MergeAndAggregateTask.B4", "Max Fanout":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":266}]], "type":"inst"}], "links":[{"from":893, "to":894}, {"from":114, "to":893, "details":[{"type":"table", "Width":"16"}]}, {"from":894, "to":114, "details":[{"type":"table", "Width":"32"}]}]}, "39":{"nodes":[], "links":[]}, "40":{"nodes":[{"name":"Cluster 23", "id":117, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body9_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1012_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_9922_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":895, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":896, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":116, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B3", "Max Fanout":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":275}]], "type":"inst"}], "links":[{"from":895, "to":896}, {"from":116, "to":895, "details":[{"type":"table", "Width":"1"}]}]}, "41":{"nodes":[{"name":"Cluster 24", "id":119, "start":"0.00", "end":"17.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1055_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10163_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"17"}], "type":"cluster", "children":[{"name":"Logic", "id":897, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":898, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":118, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"MergeAndAggregateTask.B7, MergeAndAggregateTask.B6", "Max Fanout":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":221}]], "type":"inst"}], "links":[{"from":897, "to":898}, {"from":118, "to":897, "details":[{"type":"table", "Width":"16"}]}, {"from":898, "to":118, "details":[{"type":"table", "Width":"32"}]}]}, "42":{"nodes":[{"name":"Cluster 25", "id":122, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond64_i_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1133_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10378_2gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":899, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":900, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 26", "id":123, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond64_i_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10378_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":901, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":902, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":120, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"MergeAndAggregateTask.B13, MergeAndAggregateTask.B5", "Max Fanout":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"RD", "id":121, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"24", "Pipe Name":"_pipe3_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}], "links":[{"from":899, "to":900}, {"from":901, "to":902}, {"from":120, "to":899, "details":[{"type":"table", "Width":"1"}]}, {"from":121, "to":901, "details":[{"type":"table", "Width":"128"}]}]}, "43":{"nodes":[], "links":[]}, "44":{"nodes":[{"name":"Cluster 27", "id":125, "start":"0.00", "end":"17.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i126_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1176_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10567_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"17"}], "type":"cluster", "children":[{"name":"Logic", "id":903, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":904, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":124, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"MergeAndAggregateTask.B10, MergeAndAggregateTask.B8", "Max Fanout":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":221}]], "type":"inst"}], "links":[{"from":903, "to":904}, {"from":124, "to":903, "details":[{"type":"table", "Width":"16"}]}, {"from":904, "to":124, "details":[{"type":"table", "Width":"32"}]}]}, "45":{"nodes":[{"name":"Cluster 28", "id":126, "start":"0.00", "end":"13.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body89_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1254_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10795_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"Logic", "id":905, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":906, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"152", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":127, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"4", "Pipe Name":"_pipe6", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}], "links":[{"from":905, "to":906}, {"from":906, "to":127, "details":[{"type":"table", "Width":"152"}]}]}, "46":{"nodes":[{"name":"Cluster 29", "id":128, "start":"0.00", "end":"11.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_i_i_unifiedlatchblock_switch_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter132_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_11064_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":907, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"7"}], "type":"inst"}, {"name":"Exit", "id":908, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"288", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":129, "start":"11.00", "end":"18.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"3", "Start Cycle":"11", "Latency":"7"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"ST", "id":130, "start":"11.00", "end":"18.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"11", "Latency":"7"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "type":"inst"}], "links":[{"from":907, "to":908}, {"from":908, "to":129, "details":[{"type":"table", "Width":"288"}]}, {"from":908, "to":130, "details":[{"type":"table", "Width":"288"}]}]}, "47":{"nodes":[{"name":"Cluster 30", "id":131, "start":"0.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i126_i_i_unifiedlatchblock_switch57_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter140_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_11479_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"Logic", "id":909, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":910, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":909, "to":910}]}};
var scheduleJSON={"1":{"nodes":[{"name":"AggFuncSelectTask.B0", "id":9, "start":"0", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":49, "start":"0", "end":"6", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszz4mainenkulrn4sycl3_v17handleree_cles2_e17aggfuncselecttasks_c0_enter_ztszz4mainenkulrn4sycl3_v17handleree_cles2_e17aggfuncselecttask_25_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"arg_agg_op_device", "id":134, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_agg_op_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":132, "start":"2", "end":"6", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Global variable", "id":48, "start":"5", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":81}]], "type":"inst"}, {"name":"LD", "id":50, "start":"6", "end":"8", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"3", "Start Cycle":"6", "Latency":"2"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"WR", "id":53, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selMA", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"WR", "id":52, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selA_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"WR", "id":51, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selU_0", "Stall-free":"No", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"Cluster 1", "id":54, "start":"8", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_entry_ztszz4mainenkulrn4sycl3_v17handleree_cles2_e17aggfuncselecttasks_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree_cles2_e17aggfuncselecttask_25_8gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Or", "id":137, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}, {"name":"Or", "id":138, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}, {"name":"Exit", "id":135, "start":"8", "end":"12", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}], "links":[{"from":49, "to":50}, {"from":134, "to":132}, {"from":48, "to":50}, {"from":50, "to":51}, {"from":50, "to":52}, {"from":50, "to":53}, {"from":53, "to":54}, {"from":52, "to":54}, {"from":51, "to":54}, {"from":137, "to":138}, {"from":138, "to":135}]}, "2":{"nodes":[{"name":"testInputSrcTask.B0", "id":10, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":56, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"testInputSrcTask.B1", "id":11, "start":"2", "end":"10", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":57, "start":"2", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctasks_c0_enter2_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctask_698_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Global variable", "id":148, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"+", "id":149, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"Exit", "id":140, "start":"6", "end":"10", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"testInputSrcTask.B2", "id":12, "start":"10", "end":"226", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":60, "start":"10", "end":"20", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond6_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctasks_c0_enter193_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctask_843_3gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"bit.shuffle", "id":167, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":168, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"\'i\'", "id":161, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"3", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"Compare", "id":162, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":317}]], "type":"inst"}, {"name":"+", "id":166, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"inst"}, {"name":"Global variable", "id":159, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"inst"}, {"name":"<<", "id":160, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":163, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"arg_testInput_device", "id":164, "start":"10", "end":"16", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_testInput_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":165, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":152, "start":"16", "end":"20", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"104", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":61, "start":"20", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"3", "Start Cycle":"10", "Latency":"202"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":298}]], "type":"inst"}, {"name":"Cluster 4", "id":62, "start":"222", "end":"226", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond6_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctasks_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree0_cles2_e16testinputsrctask_843_7gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"212", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":">>", "id":175, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"212", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":304}]], "type":"inst"}, {"name":"Exit", "id":173, "start":"222", "end":"226", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"212", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"168", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":63, "start":"226", "end":"226", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"160 bits", "Depth":"16", "Pipe Name":"_pipe0_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"216", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}]}, {"name":"testInputSrcTask.B3", "id":13, "start":"226", "end":"226", "details":[{"type":"table"}], "type":"bb"}, {"name":"testInputSrcTask.B4", "id":14, "start":"226", "end":"227", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":10, "to":11}, {"from":11, "to":12}, {"from":148, "to":149}, {"from":148, "to":140}, {"from":12, "to":13}, {"from":60, "to":61}, {"from":60, "to":62}, {"from":167, "to":168}, {"from":167, "to":152}, {"from":168, "to":152}, {"from":161, "to":166}, {"from":161, "to":162}, {"from":161, "to":163}, {"from":162, "to":152}, {"from":159, "to":160}, {"from":160, "to":163}, {"from":163, "to":165}, {"from":164, "to":165}, {"from":165, "to":152}, {"from":61, "to":62}, {"from":62, "to":63}, {"from":175, "to":173}, {"from":13, "to":11}, {"from":13, "to":14}]}, "3":{"nodes":[{"name":"MakeUniqueTask0.B0", "id":15, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":66, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]], "type":"inst"}, {"name":"RD", "id":67, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selU_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}]}, {"name":"MakeUniqueTask0.B1", "id":16, "start":"2", "end":"14", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":70, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"160 bits", "Depth":"16", "Pipe Name":"_pipe0_0", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Cluster 6", "id":71, "start":"10", "end":"14", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree1_cles2_e15makeuniquetask0s_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree1_cles2_e15makeuniquetask0_2072_3gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"And", "id":187, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":54}]], "type":"inst"}, {"name":"And", "id":186, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":47}]], "type":"inst"}, {"name":"Exit", "id":184, "start":"10", "end":"14", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"200", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":72, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe1_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"Cluster 5", "id":69, "start":"2", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree1_cles2_e15makeuniquetask0s_c0_enter1_ztszz4mainenkulrn4sycl3_v17handleree1_cles2_e15makeuniquetask0_2072_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Exit", "id":177, "start":"6", "end":"10", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}], "links":[{"from":15, "to":16}, {"from":66, "to":67}, {"from":70, "to":71}, {"from":71, "to":72}, {"from":187, "to":184}, {"from":186, "to":184}]}, "4":{"nodes":[{"name":"MapKeyTask0.B0", "id":17, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":73, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]], "type":"inst"}]}, {"name":"MapKeyTask0.B1", "id":18, "start":"2", "end":"22", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":76, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe1_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Cluster 7", "id":75, "start":"2", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree2_cles2_e11mapkeytask0s_c0_enter1_ztszz4mainenkulrn4sycl3_v17handleree2_cles2_e11mapkeytask0_2946_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Exit", "id":189, "start":"6", "end":"10", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 8", "id":77, "start":"10", "end":"22", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree2_cles2_e11mapkeytask0s_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree2_cles2_e11mapkeytask0_2946_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"And", "id":202, "start":"10", "end":"14", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Compare", "id":203, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":224, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"Xor", "id":225, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"And", "id":204, "start":"10", "end":"14", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"4", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":117}]], "type":"inst"}, {"name":"Compare", "id":206, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":207, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Compare", "id":208, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":209, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":210, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":211, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Compare", "id":212, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Feedback", "id":198, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "type":"inst"}, {"name":"bit.shuffle", "id":205, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":219, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Or", "id":226, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":227, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"Feedback", "id":213, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Compare", "id":214, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":215, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":217, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":222, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":216, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":218, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":223, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Compare", "id":230, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":231, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":232, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":233, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":220, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Feedback", "id":199, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "type":"inst"}, {"name":"bit.shuffle", "id":229, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":240, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Or", "id":245, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":246, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"Feedback", "id":234, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Compare", "id":235, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":236, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":238, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":243, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":237, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":239, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":244, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Compare", "id":249, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":250, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":251, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":252, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":241, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Feedback", "id":200, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "type":"inst"}, {"name":"bit.shuffle", "id":248, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":259, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Or", "id":264, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":265, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"Feedback", "id":253, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Compare", "id":254, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":255, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":257, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":262, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":256, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":258, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":263, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Compare", "id":268, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":269, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":270, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":271, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "type":"inst"}, {"name":"Select", "id":260, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Feedback", "id":201, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "type":"inst"}, {"name":"bit.shuffle", "id":267, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"16", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":278, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Or", "id":283, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "type":"inst"}, {"name":"Select", "id":284, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "type":"inst"}, {"name":"Feedback", "id":272, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Compare", "id":273, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":274, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":276, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":281, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":275, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":277, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":282, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "type":"inst"}, {"name":"Select", "id":279, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "type":"inst"}, {"name":"Exit", "id":196, "start":"18", "end":"22", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"16", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"200", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":78, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0A", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}]}], "links":[{"from":17, "to":18}, {"from":76, "to":77}, {"from":75, "to":77}, {"from":77, "to":78}, {"from":202, "to":203}, {"from":202, "to":196}, {"from":203, "to":225}, {"from":203, "to":224}, {"from":224, "to":284}, {"from":224, "to":265}, {"from":224, "to":246}, {"from":224, "to":227}, {"from":225, "to":283}, {"from":225, "to":264}, {"from":225, "to":245}, {"from":225, "to":226}, {"from":204, "to":218}, {"from":204, "to":211}, {"from":204, "to":206}, {"from":204, "to":216}, {"from":206, "to":209}, {"from":207, "to":212}, {"from":207, "to":208}, {"from":208, "to":269}, {"from":208, "to":250}, {"from":208, "to":231}, {"from":208, "to":209}, {"from":209, "to":219}, {"from":209, "to":211}, {"from":209, "to":210}, {"from":210, "to":222}, {"from":211, "to":223}, {"from":212, "to":276}, {"from":212, "to":277}, {"from":212, "to":257}, {"from":212, "to":258}, {"from":212, "to":238}, {"from":212, "to":239}, {"from":212, "to":218}, {"from":212, "to":217}, {"from":198, "to":227}, {"from":198, "to":205}, {"from":205, "to":222}, {"from":205, "to":223}, {"from":205, "to":219}, {"from":219, "to":226}, {"from":219, "to":220}, {"from":226, "to":227}, {"from":213, "to":220}, {"from":213, "to":214}, {"from":214, "to":216}, {"from":214, "to":215}, {"from":215, "to":217}, {"from":217, "to":222}, {"from":222, "to":236}, {"from":222, "to":232}, {"from":222, "to":238}, {"from":216, "to":218}, {"from":218, "to":223}, {"from":223, "to":237}, {"from":223, "to":230}, {"from":223, "to":233}, {"from":223, "to":239}, {"from":230, "to":231}, {"from":231, "to":240}, {"from":231, "to":233}, {"from":231, "to":232}, {"from":232, "to":243}, {"from":233, "to":244}, {"from":199, "to":246}, {"from":199, "to":229}, {"from":229, "to":243}, {"from":229, "to":244}, {"from":229, "to":240}, {"from":240, "to":245}, {"from":240, "to":241}, {"from":245, "to":246}, {"from":234, "to":241}, {"from":234, "to":235}, {"from":235, "to":237}, {"from":235, "to":236}, {"from":236, "to":238}, {"from":238, "to":243}, {"from":243, "to":255}, {"from":243, "to":251}, {"from":243, "to":257}, {"from":237, "to":239}, {"from":239, "to":244}, {"from":244, "to":256}, {"from":244, "to":249}, {"from":244, "to":252}, {"from":244, "to":258}, {"from":249, "to":250}, {"from":250, "to":259}, {"from":250, "to":252}, {"from":250, "to":251}, {"from":251, "to":262}, {"from":252, "to":263}, {"from":200, "to":265}, {"from":200, "to":248}, {"from":248, "to":262}, {"from":248, "to":263}, {"from":248, "to":259}, {"from":259, "to":264}, {"from":259, "to":260}, {"from":264, "to":265}, {"from":253, "to":260}, {"from":253, "to":254}, {"from":254, "to":256}, {"from":254, "to":255}, {"from":255, "to":257}, {"from":257, "to":262}, {"from":262, "to":274}, {"from":262, "to":270}, {"from":262, "to":276}, {"from":256, "to":258}, {"from":258, "to":263}, {"from":263, "to":275}, {"from":263, "to":268}, {"from":263, "to":271}, {"from":263, "to":277}, {"from":268, "to":269}, {"from":269, "to":278}, {"from":269, "to":271}, {"from":269, "to":270}, {"from":270, "to":281}, {"from":271, "to":282}, {"from":201, "to":284}, {"from":201, "to":267}, {"from":267, "to":281}, {"from":267, "to":282}, {"from":267, "to":278}, {"from":278, "to":283}, {"from":278, "to":279}, {"from":283, "to":284}, {"from":272, "to":279}, {"from":272, "to":273}, {"from":273, "to":275}, {"from":273, "to":274}, {"from":274, "to":276}, {"from":276, "to":281}, {"from":281, "to":196}, {"from":275, "to":277}, {"from":277, "to":282}, {"from":282, "to":196}]}, "5":{"nodes":[{"name":"TraiageMappingTask0.B0", "id":19, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":79, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]], "type":"inst"}]}, {"name":"TraiageMappingTask0.B1", "id":20, "start":"2", "end":"14", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":82, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0A", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Cluster 10", "id":83, "start":"10", "end":"14", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_body_i_i_ztszz4mainenkulrn4sycl3_v17handleree3_cles2_e19traiagemappingtask0s_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree3_cles2_e19traiagemappingtask0_4018_3gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"And", "id":301, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":134}]], "type":"inst"}, {"name":"Compare", "id":302, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":297, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":298, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":296, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":124}]], "type":"inst"}, {"name":"Select", "id":299, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":124}]], "type":"inst"}, {"name":"Select", "id":300, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":124}]], "type":"inst"}, {"name":"Xor", "id":303, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":304, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":294, "start":"10", "end":"14", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"400", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":85, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0C", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"WR", "id":84, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0B", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"Cluster 9", "id":81, "start":"2", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_i_i_ztszz4mainenkulrn4sycl3_v17handleree3_cles2_e19traiagemappingtask0s_c0_enter1_ztszz4mainenkulrn4sycl3_v17handleree3_cles2_e19traiagemappingtask0_4018_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Exit", "id":287, "start":"6", "end":"10", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}], "links":[{"from":19, "to":20}, {"from":82, "to":83}, {"from":83, "to":84}, {"from":83, "to":85}, {"from":301, "to":302}, {"from":301, "to":294}, {"from":302, "to":304}, {"from":297, "to":298}, {"from":298, "to":299}, {"from":296, "to":299}, {"from":299, "to":303}, {"from":299, "to":300}, {"from":299, "to":294}, {"from":300, "to":294}, {"from":303, "to":304}, {"from":304, "to":294}]}, "6":{"nodes":[{"name":"AggregateTask0.B0", "id":21, "start":"0", "end":"7", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":86, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":30}]], "type":"inst"}, {"name":"RD", "id":88, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selA_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Cluster 11", "id":89, "start":"0", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_5050_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"bit.shuffle", "id":308, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":321, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["438"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Compare", "id":316, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":325, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B7", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["486"], "type":"inst"}, {"name":"Compare", "id":315, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":314, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":313, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":312, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":317, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":318, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":324, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B7", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["494"], "type":"inst"}, {"name":"Compare", "id":311, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":319, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Xor", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":320, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":326, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B7", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["491"], "type":"inst"}, {"name":"FFwd Src", "id":323, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B7", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["484"], "type":"inst"}, {"name":"Compare", "id":309, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":307, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":310, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":322, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["440"], "type":"inst"}, {"name":"Exit", "id":305, "start":"3", "end":"7", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"AggregateTask0.B2", "id":23, "start":"7", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 12", "id":91, "start":"7", "end":"13", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_i_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter381_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_5248_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":329, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["475"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Select", "id":330, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":356, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["380"], "type":"inst"}, {"name":"FFwd Dest", "id":331, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["474"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"Select", "id":332, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":355, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["383"], "type":"inst"}, {"name":"FFwd Dest", "id":333, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["473"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":284}]], "type":"inst"}, {"name":"Select", "id":334, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"FFwd Src", "id":357, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["377"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"FFwd Dest", "id":335, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["472"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"Select", "id":336, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":349, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["401"], "type":"inst"}, {"name":"FFwd Dest", "id":337, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["471"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":338, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"FFwd Src", "id":358, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["374"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"FFwd Dest", "id":339, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["470"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":340, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":350, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["398"], "type":"inst"}, {"name":"FFwd Dest", "id":341, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["469"], "type":"inst"}, {"name":"Select", "id":342, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":352, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["392"], "type":"inst"}, {"name":"FFwd Dest", "id":343, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["468"], "type":"inst"}, {"name":"Select", "id":344, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":351, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["395"], "type":"inst"}, {"name":"FFwd Dest", "id":345, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["467"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"Select", "id":346, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":353, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["389"], "type":"inst"}, {"name":"FFwd Dest", "id":347, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["466"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"Select", "id":348, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"FFwd Src", "id":354, "start":"7", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["386"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"Exit", "id":327, "start":"9", "end":"13", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"AggregateTask0.B3", "id":24, "start":"13", "end":"20", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 13", "id":93, "start":"14", "end":"20", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_i_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter422_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_5453_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":361, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":362, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":233}]], "type":"inst"}, {"name":"+", "id":363, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":227}]], "type":"inst"}, {"name":"Compare", "id":364, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":226}]], "type":"inst"}, {"name":"Exit", "id":359, "start":"16", "end":"20", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"AggregateTask0.B4", "id":25, "start":"20", "end":"20", "details":[{"type":"table"}], "type":"bb"}, {"name":"AggregateTask0.B6", "id":27, "start":"20", "end":"31", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 14", "id":94, "start":"20", "end":"31", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body12_i_i_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter463_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_5583_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"__table", "id":375, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"__table", "id":378, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"__table", "id":381, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"__table", "id":384, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"__table", "id":387, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"__table", "id":390, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"__table", "id":393, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"__table", "id":396, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"__table", "id":399, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"__table", "id":402, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"__table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"\'done,done_\'", "id":450, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'done,done_\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":180}]], "type":"inst"}, {"name":"Compare", "id":451, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"\'done__\'", "id":373, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'done__\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":165}]], "type":"inst"}, {"name":"bit.shuffle", "id":404, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":405, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"RD", "id":406, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Non-Blocking Pipe Read", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0B", "Stall-free":"No", "Max Fanout":"6", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":420, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"LD", "id":421, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"bit.shuffle", "id":446, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":447, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":471, "start":"20", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["337"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":470, "start":"20", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["339"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":407, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":31}]], "type":"inst"}, {"name":"And", "id":408, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"8-bit And", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":190}]], "type":"inst"}, {"name":"FFwd Src", "id":473, "start":"20", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["333"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":284}]], "type":"inst"}, {"name":"Xor", "id":445, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":195}]], "type":"inst"}, {"name":"Select", "id":448, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":195}]], "type":"inst"}, {"name":"Select", "id":449, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":195}]], "type":"inst"}, {"name":"FFwd Dest", "id":374, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["358"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"Select", "id":376, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"Compare", "id":409, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"FFwd Src", "id":466, "start":"20", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["347"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"FFwd Dest", "id":377, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["357"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"Select", "id":379, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"Compare", "id":410, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":411, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "type":"inst"}, {"name":"FFwd Src", "id":467, "start":"20", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["345"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "type":"inst"}, {"name":"FFwd Dest", "id":380, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["356"], "type":"inst"}, {"name":"Select", "id":382, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":383, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["355"], "type":"inst"}, {"name":"Select", "id":385, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":386, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["354"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"Select", "id":388, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":442, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"Compare", "id":412, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"FFwd Dest", "id":389, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["353"], "type":"inst"}, {"name":"Select", "id":391, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"Compare", "id":413, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":414, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "type":"inst"}, {"name":"Xor", "id":415, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":417, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":418, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"1-bit Xor", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":256}]], "type":"inst"}, {"name":"Select", "id":419, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":256}]], "type":"inst"}, {"name":"Or", "id":423, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":256}]], "type":"inst"}, {"name":"Or", "id":443, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":392, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["352"], "type":"inst"}, {"name":"Select", "id":394, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":427, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"Select", "id":428, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"5", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"Compare", "id":435, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"Select", "id":436, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"bit.shuffle", "id":437, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"Compare", "id":432, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"Select", "id":433, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"bit.shuffle", "id":434, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"+", "id":429, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":137}]], "type":"inst"}, {"name":"bit.shuffle", "id":431, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"inst"}, {"name":">>", "id":416, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":276}]], "type":"inst"}, {"name":"Select", "id":422, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"Select", "id":424, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"+", "id":425, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"bit.shuffle", "id":430, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"inst"}, {"name":"bit.shuffle", "id":426, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"inst"}, {"name":"FFwd Dest", "id":395, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["351"], "type":"inst"}, {"name":"Select", "id":397, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"ST", "id":444, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "type":"inst"}, {"name":"FFwd Dest", "id":398, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["350"], "type":"inst"}, {"name":"Select", "id":400, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":468, "start":"20", "end":"24", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["343"], "type":"inst"}, {"name":"FFwd Dest", "id":401, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["349"], "type":"inst"}, {"name":"Select", "id":403, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":469, "start":"20", "end":"26", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["341"], "type":"inst"}, {"name":"FFwd Dest", "id":438, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"4", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["321"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"case", "id":439, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":440, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["322"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":253}]], "type":"inst"}, {"name":"Select", "id":441, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"4", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Src", "id":474, "start":"20", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["331"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":">>", "id":464, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"FFwd Src", "id":475, "start":"20", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["329"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"FFwd Src", "id":472, "start":"20", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"AggregateTask0.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["335"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"Exit", "id":366, "start":"27", "end":"31", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"AggregateTask0.B5", "id":26, "start":"31", "end":"31", "details":[{"type":"table"}], "type":"bb"}, {"name":"AggregateTask0.B7", "id":28, "start":"31", "end":"41", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 16", "id":97, "start":"37", "end":"41", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body55_i_i_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_6282_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"6", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"+", "id":505, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":204}]], "type":"inst"}, {"name":"Compare", "id":506, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":203}]], "type":"inst"}, {"name":"Exit", "id":503, "start":"37", "end":"41", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 15", "id":96, "start":"32", "end":"41", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body55_i_i_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0s_c0_enter544_ztszz4mainenkulrn4sycl3_v17handleree4_cles2_e14aggregatetask0_6282_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":478, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"LD", "id":479, "start":"33", "end":"35", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Compare", "id":480, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":327}]], "type":"inst"}, {"name":"Xor", "id":481, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"5", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":482, "start":"32", "end":"35", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"LD", "id":483, "start":"35", "end":"37", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":501, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"FFwd Dest", "id":484, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["323"], "type":"inst"}, {"name":"Select", "id":485, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":486, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["325"], "type":"inst"}, {"name":"Select", "id":487, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":488, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":489, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":490, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":497, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":498, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"FFwd Dest", "id":491, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["326"], "type":"inst"}, {"name":"Select", "id":492, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":493, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":502, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"FFwd Dest", "id":494, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"AggregateTask0.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["324"], "type":"inst"}, {"name":"Select", "id":495, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":496, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":499, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Select", "id":500, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "type":"inst"}, {"name":"Exit", "id":476, "start":"37", "end":"41", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":98, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"24", "Pipe Name":"_pipe3_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}]}, {"name":"AggregateTask0.B1", "id":22, "start":"41", "end":"41", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":21, "to":23}, {"from":86, "to":88}, {"from":88, "to":89}, {"from":308, "to":310}, {"from":316, "to":325}, {"from":316, "to":317}, {"from":315, "to":319}, {"from":314, "to":317}, {"from":313, "to":320}, {"from":312, "to":324}, {"from":312, "to":317}, {"from":317, "to":318}, {"from":318, "to":320}, {"from":311, "to":323}, {"from":311, "to":319}, {"from":319, "to":320}, {"from":320, "to":326}, {"from":309, "to":310}, {"from":307, "to":310}, {"from":310, "to":322}, {"from":23, "to":24}, {"from":329, "to":330}, {"from":330, "to":356}, {"from":331, "to":332}, {"from":332, "to":355}, {"from":333, "to":334}, {"from":334, "to":357}, {"from":335, "to":336}, {"from":336, "to":349}, {"from":337, "to":338}, {"from":338, "to":358}, {"from":339, "to":340}, {"from":340, "to":350}, {"from":341, "to":342}, {"from":342, "to":352}, {"from":343, "to":344}, {"from":344, "to":351}, {"from":345, "to":346}, {"from":346, "to":353}, {"from":347, "to":348}, {"from":348, "to":354}, {"from":24, "to":25}, {"from":361, "to":362}, {"from":363, "to":364}, {"from":363, "to":359}, {"from":364, "to":359}, {"from":25, "to":27}, {"from":27, "to":26}, {"from":375, "to":376}, {"from":378, "to":379}, {"from":381, "to":382}, {"from":384, "to":385}, {"from":387, "to":388}, {"from":390, "to":391}, {"from":393, "to":394}, {"from":396, "to":397}, {"from":399, "to":400}, {"from":402, "to":403}, {"from":450, "to":451}, {"from":451, "to":366}, {"from":373, "to":449}, {"from":373, "to":404}, {"from":404, "to":405}, {"from":404, "to":407}, {"from":405, "to":406}, {"from":406, "to":407}, {"from":406, "to":408}, {"from":406, "to":470}, {"from":406, "to":436}, {"from":406, "to":435}, {"from":406, "to":433}, {"from":406, "to":432}, {"from":406, "to":429}, {"from":406, "to":425}, {"from":406, "to":471}, {"from":406, "to":412}, {"from":406, "to":409}, {"from":406, "to":446}, {"from":406, "to":420}, {"from":406, "to":426}, {"from":406, "to":431}, {"from":406, "to":434}, {"from":406, "to":437}, {"from":420, "to":421}, {"from":421, "to":427}, {"from":421, "to":422}, {"from":446, "to":447}, {"from":447, "to":448}, {"from":407, "to":445}, {"from":407, "to":408}, {"from":408, "to":473}, {"from":445, "to":448}, {"from":448, "to":449}, {"from":374, "to":376}, {"from":376, "to":466}, {"from":376, "to":409}, {"from":409, "to":411}, {"from":377, "to":379}, {"from":379, "to":467}, {"from":379, "to":410}, {"from":410, "to":411}, {"from":411, "to":418}, {"from":411, "to":417}, {"from":380, "to":382}, {"from":382, "to":424}, {"from":383, "to":385}, {"from":385, "to":428}, {"from":386, "to":388}, {"from":388, "to":412}, {"from":388, "to":442}, {"from":442, "to":444}, {"from":412, "to":414}, {"from":389, "to":391}, {"from":391, "to":413}, {"from":391, "to":444}, {"from":413, "to":443}, {"from":413, "to":414}, {"from":414, "to":419}, {"from":414, "to":415}, {"from":415, "to":417}, {"from":417, "to":423}, {"from":417, "to":418}, {"from":418, "to":419}, {"from":419, "to":427}, {"from":419, "to":423}, {"from":419, "to":422}, {"from":423, "to":428}, {"from":423, "to":424}, {"from":443, "to":444}, {"from":392, "to":394}, {"from":394, "to":416}, {"from":394, "to":427}, {"from":394, "to":444}, {"from":427, "to":428}, {"from":428, "to":429}, {"from":428, "to":432}, {"from":428, "to":433}, {"from":428, "to":435}, {"from":428, "to":436}, {"from":435, "to":436}, {"from":436, "to":437}, {"from":437, "to":439}, {"from":432, "to":433}, {"from":433, "to":434}, {"from":434, "to":439}, {"from":429, "to":430}, {"from":429, "to":431}, {"from":431, "to":439}, {"from":416, "to":422}, {"from":422, "to":424}, {"from":424, "to":425}, {"from":425, "to":426}, {"from":425, "to":430}, {"from":430, "to":441}, {"from":430, "to":439}, {"from":426, "to":439}, {"from":395, "to":397}, {"from":397, "to":444}, {"from":398, "to":400}, {"from":400, "to":468}, {"from":401, "to":403}, {"from":403, "to":469}, {"from":438, "to":439}, {"from":439, "to":441}, {"from":440, "to":441}, {"from":441, "to":472}, {"from":441, "to":464}, {"from":441, "to":474}, {"from":464, "to":475}, {"from":26, "to":28}, {"from":28, "to":22}, {"from":505, "to":506}, {"from":505, "to":503}, {"from":506, "to":503}, {"from":96, "to":98}, {"from":478, "to":479}, {"from":479, "to":480}, {"from":479, "to":489}, {"from":479, "to":493}, {"from":479, "to":496}, {"from":479, "to":500}, {"from":480, "to":483}, {"from":480, "to":501}, {"from":480, "to":497}, {"from":480, "to":490}, {"from":480, "to":481}, {"from":481, "to":495}, {"from":481, "to":492}, {"from":481, "to":487}, {"from":481, "to":485}, {"from":481, "to":476}, {"from":482, "to":483}, {"from":483, "to":502}, {"from":483, "to":501}, {"from":501, "to":502}, {"from":484, "to":485}, {"from":485, "to":498}, {"from":485, "to":488}, {"from":486, "to":487}, {"from":487, "to":497}, {"from":487, "to":488}, {"from":488, "to":489}, {"from":489, "to":490}, {"from":490, "to":493}, {"from":497, "to":498}, {"from":498, "to":499}, {"from":491, "to":492}, {"from":492, "to":502}, {"from":492, "to":500}, {"from":492, "to":493}, {"from":493, "to":476}, {"from":502, "to":476}, {"from":494, "to":495}, {"from":495, "to":496}, {"from":496, "to":499}, {"from":499, "to":500}, {"from":500, "to":476}, {"from":22, "to":23}]}, "7":{"nodes":[{"name":"ReadoutTask.B0", "id":29, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":99, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ReadoutTask.B1", "id":30, "start":"2", "end":"10", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 17", "id":100, "start":"2", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttasks_c0_enter2_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttask_8255_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Global variable", "id":515, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"+", "id":518, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"inst"}, {"name":"<<", "id":516, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}, {"name":"Exit", "id":508, "start":"6", "end":"10", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"ReadoutTask.B3", "id":32, "start":"10", "end":"29", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":105, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"4", "Pipe Name":"_pipe6", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Cluster 19", "id":106, "start":"23", "end":"27", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body5_i_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttasks_c2_enter_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttask_8436_7gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"13", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Exit", "id":533, "start":"23", "end":"27", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 18", "id":104, "start":"10", "end":"18", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body5_i_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttasks_c0_enter163_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttask_8436_3gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"bit.shuffle", "id":528, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":529, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":521, "start":"14", "end":"18", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 20", "id":107, "start":"10", "end":"27", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body5_i_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttasks_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree6_cles2_e11readouttask_8436_10", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"17"}], "type":"cluster", "children":[{"name":"Global variable", "id":538, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}, {"name":"Global variable", "id":537, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}, {"name":"+", "id":539, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}, {"name":"+", "id":542, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"inst"}, {"name":"arg_testOutput_device", "id":540, "start":"10", "end":"23", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_testOutput_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"13"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":541, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":535, "start":"23", "end":"27", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":108, "start":"27", "end":"29", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"17", "Latency":"2"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}]}, {"name":"ReadoutTask.B2", "id":31, "start":"29", "end":"29", "details":[{"type":"table"}], "type":"bb"}, {"name":"ReadoutTask.B4", "id":33, "start":"29", "end":"30", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":29, "to":30}, {"from":30, "to":32}, {"from":515, "to":516}, {"from":515, "to":518}, {"from":516, "to":508}, {"from":32, "to":31}, {"from":105, "to":106}, {"from":106, "to":108}, {"from":104, "to":107}, {"from":528, "to":529}, {"from":528, "to":521}, {"from":529, "to":521}, {"from":107, "to":108}, {"from":538, "to":539}, {"from":537, "to":542}, {"from":537, "to":539}, {"from":539, "to":541}, {"from":540, "to":541}, {"from":541, "to":535}, {"from":31, "to":30}, {"from":31, "to":33}]}, "8":{"nodes":[{"name":"MergeAndAggregateTask.B0", "id":34, "start":"0", "end":"7", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":110, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":216}]], "type":"inst"}, {"name":"RD", "id":112, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"16", "Pipe Name":"_pipe_selMA", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Cluster 21", "id":113, "start":"0", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_9524_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"bit.shuffle", "id":554, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":555, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":552, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":561, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["724", "772"], "type":"inst"}, {"name":"Compare", "id":550, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":559, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["720", "768"], "type":"inst"}, {"name":"Compare", "id":549, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":551, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":560, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["708", "778"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":558, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["717", "765"], "type":"inst"}, {"name":"Compare", "id":548, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":553, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Src", "id":562, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["711", "781"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Src", "id":557, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["726", "774"], "type":"inst"}, {"name":"Compare", "id":547, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":556, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":563, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["713", "728", "776", "783"], "type":"inst"}, {"name":"Exit", "id":545, "start":"3", "end":"7", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MergeAndAggregateTask.B2", "id":36, "start":"7", "end":"7", "details":[{"type":"table"}], "type":"bb"}, {"name":"MergeAndAggregateTask.B4", "id":38, "start":"7", "end":"14", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 22", "id":115, "start":"8", "end":"14", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter971_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_9787_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":566, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"ST", "id":567, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":568, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"ST", "id":569, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "type":"inst"}, {"name":"+", "id":570, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":266}]], "type":"inst"}, {"name":"Compare", "id":571, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":265}]], "type":"inst"}, {"name":"Exit", "id":564, "start":"10", "end":"14", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MergeAndAggregateTask.B3", "id":37, "start":"14", "end":"14", "details":[{"type":"table"}], "type":"bb"}, {"name":"MergeAndAggregateTask.B6", "id":40, "start":"14", "end":"20", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 23", "id":117, "start":"14", "end":"20", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body9_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1012_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_9922_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":574, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["744"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"Select", "id":575, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"bit.shuffle", "id":578, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":579, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":588, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["734"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":277}]], "type":"inst"}, {"name":"RD", "id":580, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Non-Blocking Pipe Read", "Width":"192 bits", "Depth":"16", "Pipe Name":"_pipe2_0C", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"bit.shuffle", "id":582, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":583, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":592, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["730"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":591, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["692", "709", "714"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":590, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["691", "698", "700", "702", "704", "706", "718", "721"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":589, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B7, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["606", "689"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"And", "id":581, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Xor", "id":584, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":585, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Src", "id":594, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B7, MergeAndAggregateTask.B7, MergeAndAggregateTask.B7, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["598", "603", "615", "685"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Src", "id":593, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["735"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":587, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B12, MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["732", "740"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"FFwd Dest", "id":576, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["743"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"Select", "id":577, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Src", "id":586, "start":"14", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["738"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"Exit", "id":572, "start":"16", "end":"20", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MergeAndAggregateTask.B7", "id":41, "start":"20", "end":"37", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 24", "id":119, "start":"20", "end":"37", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1055_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10163_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"17"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":597, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":618, "start":"20", "end":"22", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["688"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":600, "start":"22", "end":"27", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":617, "start":"20", "end":"22", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["683"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"+", "id":608, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":221}]], "type":"inst"}, {"name":"Compare", "id":609, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":220}]], "type":"inst"}, {"name":"Select", "id":610, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"FFwd Dest", "id":598, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["594"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"LD", "id":599, "start":"22", "end":"27", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Compare", "id":601, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"Xor", "id":602, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":619, "start":"20", "end":"32", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"12"}], "ffwdLinkID":["686"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":603, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["594"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":604, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"LD", "id":605, "start":"27", "end":"32", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":620, "start":"20", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["695"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":606, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "ffwdLinkID":["589"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Compare", "id":607, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "type":"inst"}, {"name":"Select", "id":611, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "type":"inst"}, {"name":"Select", "id":612, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Select", "id":613, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Compare", "id":614, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":621, "start":"20", "end":"33", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B12", "Max Fanout":"1", "Start Cycle":"0", "Latency":"13"}], "ffwdLinkID":["693"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"FFwd Dest", "id":615, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "ffwdLinkID":["594"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":616, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Exit", "id":595, "start":"33", "end":"37", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MergeAndAggregateTask.B12", "id":46, "start":"37", "end":"55", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 29", "id":128, "start":"37", "end":"48", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_i_i_unifiedlatchblock_switch_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter132_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_11064_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":683, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["617"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":684, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":685, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["594"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Dest", "id":686, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["619"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Or", "id":687, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":688, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["618"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":689, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["589"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"ST", "id":690, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":691, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":692, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["591"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":693, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["621"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Compare", "id":694, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":695, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B7", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["620"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Or", "id":696, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"LD", "id":697, "start":"38", "end":"43", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"4", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":698, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Compare", "id":699, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"FFwd Dest", "id":700, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":701, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"FFwd Dest", "id":702, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Compare", "id":703, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":704, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":705, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":706, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"+", "id":707, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":147}]], "type":"inst"}, {"name":"FFwd Dest", "id":708, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["560"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":709, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["591"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":710, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":711, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["562"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"Select", "id":712, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Dest", "id":713, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["563"], "type":"inst"}, {"name":"FFwd Dest", "id":714, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["591"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":715, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"+", "id":716, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Dest", "id":717, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["558"], "type":"inst"}, {"name":"FFwd Dest", "id":718, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":719, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":720, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["559"], "type":"inst"}, {"name":"FFwd Dest", "id":721, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["590"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":722, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"+", "id":723, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":724, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["561"], "type":"inst"}, {"name":"Select", "id":725, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":726, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["557"], "type":"inst"}, {"name":"Select", "id":727, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":728, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["563"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Select", "id":729, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":730, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["592"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"bit.shuffle", "id":731, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Dest", "id":732, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["587"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"Select", "id":733, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":317}]], "type":"inst"}, {"name":"FFwd Dest", "id":734, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["588"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":277}]], "type":"inst"}, {"name":"FFwd Dest", "id":735, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["593"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":736, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"Select", "id":737, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Dest", "id":738, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["586"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"+", "id":739, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"Compare", "id":742, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":275}]], "type":"inst"}, {"name":"FFwd Src", "id":743, "start":"37", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["576"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "type":"inst"}, {"name":"FFwd Dest", "id":740, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["587"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"Select", "id":741, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"8-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"FFwd Src", "id":744, "start":"37", "end":"44", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B6", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["574"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "type":"inst"}, {"name":"Exit", "id":681, "start":"44", "end":"48", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"288", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":130, "start":"48", "end":"55", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"11", "Latency":"7"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "type":"inst"}, {"name":"ST", "id":129, "start":"48", "end":"55", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"3", "Start Cycle":"11", "Latency":"7"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}]}, {"name":"MergeAndAggregateTask.B5", "id":39, "start":"55", "end":"55", "details":[{"type":"table"}], "type":"bb"}, {"name":"MergeAndAggregateTask.B8", "id":42, "start":"55", "end":"61", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":121, "start":"56", "end":"56", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"24", "Pipe Name":"_pipe3_0", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Cluster 26", "id":123, "start":"55", "end":"61", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond64_i_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c1_enter_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10378_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"FFwd Src", "id":633, "start":"55", "end":"57", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["779", "784", "802"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"FFwd Src", "id":632, "start":"55", "end":"57", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["755", "757", "759", "761", "763", "766", "769", "797"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"bit.shuffle", "id":629, "start":"56", "end":"56", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":630, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":634, "start":"55", "end":"57", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B10, MergeAndAggregateTask.B10, MergeAndAggregateTask.B10, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["639", "644", "656", "752", "789", "800"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Src", "id":635, "start":"55", "end":"57", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["787"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Src", "id":631, "start":"55", "end":"57", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MergeAndAggregateTask.B10, MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["647", "793"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Exit", "id":627, "start":"57", "end":"61", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 25", "id":122, "start":"55", "end":"61", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond64_i_i_preheader_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1133_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10378_2gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":624, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["808"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":625, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"16-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"FFwd Src", "id":626, "start":"55", "end":"57", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["805"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"Exit", "id":622, "start":"57", "end":"61", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MergeAndAggregateTask.B10", "id":44, "start":"61", "end":"78", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 27", "id":125, "start":"61", "end":"78", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i126_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1176_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10567_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"17"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":638, "start":"63", "end":"63", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":659, "start":"61", "end":"63", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["792"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":641, "start":"63", "end":"68", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":658, "start":"61", "end":"63", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["749"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"+", "id":649, "start":"72", "end":"72", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":221}]], "type":"inst"}, {"name":"Compare", "id":650, "start":"73", "end":"73", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":220}]], "type":"inst"}, {"name":"Select", "id":651, "start":"73", "end":"73", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"FFwd Dest", "id":639, "start":"63", "end":"63", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"LD", "id":640, "start":"63", "end":"68", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Compare", "id":642, "start":"68", "end":"68", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"Xor", "id":643, "start":"73", "end":"73", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":661, "start":"61", "end":"73", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"12"}], "ffwdLinkID":["790"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Src", "id":660, "start":"61", "end":"73", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"12"}], "ffwdLinkID":["795"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"FFwd Dest", "id":644, "start":"68", "end":"68", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":645, "start":"68", "end":"68", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"LD", "id":646, "start":"68", "end":"73", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":647, "start":"73", "end":"73", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "ffwdLinkID":["631"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Compare", "id":648, "start":"73", "end":"73", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "type":"inst"}, {"name":"Select", "id":652, "start":"73", "end":"73", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "type":"inst"}, {"name":"Select", "id":653, "start":"73", "end":"73", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Select", "id":654, "start":"73", "end":"74", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Compare", "id":655, "start":"74", "end":"74", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":662, "start":"61", "end":"74", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B13", "Max Fanout":"1", "Start Cycle":"0", "Latency":"13"}], "ffwdLinkID":["747"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"FFwd Dest", "id":656, "start":"74", "end":"74", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":657, "start":"74", "end":"74", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Exit", "id":636, "start":"74", "end":"78", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MergeAndAggregateTask.B13", "id":47, "start":"78", "end":"90", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 30", "id":131, "start":"78", "end":"90", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i126_i_i_unifiedlatchblock_switch57_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter140_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_11479_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":747, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["662"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "type":"inst"}, {"name":"Compare", "id":748, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":751, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":749, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["658"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":750, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":752, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":753, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"LD", "id":754, "start":"79", "end":"84", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"4", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":755, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Compare", "id":756, "start":"84", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"FFwd Dest", "id":757, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":758, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"FFwd Dest", "id":759, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Compare", "id":760, "start":"84", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":761, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":762, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "type":"inst"}, {"name":"FFwd Dest", "id":763, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"+", "id":764, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":147}]], "type":"inst"}, {"name":"FFwd Dest", "id":765, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["558"], "type":"inst"}, {"name":"FFwd Dest", "id":766, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":767, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":768, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["559"], "type":"inst"}, {"name":"FFwd Dest", "id":769, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":770, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"+", "id":771, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":772, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["561"], "type":"inst"}, {"name":"Select", "id":773, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":774, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["557"], "type":"inst"}, {"name":"Select", "id":775, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":776, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["563"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Select", "id":777, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"FFwd Dest", "id":778, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["560"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":779, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["633"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":780, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":781, "start":"84", "end":"84", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["562"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"Select", "id":782, "start":"84", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Dest", "id":783, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B0", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["563"], "type":"inst"}, {"name":"FFwd Dest", "id":784, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["633"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":785, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"+", "id":786, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "type":"inst"}, {"name":"FFwd Dest", "id":787, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["635"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Select", "id":788, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":789, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"FFwd Dest", "id":790, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["661"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"Or", "id":791, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":792, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["659"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "type":"inst"}, {"name":"FFwd Dest", "id":793, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["631"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"ST", "id":794, "start":"79", "end":"80", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":795, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B10", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["660"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "type":"inst"}, {"name":"Select", "id":796, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":799, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "type":"inst"}, {"name":"FFwd Dest", "id":797, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["632"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":798, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":800, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["634"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"inst"}, {"name":"Or", "id":801, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "type":"inst"}, {"name":"FFwd Dest", "id":802, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "ffwdLinkID":["633"], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "type":"inst"}, {"name":"Select", "id":803, "start":"85", "end":"85", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"ST", "id":804, "start":"85", "end":"86", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":805, "start":"86", "end":"86", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "ffwdLinkID":["626"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"+", "id":806, "start":"86", "end":"86", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"Compare", "id":807, "start":"86", "end":"86", "details":[{"type":"table", "Instruction":"16-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"FFwd Src", "id":808, "start":"78", "end":"86", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MergeAndAggregateTask.B8", "Max Fanout":"1", "Start Cycle":"0", "Latency":"8"}], "ffwdLinkID":["624"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"inst"}, {"name":"Exit", "id":745, "start":"86", "end":"90", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MergeAndAggregateTask.B9", "id":43, "start":"90", "end":"90", "details":[{"type":"table"}], "type":"bb"}, {"name":"MergeAndAggregateTask.B11", "id":45, "start":"90", "end":"103", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 28", "id":126, "start":"90", "end":"103", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body89_i_i_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetasks_c0_enter1254_ztszz4mainenkulrn4sycl3_v17handleree5_cles2_e21mergeandaggregatetask_10795_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"bit.shuffle", "id":678, "start":"94", "end":"94", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":679, "start":"94", "end":"94", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"table", "id":671, "start":"94", "end":"94", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"table", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":365}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":672, "start":"94", "end":"94", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":674, "start":"94", "end":"94", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"+", "id":677, "start":"94", "end":"94", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":365}]], "type":"inst"}, {"name":"LD", "id":673, "start":"94", "end":"99", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"Compare", "id":676, "start":"99", "end":"99", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":368}]], "type":"inst"}, {"name":"LD", "id":675, "start":"94", "end":"99", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"5"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "type":"inst"}, {"name":"Exit", "id":664, "start":"99", "end":"103", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"152", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":127, "start":"103", "end":"103", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"4", "Pipe Name":"_pipe6", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}]}, {"name":"MergeAndAggregateTask.B1", "id":35, "start":"103", "end":"103", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":34, "to":36}, {"from":110, "to":112}, {"from":112, "to":113}, {"from":554, "to":556}, {"from":555, "to":556}, {"from":552, "to":561}, {"from":552, "to":553}, {"from":550, "to":559}, {"from":550, "to":551}, {"from":549, "to":558}, {"from":549, "to":551}, {"from":551, "to":560}, {"from":548, "to":557}, {"from":548, "to":553}, {"from":553, "to":562}, {"from":547, "to":556}, {"from":556, "to":563}, {"from":36, "to":38}, {"from":38, "to":37}, {"from":566, "to":567}, {"from":568, "to":569}, {"from":570, "to":571}, {"from":570, "to":564}, {"from":571, "to":564}, {"from":37, "to":40}, {"from":40, "to":41}, {"from":574, "to":575}, {"from":575, "to":587}, {"from":575, "to":578}, {"from":578, "to":580}, {"from":578, "to":579}, {"from":579, "to":581}, {"from":579, "to":588}, {"from":580, "to":593}, {"from":580, "to":581}, {"from":580, "to":589}, {"from":580, "to":590}, {"from":580, "to":591}, {"from":580, "to":592}, {"from":580, "to":582}, {"from":582, "to":583}, {"from":583, "to":585}, {"from":581, "to":584}, {"from":584, "to":585}, {"from":585, "to":594}, {"from":576, "to":577}, {"from":577, "to":586}, {"from":41, "to":46}, {"from":597, "to":618}, {"from":597, "to":599}, {"from":600, "to":605}, {"from":608, "to":609}, {"from":608, "to":595}, {"from":609, "to":610}, {"from":610, "to":612}, {"from":598, "to":599}, {"from":599, "to":601}, {"from":601, "to":604}, {"from":601, "to":613}, {"from":601, "to":602}, {"from":602, "to":619}, {"from":602, "to":611}, {"from":603, "to":604}, {"from":604, "to":620}, {"from":604, "to":605}, {"from":605, "to":607}, {"from":606, "to":607}, {"from":607, "to":611}, {"from":611, "to":612}, {"from":612, "to":613}, {"from":613, "to":621}, {"from":613, "to":614}, {"from":614, "to":616}, {"from":615, "to":616}, {"from":616, "to":595}, {"from":46, "to":40}, {"from":46, "to":39}, {"from":128, "to":129}, {"from":128, "to":130}, {"from":683, "to":684}, {"from":684, "to":681}, {"from":684, "to":697}, {"from":685, "to":687}, {"from":686, "to":687}, {"from":687, "to":690}, {"from":687, "to":681}, {"from":689, "to":690}, {"from":691, "to":681}, {"from":692, "to":681}, {"from":693, "to":694}, {"from":694, "to":696}, {"from":695, "to":696}, {"from":696, "to":697}, {"from":696, "to":681}, {"from":697, "to":699}, {"from":697, "to":701}, {"from":697, "to":703}, {"from":697, "to":705}, {"from":697, "to":707}, {"from":697, "to":723}, {"from":697, "to":716}, {"from":698, "to":699}, {"from":699, "to":701}, {"from":700, "to":701}, {"from":701, "to":725}, {"from":702, "to":703}, {"from":703, "to":705}, {"from":704, "to":705}, {"from":705, "to":727}, {"from":706, "to":707}, {"from":707, "to":729}, {"from":708, "to":710}, {"from":709, "to":710}, {"from":710, "to":712}, {"from":711, "to":712}, {"from":712, "to":715}, {"from":713, "to":715}, {"from":714, "to":715}, {"from":715, "to":716}, {"from":716, "to":681}, {"from":717, "to":719}, {"from":718, "to":719}, {"from":719, "to":722}, {"from":720, "to":722}, {"from":721, "to":722}, {"from":722, "to":723}, {"from":723, "to":725}, {"from":724, "to":725}, {"from":725, "to":727}, {"from":726, "to":727}, {"from":727, "to":729}, {"from":728, "to":729}, {"from":729, "to":681}, {"from":730, "to":731}, {"from":731, "to":737}, {"from":731, "to":733}, {"from":732, "to":733}, {"from":733, "to":741}, {"from":734, "to":736}, {"from":735, "to":736}, {"from":736, "to":741}, {"from":736, "to":737}, {"from":737, "to":739}, {"from":738, "to":739}, {"from":739, "to":743}, {"from":739, "to":742}, {"from":742, "to":681}, {"from":740, "to":741}, {"from":741, "to":744}, {"from":39, "to":42}, {"from":42, "to":44}, {"from":121, "to":123}, {"from":629, "to":635}, {"from":629, "to":630}, {"from":630, "to":634}, {"from":624, "to":625}, {"from":625, "to":626}, {"from":44, "to":47}, {"from":638, "to":659}, {"from":638, "to":640}, {"from":641, "to":646}, {"from":649, "to":650}, {"from":649, "to":636}, {"from":650, "to":651}, {"from":651, "to":653}, {"from":639, "to":640}, {"from":640, "to":642}, {"from":642, "to":660}, {"from":642, "to":645}, {"from":642, "to":654}, {"from":642, "to":643}, {"from":643, "to":661}, {"from":643, "to":652}, {"from":644, "to":645}, {"from":645, "to":646}, {"from":646, "to":648}, {"from":647, "to":648}, {"from":648, "to":652}, {"from":652, "to":653}, {"from":653, "to":654}, {"from":654, "to":662}, {"from":654, "to":655}, {"from":655, "to":657}, {"from":656, "to":657}, {"from":657, "to":636}, {"from":47, "to":43}, {"from":47, "to":42}, {"from":747, "to":748}, {"from":748, "to":751}, {"from":748, "to":796}, {"from":748, "to":788}, {"from":751, "to":753}, {"from":749, "to":750}, {"from":750, "to":754}, {"from":750, "to":804}, {"from":752, "to":753}, {"from":753, "to":754}, {"from":754, "to":756}, {"from":754, "to":758}, {"from":754, "to":760}, {"from":754, "to":762}, {"from":754, "to":764}, {"from":754, "to":771}, {"from":754, "to":786}, {"from":755, "to":756}, {"from":756, "to":758}, {"from":757, "to":758}, {"from":758, "to":773}, {"from":759, "to":760}, {"from":760, "to":762}, {"from":761, "to":762}, {"from":762, "to":775}, {"from":763, "to":764}, {"from":764, "to":777}, {"from":765, "to":767}, {"from":766, "to":767}, {"from":767, "to":770}, {"from":768, "to":770}, {"from":769, "to":770}, {"from":770, "to":771}, {"from":771, "to":773}, {"from":772, "to":773}, {"from":773, "to":775}, {"from":774, "to":775}, {"from":775, "to":777}, {"from":776, "to":777}, {"from":777, "to":798}, {"from":778, "to":780}, {"from":779, "to":780}, {"from":780, "to":782}, {"from":781, "to":782}, {"from":782, "to":785}, {"from":783, "to":785}, {"from":784, "to":785}, {"from":785, "to":786}, {"from":786, "to":803}, {"from":787, "to":788}, {"from":788, "to":803}, {"from":788, "to":798}, {"from":788, "to":796}, {"from":789, "to":791}, {"from":790, "to":791}, {"from":791, "to":794}, {"from":793, "to":794}, {"from":795, "to":796}, {"from":796, "to":799}, {"from":799, "to":801}, {"from":797, "to":798}, {"from":798, "to":804}, {"from":800, "to":801}, {"from":801, "to":804}, {"from":802, "to":803}, {"from":803, "to":804}, {"from":805, "to":806}, {"from":806, "to":808}, {"from":806, "to":807}, {"from":807, "to":745}, {"from":43, "to":45}, {"from":45, "to":35}, {"from":126, "to":127}, {"from":678, "to":679}, {"from":678, "to":664}, {"from":679, "to":664}, {"from":671, "to":677}, {"from":671, "to":674}, {"from":671, "to":672}, {"from":672, "to":673}, {"from":674, "to":675}, {"from":673, "to":676}, {"from":673, "to":664}, {"from":676, "to":664}, {"from":675, "to":664}, {"from":35, "to":36}]}};
var bottleneckJSON={"bottlenecks":[{"name":"Global variable", "id":911, "src":"48", "dst":"55", "concurrency":"0", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"AggFuncSelectTask.B0", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"0", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"85"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1215"}]}]}], "nodes":[{"name":"Global variable", "id":48, "start":"5.00", "parent":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E17AggFuncSelectTask.B0", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":81}]], "type":"inst"}, {"name":"LD", "id":50, "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"Or", "id":138, "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}, {"name":"Feedback", "id":55, "end":"13.00", "parent":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E17AggFuncSelectTask.B0", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[{"from":48, "to":50}, {"from":137, "to":138}, {"from":48, "to":55, "reverse":1}]}, {"name":"__table", "id":912, "src":"384", "dst":"463", "type":"fMAX/II", "brief":"Data dependency", "loop":"AggregateTask0.B6", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"__table", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"155"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"550.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":"283"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"169"}]}, {"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"141"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"131"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"141"}]}, {"type":"text", "text":"bit.shuffle(%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"141"}]}, {"type":"text", "text":"case(%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"131"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}], "nodes":[{"name":"__table", "id":384, "start":"6.00", "parent":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0.B6", "type":"inst"}, {"name":"Trunc", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}, {"name":"case", "id":439, "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"Compare", "id":432, "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"Select", "id":433, "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"Select", "id":428, "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "type":"inst"}, {"name":"Select", "id":385, "type":"inst"}, {"name":"Select", "id":441, "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "type":"inst"}, {"name":"bit.shuffle", "id":434, "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "type":"inst"}, {"name":"Feedback", "id":463, "end":"6.00", "parent":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0.B6", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"inst"}], "links":[{"from":432, "to":433}, {"from":384, "to":385}, {"from":439, "to":441}, {"from":433, "to":434}, {"from":441, "to":463}, {"from":384, "to":463, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":1022, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"1024 bytes", "Channels":"4 channels", "Maximum bandwidth the BSP can deliver":"85312.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR Width (bits)":"512, 512, 512, 512"}], "type":"memsys", "children":[{"name":"channel 0", "id":1024, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}, {"name":"channel 1", "id":1025, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x200000000"}], "type":"bb"}, {"name":"channel 2", "id":1026, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x400000000"}], "type":"bb"}, {"name":"channel 3", "id":1027, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x600000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1023, "parent":"1022", "bw":"85312.00", "num_channels":"4", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"85312.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1028, "parent":"1022", "type":"bb", "children":[{"name":"SHARE", "id":1029, "type":"arb"}, {"name":"Write Interconnect", "id":1032, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"4"}], "type":"bb"}, {"name":"Read Interconnect", "id":1030, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"ring", "Reads":"2"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":1031, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":1038, "type":"memsys"}, {"name":"Bus 1", "id":1039, "type":"memsys"}, {"name":"Bus 2", "id":1040, "type":"memsys"}, {"name":"Bus 3", "id":1041, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":1033, "parent":"1022", "type":"bb", "children":[{"name":"LD", "id":1034, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1 cycle", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"AggFuncSelectTask"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "type":"inst"}, {"name":"LD", "id":1035, "kwidth":"128", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"10", "Latency":"201 cycles", "Width":"128 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"testInputSrcTask"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":298}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":1036, "parent":"1022", "type":"bb", "children":[{"name":"ST", "id":1037, "kwidth":"128", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"17", "Latency":"2 cycles", "Width":"128 bits", "DDR Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ReadoutTask"}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "type":"inst"}]}], "links":[{"from":1024, "to":1023}, {"from":1023, "to":1024}, {"from":1025, "to":1023}, {"from":1023, "to":1025}, {"from":1026, "to":1023}, {"from":1023, "to":1026}, {"from":1027, "to":1023}, {"from":1023, "to":1027}, {"from":1030, "to":1029}, {"from":1032, "to":1029}, {"from":1029, "to":1023}, {"from":1034, "to":1030}, {"from":1035, "to":1030}, {"from":1037, "to":1032}, {"from":1023, "to":1038}, {"from":1023, "to":1039}, {"from":1023, "to":1040}, {"from":1023, "to":1041}, {"from":1038, "to":1034, "reverse":1}, {"from":1039, "to":1035, "reverse":1}]};
