// Seed: 1861114127
module module_0 (
    output wand id_0,
    input  wor  id_1,
    output tri  id_2,
    output tri0 id_3
);
  parameter id_5 = 1;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    output wire id_0,
    input tri0 _id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    output tri0 id_5,
    output tri id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9
);
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_5,
      id_0
  );
  logic [-1 : id_1] id_24, id_25;
endmodule
