// Seed: 1626278939
module module_0;
  wire id_1 = id_1;
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    inout logic id_1,
    input wand id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8
);
  always #(id_4) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    inout wor id_6,
    input supply0 id_7,
    output wire id_8,
    output tri id_9,
    input wor id_10
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
