{"result": {"query": ":facetid:toc:\"db/conf/micro/micro2019.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "185.90"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "81", "@dc": "81", "@oc": "81", "@id": "40456796", "text": ":facetid:toc:db/conf/micro/micro2019.bht"}}, "hits": {"@total": "81", "@computed": "81", "@sent": "81", "@first": "0", "hit": [{"@score": "1", "@id": "1864790", "info": {"authors": {"author": [{"@pid": "236/5061", "text": "Poulami Das 0005"}, {"@pid": "207/1837", "text": "Swamit S. Tannu"}, {"@pid": "159/0073", "text": "Prashant J. Nair"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "A Case for Multi-Programming Quantum Computers.", "venue": "MICRO", "pages": "291-303", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0005TNQ19", "doi": "10.1145/3352460.3358287", "ee": "https://doi.org/10.1145/3352460.3358287", "url": "https://dblp.org/rec/conf/micro/0005TNQ19"}, "url": "URL#1864790"}, {"@score": "1", "@id": "1864791", "info": {"authors": {"author": [{"@pid": "173/9805", "text": "Mohammadamin Ajdari"}, {"@pid": "31/3712", "text": "Wonsik Lee"}, {"@pid": "216/7341", "text": "Pyeongsu Park"}, {"@pid": "216/7152", "text": "Joonsung Kim"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}]}, "title": "FIDR: A Scalable Storage System for Fine-Grain Inline Data Reduction with Efficient Memory Handling.", "venue": "MICRO", "pages": "239-252", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AjdariLPKK19", "doi": "10.1145/3352460.3358303", "ee": "https://doi.org/10.1145/3352460.3358303", "url": "https://dblp.org/rec/conf/micro/AjdariLPKK19"}, "url": "URL#1864791"}, {"@score": "1", "@id": "1864792", "info": {"authors": {"author": [{"@pid": "92/10926", "text": "Berkin Akin"}, {"@pid": "80/4789", "text": "Zeshan A. Chishti"}, {"@pid": "77/5087", "text": "Alaa R. Alameldeen"}]}, "title": "ZCOMP: Reducing DNN Cross-Layer Memory Footprint Using Vector Extensions.", "venue": "MICRO", "pages": "126-138", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AkinCA19", "doi": "10.1145/3352460.3358305", "ee": "https://doi.org/10.1145/3352460.3358305", "url": "https://dblp.org/rec/conf/micro/AkinCA19"}, "url": "URL#1864792"}, {"@score": "1", "@id": "1864793", "info": {"authors": {"author": [{"@pid": "181/8776", "text": "Mohammad Alian"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}]}, "title": "NetDIMM: Low-Latency Near-Memory Network Interface Architecture.", "venue": "MICRO", "pages": "699-711", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AlianK19", "doi": "10.1145/3352460.3358278", "ee": "https://doi.org/10.1145/3352460.3358278", "url": "https://dblp.org/rec/conf/micro/AlianK19"}, "url": "URL#1864793"}, {"@score": "1", "@id": "1864795", "info": {"authors": {"author": {"@pid": "37/3370", "text": "Hideki Ando"}}, "title": "SWQUE: A Mode Switching Issue Queue with Priority-Correcting Circular Queue.", "venue": "MICRO", "pages": "506-518", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Ando19", "doi": "10.1145/3352460.3358293", "ee": "https://doi.org/10.1145/3352460.3358293", "url": "https://dblp.org/rec/conf/micro/Ando19"}, "url": "URL#1864795"}, {"@score": "1", "@id": "1864796", "info": {"authors": {"author": [{"@pid": "250/8937", "text": "Eunjin Baek"}, {"@pid": "250/8881", "text": "Hunjun Lee"}, {"@pid": "147/1001", "text": "Youngsok Kim"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}]}, "title": "FlexLearn: Fast and Highly Efficient Brain Simulations Using Flexible On-Chip Learning.", "venue": "MICRO", "pages": "304-318", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BaekLKK19", "doi": "10.1145/3352460.3358268", "ee": "https://doi.org/10.1145/3352460.3358268", "url": "https://dblp.org/rec/conf/micro/BaekLKK19"}, "url": "URL#1864796"}, {"@score": "1", "@id": "1864797", "info": {"authors": {"author": [{"@pid": "250/2580", "text": "Rahul Bera"}, {"@pid": "221/2867", "text": "Anant V. Nori"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "36/1380", "text": "Sreenivas Subramoney"}]}, "title": "DSPatch: Dual Spatial Pattern Prefetcher.", "venue": "MICRO", "pages": "531-544", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BeraNMS19", "doi": "10.1145/3352460.3358325", "ee": "https://doi.org/10.1145/3352460.3358325", "url": "https://dblp.org/rec/conf/micro/BeraNMS19"}, "url": "URL#1864797"}, {"@score": "1", "@id": "1864798", "info": {"authors": {"author": [{"@pid": "145/1652", "text": "Thomas Bourgeat"}, {"@pid": "49/7863", "text": "Ilia A. Lebedev"}, {"@pid": "57/4524", "text": "Andrew Wright"}, {"@pid": "175/6230", "text": "Sizhuo Zhang"}, {"@pid": "a/Arvind", "text": "Arvind"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "MI6: Secure Enclaves in a Speculative Out-of-Order Processor.", "venue": "MICRO", "pages": "42-56", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BourgeatLWZAD19", "doi": "10.1145/3352460.3358310", "ee": "https://doi.org/10.1145/3352460.3358310", "url": "https://dblp.org/rec/conf/micro/BourgeatLWZAD19"}, "url": "URL#1864798"}, {"@score": "1", "@id": "1864799", "info": {"authors": {"author": [{"@pid": "119/3383", "text": "Renhai Chen"}, {"@pid": "08/6845", "text": "Zili Shao"}, {"@pid": "91/620", "text": "Duo Liu"}, {"@pid": "48/195-2", "text": "Zhiyong Feng 0002"}, {"@pid": "75/4601-6", "text": "Tao Li 0006"}]}, "title": "Towards Efficient NVDIMM-based Heterogeneous Storage Hierarchy Management for Big Data Workloads.", "venue": "MICRO", "pages": "849-860", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenSLFL19", "doi": "10.1145/3352460.3358266", "ee": "https://doi.org/10.1145/3352460.3358266", "url": "https://dblp.org/rec/conf/micro/ChenSLFL19"}, "url": "URL#1864799"}, {"@score": "1", "@id": "1864800", "info": {"authors": {"author": [{"@pid": "243/6495", "text": "Jongouk Choi"}, {"@pid": "123/4248", "text": "Qingrui Liu"}, {"@pid": "85/2308", "text": "Changhee Jung"}]}, "title": "CoSpec: Compiler Directed Speculative Intermittent Computation.", "venue": "MICRO", "pages": "399-412", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChoiLJ19", "doi": "10.1145/3352460.3358279", "ee": "https://doi.org/10.1145/3352460.3358279", "url": "https://dblp.org/rec/conf/micro/ChoiLJ19"}, "url": "URL#1864800"}, {"@score": "1", "@id": "1864801", "info": {"authors": {"author": [{"@pid": "211/7782", "text": "Teyuh Chou"}, {"@pid": "58/1874-10", "text": "Wei Tang 0010"}, {"@pid": "246/3086", "text": "Jacob Botimer"}, {"@pid": "17/5332", "text": "Zhengya Zhang"}]}, "title": "CASCADE: Connecting RRAMs to Extend Analog Dataflow In An End-To-End In-Memory Processing Paradigm.", "venue": "MICRO", "pages": "114-125", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChouTBZ19", "doi": "10.1145/3352460.3358328", "ee": "https://doi.org/10.1145/3352460.3358328", "url": "https://dblp.org/rec/conf/micro/ChouTBZ19"}, "url": "URL#1864801"}, {"@score": "1", "@id": "1864802", "info": {"authors": {"author": [{"@pid": "241/6206", "text": "Vidushi Dadu"}, {"@pid": "81/1232-2", "text": "Jian Weng 0002"}, {"@pid": "175/5266", "text": "Sihao Liu"}, {"@pid": "58/11098", "text": "Tony Nowatzki"}]}, "title": "Towards General Purpose Acceleration by Exploiting Common Data-Dependence Forms.", "venue": "MICRO", "pages": "924-939", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DaduWLN19", "doi": "10.1145/3352460.3358276", "ee": "https://doi.org/10.1145/3352460.3358276", "url": "https://dblp.org/rec/conf/micro/DaduWLN19"}, "url": "URL#1864802"}, {"@score": "1", "@id": "1864805", "info": {"authors": {"author": [{"@pid": "122/3449", "text": "Bryan Donyanavard"}, {"@pid": "81/9953", "text": "Tiago M\u00fcck"}, {"@pid": "41/923", "text": "Amir M. Rahmani"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "218/1092", "text": "Armin Sadighi"}, {"@pid": "44/1775-3", "text": "Florian Maurer 0003"}, {"@pid": "62/5988", "text": "Andreas Herkersdorf"}]}, "title": "SOSA: Self-Optimizing Learning with Self-Adaptive Control for Hierarchical System-on-Chip Management.", "venue": "MICRO", "pages": "685-698", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DonyanavardMRDS19", "doi": "10.1145/3352460.3358312", "ee": "https://doi.org/10.1145/3352460.3358312", "url": "https://dblp.org/rec/conf/micro/DonyanavardMRDS19"}, "url": "URL#1864805"}, {"@score": "1", "@id": "1864806", "info": {"authors": {"author": [{"@pid": "30/4550-7", "text": "Yu Feng 0007"}, {"@pid": "87/9432", "text": "Paul N. Whatmough"}, {"@pid": "72/8314-1", "text": "Yuhao Zhu 0001"}]}, "title": "ASV: Accelerated Stereo Vision System.", "venue": "MICRO", "pages": "643-656", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FengW019", "doi": "10.1145/3352460.3358253", "ee": "https://doi.org/10.1145/3352460.3358253", "url": "https://dblp.org/rec/conf/micro/FengW019"}, "url": "URL#1864806"}, {"@score": "1", "@id": "1864808", "info": {"authors": {"author": [{"@pid": "16/722-16", "text": "Fei Gao 0016"}, {"@pid": "33/10064", "text": "Georgios Tziantzioulis"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs.", "venue": "MICRO", "pages": "100-113", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GaoTW19", "doi": "10.1145/3352460.3358260", "ee": "https://doi.org/10.1145/3352460.3358260", "url": "https://dblp.org/rec/conf/micro/GaoTW19"}, "url": "URL#1864808"}, {"@score": "1", "@id": "1864809", "info": {"authors": {"author": [{"@pid": "152/3982", "text": "Congming Gao"}, {"@pid": "89/10527", "text": "Min Ye"}, {"@pid": "00/5984-1", "text": "Qiao Li 0001"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "09/6041", "text": "Liang Shi"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "Constructing Large, Durable and Fast SSD System via Reprogramming 3D TLC Flash Memory.", "venue": "MICRO", "pages": "493-505", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GaoYLXZSY19", "doi": "10.1145/3352460.3358323", "ee": "https://doi.org/10.1145/3352460.3358323", "url": "https://dblp.org/rec/conf/micro/GaoYLXZSY19"}, "url": "URL#1864809"}, {"@score": "1", "@id": "1864810", "info": {"authors": {"author": [{"@pid": "189/0026", "text": "Graham Gobieski"}, {"@pid": "250/9042", "text": "Amolak Nagi"}, {"@pid": "250/9017", "text": "Nathan Serafin"}, {"@pid": "199/6881", "text": "Mehmet Meric Isgenc"}, {"@pid": "42/7272", "text": "Nathan Beckmann"}, {"@pid": "18/6801", "text": "Brandon Lucia"}]}, "title": "MANIC: A Vector-Dataflow Architecture for Ultra-Low-Power Embedded Systems.", "venue": "MICRO", "pages": "670-684", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GobieskiNSIBL19", "doi": "10.1145/3352460.3358277", "ee": "https://doi.org/10.1145/3352460.3358277", "url": "https://dblp.org/rec/conf/micro/GobieskiNSIBL19"}, "url": "URL#1864810"}, {"@score": "1", "@id": "1864811", "info": {"authors": {"author": [{"@pid": "207/1817", "text": "Pranav Gokhale"}, {"@pid": "64/3901-1", "text": "Yongshan Ding 0001"}, {"@pid": "249/2795", "text": "Thomas Propson"}, {"@pid": "249/2679", "text": "Christopher Winkler"}, {"@pid": "59/9016", "text": "Nelson Leung"}, {"@pid": "236/5902", "text": "Yunong Shi"}, {"@pid": "236/5661", "text": "David I. Schuster"}, {"@pid": "h/HenryHoffmann", "text": "Henry Hoffmann"}, {"@pid": "c/FTChong", "text": "Frederic T. Chong"}]}, "title": "Partial Compilation of Variational Algorithms for Noisy Intermediate-Scale Quantum Machines.", "venue": "MICRO", "pages": "266-278", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GokhaleDPWLSSHC19", "doi": "10.1145/3352460.3358313", "ee": "https://doi.org/10.1145/3352460.3358313", "url": "https://dblp.org/rec/conf/micro/GokhaleDPWLSSHC19"}, "url": "URL#1864811"}, {"@score": "1", "@id": "1864812", "info": {"authors": {"author": [{"@pid": "250/9020", "text": "Ashish Gondimalla"}, {"@pid": "201/3925", "text": "Noah Chesnut"}, {"@pid": "68/1138", "text": "Mithuna Thottethodi"}, {"@pid": "25/4266", "text": "T. N. Vijaykumar"}]}, "title": "SparTen: A Sparse Tensor Accelerator for Convolutional Neural Networks.", "venue": "MICRO", "pages": "151-165", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GondimallaCTV19", "doi": "10.1145/3352460.3358291", "ee": "https://doi.org/10.1145/3352460.3358291", "url": "https://dblp.org/rec/conf/micro/GondimallaCTV19"}, "url": "URL#1864812"}, {"@score": "1", "@id": "1864813", "info": {"authors": {"author": [{"@pid": "207/1822", "text": "Daphne I. Gorman"}, {"@pid": "57/10596", "text": "Rafael Trapani Possignolo"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "EMI Architectural Model and Core Hopping.", "venue": "MICRO", "pages": "899-910", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GormanPR19", "doi": "10.1145/3352460.3358289", "ee": "https://doi.org/10.1145/3352460.3358289", "url": "https://dblp.org/rec/conf/micro/GormanPR19"}, "url": "URL#1864813"}, {"@score": "1", "@id": "1864814", "info": {"authors": {"author": [{"@pid": "211/9978", "text": "Sumanth Gudaparthi"}, {"@pid": "42/10515", "text": "Surya Narayanan"}, {"@pid": "20/6518", "text": "Rajeev Balasubramonian"}, {"@pid": "196/3714", "text": "Edouard Giacomin"}, {"@pid": "250/8883", "text": "Hari Kambalasubramanyam"}, {"@pid": "48/9513", "text": "Pierre-Emmanuel Gaillardon"}]}, "title": "Wire-Aware Architecture and Dataflow for CNN Accelerators.", "venue": "MICRO", "pages": "1-13", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GudaparthiNBGKG19", "doi": "10.1145/3352460.3358316", "ee": "https://doi.org/10.1145/3352460.3358316", "url": "https://dblp.org/rec/conf/micro/GudaparthiNBGKG19"}, "url": "URL#1864814"}, {"@score": "1", "@id": "1864815", "info": {"authors": {"author": [{"@pid": "45/7178-3", "text": "Siddharth Gupta 0003"}, {"@pid": "142/3203", "text": "Alexandros Daglis"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}]}, "title": "Distributed Logless Atomic Durability with Persistent Memory.", "venue": "MICRO", "pages": "466-478", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GuptaDF19", "doi": "10.1145/3352460.3358321", "ee": "https://doi.org/10.1145/3352460.3358321", "url": "https://dblp.org/rec/conf/micro/GuptaDF19"}, "url": "URL#1864815"}, {"@score": "1", "@id": "1864816", "info": {"authors": {"author": [{"@pid": "159/0005-1", "text": "Austin Harris 0001"}, {"@pid": "243/5382", "text": "Shijia Wei"}, {"@pid": "250/8938", "text": "Prateek Sahu"}, {"@pid": "13/2662", "text": "Pranav Kumar"}, {"@pid": "a/ToddMAustin", "text": "Todd M. Austin"}, {"@pid": "33/65", "text": "Mohit Tiwari"}]}, "title": "Cyclone: Detecting Contention-Based Cache Information Leaks Through Cyclic Interference.", "venue": "MICRO", "pages": "57-72", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HarrisWSKAT19", "doi": "10.1145/3352460.3358273", "ee": "https://doi.org/10.1145/3352460.3358273", "url": "https://dblp.org/rec/conf/micro/HarrisWSKAT19"}, "url": "URL#1864816"}, {"@score": "1", "@id": "1864817", "info": {"authors": {"author": [{"@pid": "218/5618", "text": "Kartik Hegde"}, {"@pid": "162/9764", "text": "Hadi Asghari Moghaddam"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "00/5672", "text": "Neal Clayton Crago"}, {"@pid": "99/6904", "text": "Aamer Jaleel"}, {"@pid": "59/8965", "text": "Edgar Solomonik"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "25/8166", "text": "Christopher W. Fletcher"}]}, "title": "ExTensor: An Accelerator for Sparse Tensor Algebra.", "venue": "MICRO", "pages": "319-333", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HegdeMPCJSEF19", "doi": "10.1145/3352460.3358275", "ee": "https://doi.org/10.1145/3352460.3358275", "url": "https://dblp.org/rec/conf/micro/HegdeMPCJSEF19"}, "url": "URL#1864817"}, {"@score": "1", "@id": "1864818", "info": {"authors": {"author": [{"@pid": "78/9350", "text": "Seokin Hong"}, {"@pid": "32/3092", "text": "B\u00fclent Abali"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "45/6298", "text": "Michael B. Healy"}, {"@pid": "159/0073", "text": "Prashant J. Nair"}]}, "title": "Touch\u00e9: Towards Ideal and Efficient Cache Compression By Mitigating Tag Area Overheads.", "venue": "MICRO", "pages": "453-465", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HongABHN19", "doi": "10.1145/3352460.3358281", "ee": "https://doi.org/10.1145/3352460.3358281", "url": "https://dblp.org/rec/conf/micro/HongABHN19"}, "url": "URL#1864818"}, {"@score": "1", "@id": "1864819", "info": {"authors": {"author": [{"@pid": "234/1658", "text": "Yu-Ching Hu"}, {"@pid": "234/1640", "text": "Murtuza Taher Lokhandwala"}, {"@pid": "207/1831", "text": "Te I"}, {"@pid": "76/1857-1", "text": "Hung-Wei Tseng 0001"}]}, "title": "Dynamic Multi-Resolution Data Storage.", "venue": "MICRO", "pages": "196-210", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuLIT19", "doi": "10.1145/3352460.3358282", "ee": "https://doi.org/10.1145/3352460.3358282", "url": "https://dblp.org/rec/conf/micro/HuLIT19"}, "url": "URL#1864819"}, {"@score": "1", "@id": "1864820", "info": {"authors": {"author": [{"@pid": "184/1257", "text": "Weizhe Hua"}, {"@pid": "40/7018", "text": "Yuan Zhou"}, {"@pid": "154/6336", "text": "Christopher De Sa"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Boosting the Performance of CNN Accelerators with Dynamic Fine-Grained Channel Gating.", "venue": "MICRO", "pages": "139-150", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuaZSZS19", "doi": "10.1145/3352460.3358283", "ee": "https://doi.org/10.1145/3352460.3358283", "url": "https://dblp.org/rec/conf/micro/HuaZSZS19"}, "url": "URL#1864820"}, {"@score": "1", "@id": "1864821", "info": {"authors": {"author": [{"@pid": "h/ChaoTsungHuang", "text": "Chao-Tsung Huang"}, {"@pid": "250/8957", "text": "Yu-Chun Ding"}, {"@pid": "250/9045", "text": "Huan-Ching Wang"}, {"@pid": "250/8882", "text": "Chi-Wen Weng"}, {"@pid": "66/1548", "text": "Kai-Ping Lin"}, {"@pid": "47/1798-13", "text": "Li-Wei Wang 0013"}, {"@pid": "54/9911", "text": "Li-De Chen"}]}, "title": "eCNN: A Block-Based and Highly-Parallel CNN Accelerator for Edge Inference.", "venue": "MICRO", "pages": "182-195", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuangDWWLWC19", "doi": "10.1145/3352460.3358263", "ee": "https://doi.org/10.1145/3352460.3358263", "url": "https://dblp.org/rec/conf/micro/HuangDWWLWC19"}, "url": "URL#1864821"}, {"@score": "1", "@id": "1864822", "info": {"authors": {"author": [{"@pid": "59/6496", "text": "Ziqiang Huang"}, {"@pid": "49/5144", "text": "Jos\u00e9 A. Joao"}, {"@pid": "34/7220", "text": "Alejandro Rico"}, {"@pid": "98/1014", "text": "Andrew D. Hilton"}, {"@pid": "l/BenjaminCLee", "text": "Benjamin C. Lee"}]}, "title": "DynaSprint: Microarchitectural Sprints with Dynamic Utility and Thermal Management.", "venue": "MICRO", "pages": "426-439", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuangJRHL19", "doi": "10.1145/3352460.3358301", "ee": "https://doi.org/10.1145/3352460.3358301", "url": "https://dblp.org/rec/conf/micro/HuangJRHL19"}, "url": "URL#1864822"}, {"@score": "1", "@id": "1864823", "info": {"authors": {"author": [{"@pid": "173/9349", "text": "Wenqin Huangfu"}, {"@pid": "163/2079", "text": "Xueqi Li"}, {"@pid": "91/9920", "text": "Shuangchen Li"}, {"@pid": "49/10052-1", "text": "Xing Hu 0001"}, {"@pid": "33/5231", "text": "Peng Gu"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "MEDAL: Scalable DIMM based Near Data Processing Accelerator for DNA Seeding Algorithm.", "venue": "MICRO", "pages": "587-599", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuangfuLL0G019", "doi": "10.1145/3352460.3358329", "ee": "https://doi.org/10.1145/3352460.3358329", "url": "https://dblp.org/rec/conf/micro/HuangfuLL0G019"}, "url": "URL#1864823"}, {"@score": "1", "@id": "1864824", "info": {"authors": {"author": [{"@pid": "213/1128", "text": "Jaeyoung Jang"}, {"@pid": "81/4136-1", "text": "Jun Heo 0001"}, {"@pid": "185/6602-1", "text": "Yejin Lee 0001"}, {"@pid": "199/2833", "text": "Jaeyeon Won"}, {"@pid": "167/5541", "text": "Seonghak Kim"}, {"@pid": "227/6030", "text": "Sungjun Jung"}, {"@pid": "130/7699", "text": "Hakbeom Jang"}, {"@pid": "130/7622", "text": "Tae Jun Ham"}, {"@pid": "21/4685", "text": "Jae W. Lee"}]}, "title": "Charon: Specialized Near-Memory Processing Architecture for Clearing Dead Objects in Memory.", "venue": "MICRO", "pages": "726-739", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JangHLWKJJHL19", "doi": "10.1145/3352460.3358297", "ee": "https://doi.org/10.1145/3352460.3358297", "url": "https://dblp.org/rec/conf/micro/JangHLWKJJHL19"}, "url": "URL#1864824"}, {"@score": "1", "@id": "1864825", "info": {"authors": {"author": [{"@pid": "250/8887", "text": "Konstantinos Kanellopoulos"}, {"@pid": "163/0027", "text": "Nandita Vijaykumar"}, {"@pid": "220/6773", "text": "Christina Giannoula"}, {"@pid": "250/8903", "text": "Roknoddin Azizi"}, {"@pid": "205/2333", "text": "Skanda Koppula"}, {"@pid": "205/1623", "text": "Nika Mansouri-Ghiasi"}, {"@pid": "237/7886", "text": "Taha Shahroodi"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations.", "venue": "MICRO", "pages": "600-614", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KanellopoulosVG19", "doi": "10.1145/3352460.3358286", "ee": "https://doi.org/10.1145/3352460.3358286", "url": "https://dblp.org/rec/conf/micro/KanellopoulosVG19"}, "url": "URL#1864825"}, {"@score": "1", "@id": "1864826", "info": {"authors": {"author": [{"@pid": "11/2242", "text": "Donggyu Kim"}, {"@pid": "08/5182", "text": "Jerry Zhao"}, {"@pid": "92/2089", "text": "Jonathan Bachrach"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}]}, "title": "Simmani: Runtime Power Modeling for Arbitrary RTL with Automatic Signal Selection.", "venue": "MICRO", "pages": "1050-1062", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimZBA19", "doi": "10.1145/3352460.3358322", "ee": "https://doi.org/10.1145/3352460.3358322", "url": "https://dblp.org/rec/conf/micro/KimZBA19"}, "url": "URL#1864826"}, {"@score": "1", "@id": "1864827", "info": {"authors": {"author": [{"@pid": "205/2333", "text": "Skanda Koppula"}, {"@pid": "06/10860-1", "text": "Lois Orosa 0001"}, {"@pid": "147/4019", "text": "Abdullah Giray Yaglik\u00e7i"}, {"@pid": "250/8903", "text": "Roknoddin Azizi"}, {"@pid": "237/7886", "text": "Taha Shahroodi"}, {"@pid": "250/8887", "text": "Konstantinos Kanellopoulos"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM.", "venue": "MICRO", "pages": "166-181", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KoppulaOYASKM19", "doi": "10.1145/3352460.3358280", "ee": "https://doi.org/10.1145/3352460.3358280", "url": "https://dblp.org/rec/conf/micro/KoppulaOYASKM19"}, "url": "URL#1864827"}, {"@score": "1", "@id": "1864830", "info": {"authors": {"author": [{"@pid": "203/0006", "text": "Hyoukjun Kwon"}, {"@pid": "177/4926", "text": "Prasanth Chatarasi"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "11/5956", "text": "Angshuman Parashar"}, {"@pid": "s/VivekSarkar", "text": "Vivek Sarkar"}, {"@pid": "50/2421", "text": "Tushar Krishna"}]}, "title": "Understanding Reuse, Performance, and Hardware Cost of DNN Dataflow: A Data-Centric Approach.", "venue": "MICRO", "pages": "754-768", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KwonCPPSK19", "doi": "10.1145/3352460.3358252", "ee": "https://doi.org/10.1145/3352460.3358252", "url": "https://dblp.org/rec/conf/micro/KwonCPPSK19"}, "url": "URL#1864830"}, {"@score": "1", "@id": "1864831", "info": {"authors": {"author": [{"@pid": "217/0552", "text": "Youngeun Kwon"}, {"@pid": "246/4706", "text": "Yunjae Lee"}, {"@pid": "02/8105", "text": "Minsoo Rhu"}]}, "title": "TensorDIMM: A Practical Near-Memory Processing Architecture for Embeddings and Tensor Operations in Deep Learning.", "venue": "MICRO", "pages": "740-753", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KwonLR19", "doi": "10.1145/3352460.3358284", "ee": "https://doi.org/10.1145/3352460.3358284", "url": "https://dblp.org/rec/conf/micro/KwonLR19"}, "url": "URL#1864831"}, {"@score": "1", "@id": "1864833", "info": {"authors": {"author": [{"@pid": "202/1799", "text": "Alberto Delmas Lascorz"}, {"@pid": "188/6204", "text": "Sayeh Sharify"}, {"@pid": "248/8951", "text": "Isak Edo Vivancos"}, {"@pid": "213/8185", "text": "Dylan Malone Stuart"}, {"@pid": "247/8361", "text": "Omar Mohamed Awad"}, {"@pid": "150/8285", "text": "Patrick Judd"}, {"@pid": "51/210", "text": "Mostafa Mahmoud"}, {"@pid": "57/10355-2", "text": "Milos Nikolic 0002"}, {"@pid": "220/9008", "text": "Kevin Siu"}, {"@pid": "85/11156", "text": "Zissis Poulos"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "ShapeShifter: Enabling Fine-Grain Data Width Adaptation in Deep Learning.", "venue": "MICRO", "pages": "28-41", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LascorzSVSAJMNS19", "doi": "10.1145/3352460.3358295", "ee": "https://doi.org/10.1145/3352460.3358295", "url": "https://dblp.org/rec/conf/micro/LascorzSVSAJMNS19"}, "url": "URL#1864833"}, {"@score": "1", "@id": "1864834", "info": {"authors": {"author": [{"@pid": "193/3911", "text": "Zhaoshi Li"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "90/5987", "text": "Yangdong Deng"}, {"@pid": "98/7308", "text": "Jiawei Wang"}, {"@pid": "90/9499", "text": "Zhiwei Liu"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory.", "venue": "MICRO", "pages": "911-923", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiLDWLYW19", "doi": "10.1145/3352460.3358270", "ee": "https://doi.org/10.1145/3352460.3358270", "url": "https://dblp.org/rec/conf/micro/LiLDWLYW19"}, "url": "URL#1864834"}, {"@score": "1", "@id": "1864835", "info": {"authors": {"author": [{"@pid": "322/2826", "text": "Xiao Liu 0033"}, {"@pid": "57/4363", "text": "David Roberts"}, {"@pid": "117/0573", "text": "Rachata Ausavarungnirun"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "66/8314", "text": "Jishen Zhao"}]}, "title": "Binary Star: Coordinated Reliability in Heterogeneous Memory Systems for High Performance and Scalability.", "venue": "MICRO", "pages": "807-820", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuRAMZ19", "doi": "10.1145/3352460.3358262", "ee": "https://doi.org/10.1145/3352460.3358262", "url": "https://dblp.org/rec/conf/micro/LiuRAMZ19"}, "url": "URL#1864835"}, {"@score": "1", "@id": "1864836", "info": {"authors": {"author": [{"@pid": "231/3752", "text": "Vikram Sharma Mailthody"}, {"@pid": "231/3760", "text": "Zaid Qureshi"}, {"@pid": "231/1803", "text": "Weixin Liang"}, {"@pid": "209/2292", "text": "Ziyan Feng"}, {"@pid": "139/4931", "text": "Simon Garcia De Gonzalo"}, {"@pid": "85/8440", "text": "Youjie Li"}, {"@pid": "17/3453", "text": "Hubertus Franke"}, {"@pid": "81/1130", "text": "Jinjun Xiong"}, {"@pid": "51/494-6", "text": "Jian Huang 0006"}, {"@pid": "03/4630", "text": "Wen-Mei Hwu"}]}, "title": "DeepStore: In-Storage Acceleration for Intelligent Queries.", "venue": "MICRO", "pages": "224-238", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MailthodyQLFGLF19", "doi": "10.1145/3352460.3358320", "ee": "https://doi.org/10.1145/3352460.3358320", "url": "https://dblp.org/rec/conf/micro/MailthodyQLFGLF19"}, "url": "URL#1864836"}, {"@score": "1", "@id": "1864837", "info": {"authors": {"author": [{"@pid": "232/0157", "text": "Artemiy Margaritov"}, {"@pid": "191/7824", "text": "Dmitrii Ustiugov"}, {"@pid": "b/EBugnion", "text": "Edouard Bugnion"}, {"@pid": "78/50", "text": "Boris Grot"}]}, "title": "Prefetched Address Translation.", "venue": "MICRO", "pages": "1023-1036", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MargaritovUBG19", "doi": "10.1145/3352460.3358294", "ee": "https://doi.org/10.1145/3352460.3358294", "url": "https://dblp.org/rec/conf/micro/MargaritovUBG19"}, "url": "URL#1864837"}, {"@score": "1", "@id": "1864838", "info": {"authors": {"author": [{"@pid": "208/8224", "text": "Lucas Morais"}, {"@pid": "250/9041", "text": "Vitor Silva"}, {"@pid": "g/AlfredoGoldman", "text": "Alfredo Goldman"}, {"@pid": "72/4572", "text": "Carlos \u00c1lvarez 0001"}, {"@pid": "180/6658", "text": "Jaume Bosch"}, {"@pid": "42/4902-8", "text": "Michael Frank 0008"}, {"@pid": "a/GuidoAraujo", "text": "Guido Araujo"}]}, "title": "Adding Tightly-Integrated Task Scheduling Acceleration to a RISC-V Multi-core Processor.", "venue": "MICRO", "pages": "861-872", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MoraisSG0BFA19", "doi": "10.1145/3352460.3358271", "ee": "https://doi.org/10.1145/3352460.3358271", "url": "https://dblp.org/rec/conf/micro/MoraisSG0BFA19"}, "url": "URL#1864838"}, {"@score": "1", "@id": "1864839", "info": {"authors": {"author": [{"@pid": "177/8603", "text": "Anurag Mukkara"}, {"@pid": "42/7272", "text": "Nathan Beckmann"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "PHI: Architectural Support for Synchronization- and Bandwidth-Efficient Commutative Scatter Updates.", "venue": "MICRO", "pages": "1009-1022", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MukkaraB019", "doi": "10.1145/3352460.3358254", "ee": "https://doi.org/10.1145/3352460.3358254", "url": "https://dblp.org/rec/conf/micro/MukkaraB019"}, "url": "URL#1864839"}, {"@score": "1", "@id": "1864840", "info": {"authors": {"author": [{"@pid": "173/5588", "text": "Anirban Nag"}, {"@pid": "250/8850", "text": "C. N. Ramachandra"}, {"@pid": "20/6518", "text": "Rajeev Balasubramonian"}, {"@pid": "02/1650", "text": "Ryan Stutsman"}, {"@pid": "196/3714", "text": "Edouard Giacomin"}, {"@pid": "250/8883", "text": "Hari Kambalasubramanyam"}, {"@pid": "48/9513", "text": "Pierre-Emmanuel Gaillardon"}]}, "title": "GenCache: Leveraging In-Cache Operators for Efficient Sequence Alignment.", "venue": "MICRO", "pages": "334-346", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NagRBSGKG19", "doi": "10.1145/3352460.3358308", "ee": "https://doi.org/10.1145/3352460.3358308", "url": "https://dblp.org/rec/conf/micro/NagRBSGKG19"}, "url": "URL#1864840"}, {"@score": "1", "@id": "1864841", "info": {"authors": {"author": [{"@pid": "183/0771", "text": "Yuanjiang Ni"}, {"@pid": "66/8314", "text": "Jishen Zhao"}, {"@pid": "89/5432", "text": "Heiner Litz"}, {"@pid": "221/1554", "text": "Daniel Bittman"}, {"@pid": "m/EthanLMiller", "text": "Ethan L. Miller"}]}, "title": "SSP: Eliminating Redundant Writes in Failure-Atomic NVRAMs via Shadow Sub-Paging.", "venue": "MICRO", "pages": "836-848", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NiZLBM19", "doi": "10.1145/3352460.3358326", "ee": "https://doi.org/10.1145/3352460.3358326", "url": "https://dblp.org/rec/conf/micro/NiZLBM19"}, "url": "URL#1864841"}, {"@score": "1", "@id": "1864842", "info": {"authors": {"author": [{"@pid": "12/10332", "text": "Nikos Nikoleris"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}, {"@pid": "h/ErikHagersten", "text": "Erik Hagersten"}, {"@pid": "37/10441", "text": "Trevor E. Carlson"}]}, "title": "Directed Statistical Warming through Time Traveling.", "venue": "MICRO", "pages": "1037-1049", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NikolerisEHC19", "doi": "10.1145/3352460.3358264", "ee": "https://doi.org/10.1145/3352460.3358264", "url": "https://dblp.org/rec/conf/micro/NikolerisEHC19"}, "url": "URL#1864842"}, {"@score": "1", "@id": "1864843", "info": {"authors": {"author": [{"@pid": "250/9026", "text": "Gagandeep Panwar"}, {"@pid": "67/7672-4", "text": "Da Zhang 0004"}, {"@pid": "241/5847", "text": "Yihan Pang"}, {"@pid": "151/7131", "text": "Mai Dahshan"}, {"@pid": "86/833", "text": "Nathan DeBardeleben"}, {"@pid": "61/2985", "text": "Binoy Ravindran"}, {"@pid": "130/7707-2", "text": "Xun Jian 0002"}]}, "title": "Quantifying Memory Underutilization in HPC Systems and Using it to Improve Performance via Architecture Support.", "venue": "MICRO", "pages": "821-835", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PanwarZPDDRJ19", "doi": "10.1145/3352460.3358267", "ee": "https://doi.org/10.1145/3352460.3358267", "url": "https://dblp.org/rec/conf/micro/PanwarZPDDRJ19"}, "url": "URL#1864843"}, {"@score": "1", "@id": "1864844", "info": {"authors": {"author": [{"@pid": "194/3017", "text": "Mayank Parasar"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}, {"@pid": "18/4038", "text": "Paul V. Gratz"}, {"@pid": "157/2774", "text": "Joshua San Miguel"}, {"@pid": "50/2421", "text": "Tushar Krishna"}]}, "title": "SWAP: Synchronized Weaving of Adjacent Packets for Network Deadlock Resolution.", "venue": "MICRO", "pages": "873-885", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ParasarJGMK19", "doi": "10.1145/3352460.3358255", "ee": "https://doi.org/10.1145/3352460.3358255", "url": "https://dblp.org/rec/conf/micro/ParasarJGMK19"}, "url": "URL#1864844"}, {"@score": "1", "@id": "1864846", "info": {"authors": {"author": [{"@pid": "174/4187", "text": "Lillian Pentecost"}, {"@pid": "30/11301", "text": "Marco Donato"}, {"@pid": "135/8203", "text": "Brandon Reagen"}, {"@pid": "79/8759", "text": "Udit Gupta"}, {"@pid": "116/8402", "text": "Siming Ma"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}, {"@pid": "30/135", "text": "David Brooks 0001"}]}, "title": "MaxNVM: Maximizing DNN Storage Density and Inference Efficiency with Sparse Encoding and Error Mitigation.", "venue": "MICRO", "pages": "769-781", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PentecostDRGMW019", "doi": "10.1145/3352460.3358258", "ee": "https://doi.org/10.1145/3352460.3358258", "url": "https://dblp.org/rec/conf/micro/PentecostDRGMW019"}, "url": "URL#1864846"}, {"@score": "1", "@id": "1864847", "info": {"authors": {"author": [{"@pid": "184/8218", "text": "Raghavendra Pradyumna Pothukuchi"}, {"@pid": "15/2001", "text": "Joseph L. Greathouse"}, {"@pid": "170/5046", "text": "Karthik Rao"}, {"@pid": "174/4129", "text": "Christopher Erb"}, {"@pid": "123/0042", "text": "Leonardo Piga"}, {"@pid": "22/1421", "text": "Petros G. Voulgaris"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "Tangram: Integrated Control of Heterogeneous Computers.", "venue": "MICRO", "pages": "384-398", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PothukuchiGREPV19", "doi": "10.1145/3352460.3358285", "ee": "https://doi.org/10.1145/3352460.3358285", "url": "https://dblp.org/rec/conf/micro/PothukuchiGREPV19"}, "url": "URL#1864847"}, {"@score": "1", "@id": "1864848", "info": {"authors": {"author": [{"@pid": "35/10934", "text": "Fazle Sadi"}, {"@pid": "231/3751", "text": "Joe Sweeney"}, {"@pid": "33/6378", "text": "Tze Meng Low"}, {"@pid": "33/3960", "text": "James C. Hoe"}, {"@pid": "p/LawrenceTPileggi", "text": "Larry T. Pileggi"}, {"@pid": "53/6455", "text": "Franz Franchetti"}]}, "title": "Efficient SpMV Operation for Large and Highly Sparse Matrices using Scalable Multi-way Merge Parallelization.", "venue": "MICRO", "pages": "347-358", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SadiSLHPF19", "doi": "10.1145/3352460.3358330", "ee": "https://doi.org/10.1145/3352460.3358330", "url": "https://dblp.org/rec/conf/micro/SadiSLHPF19"}, "url": "URL#1864848"}, {"@score": "1", "@id": "1864849", "info": {"authors": {"author": [{"@pid": "180/7917", "text": "Elaheh Sadredini"}, {"@pid": "143/7528", "text": "Reza Rahimi"}, {"@pid": "141/0589", "text": "Vaibhav Verma"}, {"@pid": "s/MirceaRStan", "text": "Mircea Stan"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}]}, "title": "eAP: A Scalable and Efficient In-Memory Accelerator for Automata Processing.", "venue": "MICRO", "pages": "87-99", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SadrediniRVSS19", "doi": "10.1145/3352460.3358324", "ee": "https://doi.org/10.1145/3352460.3358324", "url": "https://dblp.org/rec/conf/micro/SadrediniRVSS19"}, "url": "URL#1864849"}, {"@score": "1", "@id": "1864850", "info": {"authors": {"author": [{"@pid": "196/6747", "text": "Gururaj Saileshwar"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "CleanupSpec: An &quot;Undo&quot; Approach to Safe Speculation.", "venue": "MICRO", "pages": "73-86", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SaileshwarQ19", "doi": "10.1145/3352460.3358314", "ee": "https://doi.org/10.1145/3352460.3358314", "url": "https://dblp.org/rec/conf/micro/SaileshwarQ19"}, "url": "URL#1864850"}, {"@score": "1", "@id": "1864851", "info": {"authors": {"author": [{"@pid": "67/2806-1", "text": "Hiroshi Sasaki 0001"}, {"@pid": "160/0215", "text": "Miguel A. Arroyo"}, {"@pid": "151/4037", "text": "M. Tarek Ibn Ziad"}, {"@pid": "187/0853", "text": "Koustubha Bhat"}, {"@pid": "49/9881", "text": "Kanad Sinha"}, {"@pid": "46/652", "text": "Simha Sethumadhavan"}]}, "title": "Practical Byte-Granular Memory Blacklisting using Califorms.", "venue": "MICRO", "pages": "558-571", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SasakiAZBSS19", "doi": "10.1145/3352460.3358299", "ee": "https://doi.org/10.1145/3352460.3358299", "url": "https://dblp.org/rec/conf/micro/SasakiAZBSS19"}, "url": "URL#1864851"}, {"@score": "1", "@id": "1864853", "info": {"authors": {"author": [{"@pid": "139/9042", "text": "Nader Sehatbakhsh"}, {"@pid": "191/7811", "text": "Alireza Nazari"}, {"@pid": "285/7353", "text": "Haider Adnan Khan"}, {"@pid": "42/4332", "text": "Alenka G. Zajic"}, {"@pid": "77/4185", "text": "Milos Prvulovic"}]}, "title": "EMMA: Hardware/Software Attestation Framework for Embedded Systems Using Electromagnetic Signals.", "venue": "MICRO", "pages": "983-995", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SehatbakhshNKZP19", "doi": "10.1145/3352460.3358261", "ee": "https://doi.org/10.1145/3352460.3358261", "url": "https://dblp.org/rec/conf/micro/SehatbakhshNKZP19"}, "url": "URL#1864853"}, {"@score": "1", "@id": "1864854", "info": {"authors": {"author": [{"@pid": "166/3165", "text": "Mohammad Shahrad"}, {"@pid": "157/2812", "text": "Jonathan Balkind"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "Architectural Implications of Function-as-a-Service Computing.", "venue": "MICRO", "pages": "1063-1075", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShahradBW19", "doi": "10.1145/3352460.3358296", "ee": "https://doi.org/10.1145/3352460.3358296", "url": "https://dblp.org/rec/conf/micro/ShahradBW19"}, "url": "URL#1864854"}, {"@score": "1", "@id": "1864855", "info": {"authors": {"author": [{"@pid": "133/9941", "text": "Yakun Sophia Shao"}, {"@pid": "52/10063", "text": "Jason Clemons"}, {"@pid": "76/10051", "text": "Rangharajan Venkatesan"}, {"@pid": "125/7922", "text": "Brian Zimmer"}, {"@pid": "85/9849", "text": "Matthew Fojtik"}, {"@pid": "06/4489-9", "text": "Nan Jiang 0009"}, {"@pid": "145/1606", "text": "Ben Keller"}, {"@pid": "13/11177", "text": "Alicia Klinefelter"}, {"@pid": "28/3818", "text": "Nathaniel Ross Pinckney"}, {"@pid": "127/7770", "text": "Priyanka Raina"}, {"@pid": "12/5057", "text": "Stephen G. Tell"}, {"@pid": "342/9534-2", "text": "Yanqing Zhang 0002"}, {"@pid": "d/WJDally", "text": "William J. Dally"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "49/2112", "text": "C. Thomas Gray"}, {"@pid": "29/3580", "text": "Brucek Khailany"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture.", "venue": "MICRO", "pages": "14-27", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShaoCVZFJKKPRTZ19", "doi": "10.1145/3352460.3358302", "ee": "https://doi.org/10.1145/3352460.3358302", "url": "https://dblp.org/rec/conf/micro/ShaoCVZFJKKPRTZ19"}, "url": "URL#1864855"}, {"@score": "1", "@id": "1864856", "info": {"authors": {"author": [{"@pid": "181/0815", "text": "Amirali Sharifian"}, {"@pid": "172/4942", "text": "Reza Hojabr"}, {"@pid": "216/3011", "text": "Navid Rahimi"}, {"@pid": "175/5266", "text": "Sihao Liu"}, {"@pid": "42/1625", "text": "Apala Guha"}, {"@pid": "58/11098", "text": "Tony Nowatzki"}, {"@pid": "73/4692", "text": "Arrvindh Shriraman"}]}, "title": "\u03bcIR -An intermediate representation for transforming and optimizing the microarchitecture of application accelerators.", "venue": "MICRO", "pages": "940-953", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SharifianHRLGNS19", "doi": "10.1145/3352460.3358292", "ee": "https://doi.org/10.1145/3352460.3358292", "url": "https://dblp.org/rec/conf/micro/SharifianHRLGNS19"}, "url": "URL#1864856"}, {"@score": "1", "@id": "1864857", "info": {"authors": {"author": [{"@pid": "27/1620", "text": "Zhan Shi"}, {"@pid": "134/4071", "text": "Xiangru Huang"}, {"@pid": "138/4187", "text": "Akanksha Jain"}, {"@pid": "65/1026", "text": "Calvin Lin"}]}, "title": "Applying Deep Learning to the Cache Replacement Problem.", "venue": "MICRO", "pages": "413-425", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShiHJL19", "doi": "10.1145/3352460.3358319", "ee": "https://doi.org/10.1145/3352460.3358319", "url": "https://dblp.org/rec/conf/micro/ShiHJL19"}, "url": "URL#1864857"}, {"@score": "1", "@id": "1864858", "info": {"authors": {"author": [{"@pid": "250/8936", "text": "Youngseop Shim"}, {"@pid": "04/7164", "text": "Myungsuk Kim"}, {"@pid": "228/0270", "text": "Myoungjun Chun"}, {"@pid": "123/2642-1", "text": "Jisung Park 0001"}, {"@pid": "60/10200", "text": "Yoona Kim"}, {"@pid": "74/2683", "text": "Jihong Kim 0001"}]}, "title": "Exploiting Process Similarity of 3D Flash Memory for High Performance SSDs.", "venue": "MICRO", "pages": "211-223", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShimKCPKK19", "doi": "10.1145/3352460.3358311", "ee": "https://doi.org/10.1145/3352460.3358311", "url": "https://dblp.org/rec/conf/micro/ShimKCPKK19"}, "url": "URL#1864858"}, {"@score": "1", "@id": "1864859", "info": {"authors": {"author": [{"@pid": "210/0829", "text": "Franyell Silfa"}, {"@pid": "174/4087", "text": "Gem Dot"}, {"@pid": "117/0577", "text": "Jos\u00e9-Mar\u00eda Arnau"}, {"@pid": "g/AntonioGonzalez1", "text": "Antonio Gonz\u00e1lez 0001"}]}, "title": "Neuron-Level Fuzzy Memoization in RNNs.", "venue": "MICRO", "pages": "782-793", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SilfaDA019", "doi": "10.1145/3352460.3358309", "ee": "https://doi.org/10.1145/3352460.3358309", "url": "https://dblp.org/rec/conf/micro/SilfaDA019"}, "url": "URL#1864859"}, {"@score": "1", "@id": "1864860", "info": {"authors": {"author": [{"@pid": "40/231", "text": "Niranjan Soundararajan"}, {"@pid": "06/5843", "text": "Saurabh Gupta"}, {"@pid": "115/5270", "text": "Ragavendra Natarajan"}, {"@pid": "08/1612", "text": "Jared Stark"}, {"@pid": "217/7227", "text": "Rahul Pal"}, {"@pid": "250/9022", "text": "Franck Sala"}, {"@pid": "72/2991", "text": "Lihu Rappoport"}, {"@pid": "86/6783", "text": "Adi Yoaz"}, {"@pid": "36/1380", "text": "Sreenivas Subramoney"}]}, "title": "Towards the adoption of Local Branch Predictors in Modern Out-of-Order Superscalar Processors.", "venue": "MICRO", "pages": "519-530", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SoundararajanGN19", "doi": "10.1145/3352460.3358315", "ee": "https://doi.org/10.1145/3352460.3358315", "url": "https://dblp.org/rec/conf/micro/SoundararajanGN19"}, "url": "URL#1864860"}, {"@score": "1", "@id": "1864861", "info": {"authors": {"author": [{"@pid": "203/6664", "text": "Jacob R. Stevens"}, {"@pid": "96/10413-1", "text": "Ashish Ranjan 0001"}, {"@pid": "48/3180-2", "text": "Dipankar Das 0002"}, {"@pid": "118/5385", "text": "Bharat Kaul"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}]}, "title": "Manna: An Accelerator for Memory-Augmented Neural Networks.", "venue": "MICRO", "pages": "794-806", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/StevensR0KR19", "doi": "10.1145/3352460.3358304", "ee": "https://doi.org/10.1145/3352460.3358304", "url": "https://dblp.org/rec/conf/micro/StevensR0KR19"}, "url": "URL#1864861"}, {"@score": "1", "@id": "1864863", "info": {"authors": {"author": [{"@pid": "207/1837", "text": "Swamit S. Tannu"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "Ensemble of Diverse Mappings: Improving Reliability of Quantum Computers by Orchestrating Dissimilar Mistakes.", "venue": "MICRO", "pages": "253-265", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TannuQ19", "doi": "10.1145/3352460.3358257", "ee": "https://doi.org/10.1145/3352460.3358257", "url": "https://dblp.org/rec/conf/micro/TannuQ19"}, "url": "URL#1864863"}, {"@score": "1", "@id": "1864864", "info": {"authors": {"author": [{"@pid": "207/1837", "text": "Swamit S. Tannu"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "Mitigating Measurement Errors in Quantum Computers by Exploiting State-Dependent Bias.", "venue": "MICRO", "pages": "279-290", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TannuQ19a", "doi": "10.1145/3352460.3358265", "ee": "https://doi.org/10.1145/3352460.3358265", "url": "https://dblp.org/rec/conf/micro/TannuQ19a"}, "url": "URL#1864864"}, {"@score": "1", "@id": "1864866", "info": {"authors": {"author": [{"@pid": "250/5797", "text": "Daniel Townley"}, {"@pid": "169/7381", "text": "Khaled N. Khasawneh"}, {"@pid": "p/DmitryVPonomarev", "text": "Dmitry Ponomarev 0001"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}, {"@pid": "01/2775-1", "text": "Lei Yu 0001"}]}, "title": "LATCH: A Locality-Aware Taint CHecker.", "venue": "MICRO", "pages": "969-982", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TownleyKPA019", "doi": "10.1145/3352460.3358327", "ee": "https://doi.org/10.1145/3352460.3358327", "url": "https://dblp.org/rec/conf/micro/TownleyKPA019"}, "url": "URL#1864866"}, {"@score": "1", "@id": "1864867", "info": {"authors": {"author": [{"@pid": "08/3380", "text": "Oreste Villa"}, {"@pid": "47/3509", "text": "Mark Stephenson"}, {"@pid": "12/9118", "text": "David W. Nellans"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "NVBit: A Dynamic Binary Instrumentation Framework for NVIDIA GPUs.", "venue": "MICRO", "pages": "372-383", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VillaSNK19", "doi": "10.1145/3352460.3358307", "ee": "https://doi.org/10.1145/3352460.3358307", "url": "https://dblp.org/rec/conf/micro/VillaSNK19"}, "url": "URL#1864867"}, {"@score": "1", "@id": "1864868", "info": {"authors": {"author": [{"@pid": "150/7488", "text": "Ofir Weisse"}, {"@pid": "223/0804", "text": "Ian Neal"}, {"@pid": "250/8972", "text": "Kevin Loughlin"}, {"@pid": "01/1282", "text": "Thomas F. Wenisch"}, {"@pid": "31/11029", "text": "Baris Kasikci"}]}, "title": "NDA: Preventing Speculative Execution Attacks at Their Source.", "venue": "MICRO", "pages": "572-586", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/WeisseNLWK19", "doi": "10.1145/3352460.3358306", "ee": "https://doi.org/10.1145/3352460.3358306", "url": "https://dblp.org/rec/conf/micro/WeisseNLWK19"}, "url": "URL#1864868"}, {"@score": "1", "@id": "1864869", "info": {"authors": {"author": [{"@pid": "72/4250", "text": "Hao Wu"}, {"@pid": "242/9022", "text": "Krishnendra Nathella"}, {"@pid": "123/7792", "text": "Joseph Pusdesris"}, {"@pid": "35/6413", "text": "Dam Sunwoo"}, {"@pid": "138/4187", "text": "Akanksha Jain"}, {"@pid": "65/1026", "text": "Calvin Lin"}]}, "title": "Temporal Prefetching Without the Off-Chip Metadata.", "venue": "MICRO", "pages": "996-1008", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/WuNPSJL19", "doi": "10.1145/3352460.3358300", "ee": "https://doi.org/10.1145/3352460.3358300", "url": "https://dblp.org/rec/conf/micro/WuNPSJL19"}, "url": "URL#1864869"}, {"@score": "1", "@id": "1864870", "info": {"authors": {"author": [{"@pid": "209/9036", "text": "Hongyan Xia"}, {"@pid": "136/3901", "text": "Jonathan Woodruff"}, {"@pid": "181/0549", "text": "Sam Ainsworth 0001"}, {"@pid": "18/10309", "text": "Nathaniel Wesley Filardo"}, {"@pid": "21/5870", "text": "Michael Roe"}, {"@pid": "200/4453", "text": "Alexander Richardson"}, {"@pid": "250/8860", "text": "Peter Rugg"}, {"@pid": "n/PeterGNeumann", "text": "Peter G. Neumann"}, {"@pid": "m/SimonWMoore", "text": "Simon W. Moore"}, {"@pid": "70/2118", "text": "Robert N. M. Watson"}, {"@pid": "62/1131", "text": "Timothy M. Jones 0001"}]}, "title": "CHERIvoke: Characterising Pointer Revocation using CHERI Capabilities for Temporal Memory Safety.", "venue": "MICRO", "pages": "545-557", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/XiaWAFRRRNMW019", "doi": "10.1145/3352460.3358288", "ee": "https://doi.org/10.1145/3352460.3358288", "url": "https://dblp.org/rec/conf/micro/XiaWAFRRRNMW019"}, "url": "URL#1864870"}, {"@score": "1", "@id": "1864871", "info": {"authors": {"author": [{"@pid": "250/8867", "text": "Tiancheng Xu"}, {"@pid": "174/3004", "text": "Boyuan Tian"}, {"@pid": "72/8314-1", "text": "Yuhao Zhu 0001"}]}, "title": "Tigris: Architecture and Algorithms for 3D Perception in Point Clouds.", "venue": "MICRO", "pages": "629-642", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/XuTZ19", "doi": "10.1145/3352460.3358259", "ee": "https://doi.org/10.1145/3352460.3358259", "url": "https://dblp.org/rec/conf/micro/XuTZ19"}, "url": "URL#1864871"}, {"@score": "1", "@id": "1864873", "info": {"authors": {"author": [{"@pid": "137/0590", "text": "Mengjia Yan 0001"}, {"@pid": "63/2791", "text": "Jiho Choi"}, {"@pid": "191/7793-2", "text": "Dimitrios Skarlatos 0002"}, {"@pid": "40/944", "text": "Adam Morrison 0001"}, {"@pid": "25/8166", "text": "Christopher W. Fletcher"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy (Corrigendum).", "venue": "MICRO", "pages": "1076", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YanCS0FT19", "doi": "10.1145/3352460.3361129", "ee": "https://doi.org/10.1145/3352460.3361129", "url": "https://dblp.org/rec/conf/micro/YanCS0FT19"}, "url": "URL#1864873"}, {"@score": "1", "@id": "1864874", "info": {"authors": {"author": [{"@pid": "151/5654", "text": "Mingyu Yan"}, {"@pid": "49/10052-1", "text": "Xing Hu 0001"}, {"@pid": "91/9920", "text": "Shuangchen Li"}, {"@pid": "228/3318", "text": "Abanti Basak"}, {"@pid": "07/1429", "text": "Han Li"}, {"@pid": "18/6265", "text": "Xin Ma"}, {"@pid": "185/5781", "text": "Itir Akgun"}, {"@pid": "175/9092", "text": "Yujing Feng"}, {"@pid": "33/5231", "text": "Peng Gu"}, {"@pid": "96/755-3", "text": "Lei Deng 0003"}, {"@pid": "22/3129", "text": "Xiaochun Ye"}, {"@pid": "19/3058-4", "text": "Zhimin Zhang 0004"}, {"@pid": "35/2456", "text": "Dongrui Fan"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Alleviating Irregularity in Graph Analytics Acceleration: a Hardware/Software Co-Design Approach.", "venue": "MICRO", "pages": "615-628", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YanHLBLMAFG0YZF19", "doi": "10.1145/3352460.3358318", "ee": "https://doi.org/10.1145/3352460.3358318", "url": "https://dblp.org/rec/conf/micro/YanHLBLMAFG0YZF19"}, "url": "URL#1864874"}, {"@score": "1", "@id": "1864875", "info": {"authors": {"author": [{"@pid": "218/6153", "text": "Jiyong Yu"}, {"@pid": "137/0590", "text": "Mengjia Yan 0001"}, {"@pid": "123/9997", "text": "Artem Khyzha"}, {"@pid": "40/944", "text": "Adam Morrison 0001"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}, {"@pid": "25/8166", "text": "Christopher W. Fletcher"}]}, "title": "Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data.", "venue": "MICRO", "pages": "954-968", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YuYK0TF19", "doi": "10.1145/3352460.3358274", "ee": "https://doi.org/10.1145/3352460.3358274", "url": "https://dblp.org/rec/conf/micro/YuYK0TF19"}, "url": "URL#1864875"}, {"@score": "1", "@id": "1864876", "info": {"authors": {"author": [{"@pid": "70/6271-2", "text": "Guowei Zhang 0002"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Leveraging Caches to Accelerate Hash Tables and Memoization.", "venue": "MICRO", "pages": "440-452", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Zhang019", "doi": "10.1145/3352460.3358272", "ee": "https://doi.org/10.1145/3352460.3358272", "url": "https://dblp.org/rec/conf/micro/Zhang019"}, "url": "URL#1864876"}, {"@score": "1", "@id": "1864877", "info": {"authors": {"author": [{"@pid": "99/5971-5", "text": "Haibo Zhang 0005"}, {"@pid": "172/2692-1", "text": "Shulin Zhao 0001"}, {"@pid": "169/7812", "text": "Ashutosh Pattnaik"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "72/3356", "text": "Anand Sivasubramaniam"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "Distilling the Essence of Raw Video to Reduce Memory Usage and Energy at Edge Devices.", "venue": "MICRO", "pages": "657-669", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangZPKSD19", "doi": "10.1145/3352460.3358298", "ee": "https://doi.org/10.1145/3352460.3358298", "url": "https://dblp.org/rec/conf/micro/ZhangZPKSD19"}, "url": "URL#1864877"}, {"@score": "1", "@id": "1864878", "info": {"authors": {"author": [{"@pid": "223/6823", "text": "Diyu Zhou"}, {"@pid": "02/4293", "text": "Yuval Tamir"}]}, "title": "PUSh: Data Race Detection Based on Hardware-Supported Prevention of Unintended Sharing.", "venue": "MICRO", "pages": "886-898", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhouT19", "doi": "10.1145/3352460.3358317", "ee": "https://doi.org/10.1145/3352460.3358317", "url": "https://dblp.org/rec/conf/micro/ZhouT19"}, "url": "URL#1864878"}, {"@score": "1", "@id": "1864879", "info": {"authors": {"author": [{"@pid": "90/10050", "text": "Maohua Zhu"}, {"@pid": "15/4777-32", "text": "Tao Zhang 0032"}, {"@pid": "51/7654", "text": "Zhenyu Gu"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Sparse Tensor Core: Algorithm and Hardware Co-Design for Vector-wise Sparse Neural Networks on Modern GPUs.", "venue": "MICRO", "pages": "359-371", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhuZG019", "doi": "10.1145/3352460.3358269", "ee": "https://doi.org/10.1145/3352460.3358269", "url": "https://dblp.org/rec/conf/micro/ZhuZG019"}, "url": "URL#1864879"}, {"@score": "1", "@id": "1864880", "info": {"authors": {"author": [{"@pid": "199/8775", "text": "Youwei Zhuo"}, {"@pid": "188/7759-51", "text": "Chao Wang 0051"}, {"@pid": "153/5382", "text": "Mingxing Zhang"}, {"@pid": "w/RuiWang14", "text": "Rui Wang 0014"}, {"@pid": "53/8189", "text": "Dimin Niu"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "42/5189", "text": "Xuehai Qian"}]}, "title": "GraphQ: Scalable PIM-Based Graph Processing.", "venue": "MICRO", "pages": "712-725", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Zhuo0Z0NWQ19", "doi": "10.1145/3352460.3358256", "ee": "https://doi.org/10.1145/3352460.3358256", "url": "https://dblp.org/rec/conf/micro/Zhuo0Z0NWQ19"}, "url": "URL#1864880"}, {"@score": "1", "@id": "1864881", "info": {"authors": {"author": [{"@pid": "157/4426", "text": "Pengfei Zuo"}, {"@pid": "52/3115-1", "text": "Yu Hua 0001"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "SuperMem: Enabling Application-transparent Secure Persistent Memory with Low Overheads.", "venue": "MICRO", "pages": "479-492", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Zuo0X19", "doi": "10.1145/3352460.3358290", "ee": "https://doi.org/10.1145/3352460.3358290", "url": "https://dblp.org/rec/conf/micro/Zuo0X19"}, "url": "URL#1864881"}, {"@score": "1", "@id": "1914548", "info": {"title": "Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2019, Columbus, OH, USA, October 12-16, 2019.", "venue": "MICRO", "publisher": "ACM", "year": "2019", "type": "Editorship", "key": "conf/micro/2019", "ee": "https://dl.acm.org/citation.cfm?id=3352460", "url": "https://dblp.org/rec/conf/micro/2019"}, "url": "URL#1914548"}]}}}