<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>GAT_compute_one_graph</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>74596</Best-caseLatency>
            <Average-caseLatency>76921</Average-caseLatency>
            <Worst-caseLatency>79241</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.298 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.308 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.317 ms</Worst-caseRealTimeLatency>
            <Interval-min>74597</Interval-min>
            <Interval-max>79242</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_444_1>
                <TripCount>4</TripCount>
                <Latency>35048</Latency>
                <AbsoluteTimeLatency>140192</AbsoluteTimeLatency>
                <IterationLatency>8762</IterationLatency>
            </VITIS_LOOP_444_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>663</BRAM_18K>
            <DSP>667</DSP>
            <FF>158154</FF>
            <LUT>114358</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>GAT_compute_one_graph</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_weights_first_layer_fu_1834</InstName>
                    <ModuleName>load_weights_first_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1834</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_404</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>404</ID>
                            <BindInstances>add_ln263_1_fu_381_p2 add_ln263_fu_408_p2 add_ln264_fu_460_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_443</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_269_3_VITIS_LOOP_270_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>443</ID>
                            <BindInstances>add_ln269_1_fu_381_p2 add_ln269_fu_408_p2 add_ln270_fu_460_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_275_5_VITIS_LOOP_276_6_fu_482</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_275_5_VITIS_LOOP_276_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>482</ID>
                            <BindInstances>add_ln278_fu_1393_p2 add_ln275_2_fu_1295_p2 add_ln275_fu_1357_p2 add_ln278_1_fu_1413_p2 add_ln275_1_fu_1438_p2 add_ln276_fu_1334_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_285_7_VITIS_LOOP_286_8_fu_618</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_285_7_VITIS_LOOP_286_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>618</ID>
                            <BindInstances>add_ln288_fu_1393_p2 add_ln285_2_fu_1295_p2 add_ln285_fu_1357_p2 add_ln288_1_fu_1413_p2 add_ln285_1_fu_1438_p2 add_ln286_fu_1334_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_weights_one_layer_fu_2164</InstName>
                    <ModuleName>load_weights_one_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2164</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weights_one_layer_Pipeline_VITIS_LOOP_313_5_VITIS_LOOP_314_6_fu_930</InstName>
                            <ModuleName>load_weights_one_layer_Pipeline_VITIS_LOOP_313_5_VITIS_LOOP_314_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>930</ID>
                            <BindInstances>add_ln313_fu_1203_p2 add_ln313_1_fu_1226_p2 add_ln315_fu_1258_p2 add_ln314_fu_1271_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_one_layer_Pipeline_VITIS_LOOP_319_7_VITIS_LOOP_320_8_fu_1066</InstName>
                            <ModuleName>load_weights_one_layer_Pipeline_VITIS_LOOP_319_7_VITIS_LOOP_320_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1066</ID>
                            <BindInstances>add_ln319_fu_1203_p2 add_ln319_1_fu_1226_p2 add_ln321_fu_1258_p2 add_ln320_fu_1271_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln301_fu_1214_p2 add_ln303_fu_1266_p2 add_ln301_1_fu_1297_p2 add_ln302_fu_1338_p2 add_ln307_fu_1303_p2 add_ln309_fu_1363_p2 add_ln307_1_fu_1394_p2 add_ln308_fu_1447_p2 add_ln313_fu_1411_p2 add_ln319_fu_1426_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_misc_weights_fu_2495</InstName>
                    <ModuleName>load_misc_weights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2495</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_misc_weights_Pipeline_VITIS_LOOP_335_2_fu_75</InstName>
                            <ModuleName>load_misc_weights_Pipeline_VITIS_LOOP_335_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>75</ID>
                            <BindInstances>add_ln335_fu_96_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_graph_fu_2507</InstName>
                    <ModuleName>load_graph</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2507</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2_fu_204</InstName>
                            <ModuleName>load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>204</ID>
                            <BindInstances>add_ln345_1_fu_306_p2 add_ln345_fu_333_p2 add_ln346_fu_390_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_graph_Pipeline_VITIS_LOOP_351_3_fu_229</InstName>
                            <ModuleName>load_graph_Pipeline_VITIS_LOOP_351_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>229</ID>
                            <BindInstances>add_ln351_fu_108_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_compute_connectivity_mask_fu_2535</InstName>
                    <ModuleName>compute_connectivity_mask</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2535</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_1_fu_220</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_92_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1_fu_226</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>226</ID>
                            <BindInstances>add_ln371_fu_124_p2 mac_muladd_14s_7ns_14ns_14_4_1_U673 mac_muladd_14s_7ns_14ns_14_4_1_U673 add_ln373_fu_195_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2_fu_234</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>234</ID>
                            <BindInstances>add_ln376_fu_92_p2 add_ln377_1_fu_98_p2 connectivity_mask_d1</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4_fu_240</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>240</ID>
                            <BindInstances>add_ln380_1_fu_680_p2 add_ln380_fu_692_p2 mac_muladd_5ns_7ns_5ns_12_4_1_U678 mac_muladd_5ns_7ns_5ns_12_4_1_U678 add_ln381_fu_724_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>connectivity_mask_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CONV_fu_2581</InstName>
                    <ModuleName>CONV</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2581</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_nodes_features_proj_fu_1030</InstName>
                            <ModuleName>compute_nodes_features_proj</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1030</ID>
                            <BindInstances>add_ln35_1_fu_3374_p2 add_ln35_fu_3420_p2 add_ln1171_fu_3443_p2 add_ln1245_fu_3567_p2 add_ln1245_109_fu_3590_p2 add_ln1245_110_fu_3636_p2 add_ln1245_111_fu_3659_p2 add_ln1245_112_fu_3705_p2 add_ln1245_113_fu_3728_p2 add_ln1245_114_fu_3774_p2 add_ln1245_115_fu_3797_p2 add_ln1245_116_fu_3843_p2 add_ln1245_117_fu_3866_p2 add_ln1245_118_fu_3912_p2 add_ln1245_119_fu_3935_p2 add_ln1245_120_fu_3981_p2 add_ln1245_121_fu_4004_p2 add_ln1245_122_fu_4050_p2 add_ln1245_123_fu_4073_p2 add_ln1245_124_fu_4119_p2 add_ln1245_125_fu_4142_p2 add_ln1245_126_fu_4188_p2 add_ln1245_127_fu_4211_p2 add_ln1245_128_fu_4257_p2 add_ln1245_129_fu_4280_p2 add_ln1245_130_fu_4326_p2 add_ln1245_131_fu_4349_p2 add_ln1245_132_fu_4395_p2 add_ln1245_133_fu_4418_p2 add_ln1245_134_fu_4464_p2 add_ln1245_135_fu_4487_p2 add_ln1245_136_fu_4533_p2 add_ln1245_137_fu_4556_p2 add_ln1245_138_fu_4602_p2 add_ln1245_139_fu_4625_p2 add_ln1245_140_fu_4671_p2 add_ln1245_141_fu_4694_p2 add_ln1245_142_fu_4740_p2 add_ln1245_143_fu_4763_p2 add_ln1245_144_fu_4809_p2 add_ln1245_145_fu_4832_p2 add_ln1245_146_fu_4878_p2 add_ln1245_147_fu_4901_p2 add_ln1245_148_fu_4947_p2 add_ln1245_149_fu_4970_p2 add_ln1245_150_fu_5016_p2 add_ln1245_151_fu_5039_p2 add_ln1245_152_fu_5085_p2 add_ln1245_153_fu_5108_p2 add_ln1245_154_fu_5154_p2 add_ln1245_155_fu_5177_p2 add_ln1245_156_fu_5223_p2 add_ln1245_157_fu_5246_p2 add_ln1245_158_fu_5292_p2 add_ln1245_159_fu_5315_p2 add_ln1245_160_fu_5361_p2 add_ln1245_161_fu_5384_p2 add_ln1245_162_fu_5430_p2 add_ln1245_163_fu_5453_p2 add_ln1245_164_fu_5496_p2 add_ln1245_165_fu_5519_p2 add_ln1245_166_fu_5550_p2 add_ln1245_167_fu_5573_p2 add_ln1245_168_fu_5595_p2 add_ln1245_169_fu_5618_p2 add_ln1245_170_fu_5640_p2 add_ln36_fu_3401_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_scores_source_fu_1420</InstName>
                            <ModuleName>compute_scores_source</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1420</ID>
                            <BindInstances>add_ln54_1_fu_1543_p2 add_ln54_fu_1555_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U995 add_ln54_2_fu_1587_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U995 add_ln1245_fu_1755_p2 add_ln1245_78_fu_1778_p2 add_ln1245_79_fu_1826_p2 add_ln1245_80_fu_1849_p2 add_ln1245_81_fu_1897_p2 add_ln1245_82_fu_1920_p2 add_ln1245_83_fu_1968_p2 add_ln1245_84_fu_1991_p2 add_ln1245_85_fu_2039_p2 add_ln1245_86_fu_2062_p2 add_ln1245_87_fu_2094_p2 add_ln1245_88_fu_2117_p2 add_ln1245_89_fu_2142_p2 add_ln1245_90_fu_2165_p2 add_ln1245_91_fu_2191_p2 add_ln55_fu_1620_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_scores_target_fu_1587</InstName>
                            <ModuleName>compute_scores_target</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1587</ID>
                            <BindInstances>add_ln71_1_fu_2077_p2 add_ln71_fu_2089_p2 add_ln71_2_fu_2137_p2 add_ln1245_fu_2305_p2 add_ln1245_64_fu_2328_p2 add_ln1245_65_fu_2376_p2 add_ln1245_66_fu_2399_p2 add_ln1245_67_fu_2447_p2 add_ln1245_68_fu_2470_p2 add_ln1245_69_fu_2518_p2 add_ln1245_70_fu_2541_p2 add_ln1245_71_fu_2586_p2 add_ln1245_72_fu_2609_p2 add_ln1245_73_fu_2641_p2 add_ln1245_74_fu_2664_p2 add_ln1245_75_fu_2686_p2 add_ln1245_76_fu_2709_p2 add_ln1245_77_fu_2753_p2 add_ln72_fu_2170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_all_scores_fu_1790</InstName>
                            <ModuleName>compute_all_scores</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1790</ID>
                            <BindInstances>add_ln88_1_fu_1089_p2 add_ln88_fu_1101_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1195 mac_muladd_3ns_7ns_5ns_9_4_1_U1195 add_ln712_fu_1263_p2 add_ln1548_fu_1269_p2 mul_mul_28s_16ns_45_4_1_U1196 add_ln1245_fu_1949_p2 add_ln712_37_fu_1283_p2 add_ln1548_1_fu_1289_p2 mul_mul_28s_16ns_45_4_1_U1197 add_ln1245_171_fu_1986_p2 add_ln712_38_fu_1303_p2 add_ln1548_2_fu_1309_p2 mul_mul_28s_16ns_45_4_1_U1198 add_ln1245_172_fu_2023_p2 add_ln712_39_fu_1323_p2 add_ln1548_3_fu_1329_p2 mul_mul_28s_16ns_45_4_1_U1199 add_ln1245_173_fu_2060_p2 add_ln712_40_fu_1343_p2 add_ln1548_4_fu_1349_p2 mul_mul_28s_16ns_45_4_1_U1200 add_ln1245_174_fu_2097_p2 add_ln712_41_fu_1363_p2 add_ln1548_5_fu_1369_p2 mul_mul_28s_16ns_45_4_1_U1201 add_ln1245_175_fu_2134_p2 add_ln712_42_fu_1383_p2 add_ln1548_6_fu_1389_p2 mul_mul_28s_16ns_45_4_1_U1202 add_ln1245_176_fu_2171_p2 add_ln712_43_fu_1403_p2 add_ln1548_7_fu_1409_p2 mul_mul_28s_16ns_45_4_1_U1203 add_ln1245_177_fu_2208_p2 add_ln712_44_fu_1423_p2 add_ln1548_8_fu_1429_p2 mul_mul_28s_16ns_45_4_1_U1204 add_ln1245_178_fu_2245_p2 add_ln712_45_fu_1443_p2 add_ln1548_9_fu_1449_p2 mul_mul_28s_16ns_45_4_1_U1205 add_ln1245_179_fu_2282_p2 add_ln712_46_fu_1463_p2 add_ln1548_10_fu_1469_p2 mul_mul_28s_16ns_45_4_1_U1206 add_ln1245_180_fu_2319_p2 add_ln712_47_fu_1483_p2 add_ln1548_11_fu_1489_p2 mul_mul_28s_16ns_45_4_1_U1207 add_ln1245_181_fu_2356_p2 add_ln712_48_fu_1503_p2 add_ln1548_12_fu_1509_p2 mul_mul_28s_16ns_45_4_1_U1208 add_ln1245_182_fu_2393_p2 add_ln712_49_fu_1523_p2 add_ln1548_13_fu_1529_p2 mul_mul_28s_16ns_45_4_1_U1209 add_ln1245_183_fu_2430_p2 add_ln712_50_fu_1543_p2 add_ln1548_14_fu_1549_p2 mul_mul_28s_16ns_45_4_1_U1210 add_ln1245_184_fu_2467_p2 add_ln712_51_fu_1563_p2 add_ln1548_15_fu_1569_p2 mul_mul_28s_16ns_45_4_1_U1211 add_ln1245_185_fu_2504_p2 add_ln712_52_fu_1583_p2 add_ln1548_16_fu_1589_p2 mul_mul_28s_16ns_45_4_1_U1212 add_ln1245_186_fu_2541_p2 add_ln712_53_fu_1603_p2 add_ln1548_17_fu_1609_p2 mul_mul_28s_16ns_45_4_1_U1213 add_ln1245_187_fu_2578_p2 add_ln712_54_fu_1623_p2 add_ln1548_18_fu_1629_p2 mul_mul_28s_16ns_45_4_1_U1214 add_ln1245_188_fu_2615_p2 add_ln89_fu_1133_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_attention_coefficients_sum_fu_1872</InstName>
                            <ModuleName>compute_attention_coefficients_sum</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1872</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1290</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1290</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1306</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1306</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1321</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1321</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1336</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1336</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1351</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1351</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1366</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1366</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1381</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1381</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1396</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1396</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1411</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1411</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1426</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1426</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1441</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1441</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1456</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1456</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1471</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1471</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1486</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1486</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1501</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1501</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1516</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1516</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1531</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1531</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1546</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1546</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1561</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1561</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln104_1_fu_1600_p2 add_ln104_fu_1612_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1267 mac_muladd_3ns_7ns_5ns_9_4_1_U1267 add_ln712_fu_1827_p2 add_ln712_20_fu_1833_p2 add_ln712_21_fu_1839_p2 add_ln712_22_fu_1845_p2 add_ln712_23_fu_1851_p2 add_ln712_24_fu_1857_p2 add_ln712_25_fu_1863_p2 add_ln712_26_fu_1869_p2 add_ln712_27_fu_1875_p2 add_ln712_28_fu_1881_p2 add_ln712_29_fu_1887_p2 add_ln712_30_fu_1893_p2 add_ln712_31_fu_1899_p2 add_ln712_32_fu_1905_p2 add_ln712_33_fu_1911_p2 add_ln712_34_fu_1917_p2 add_ln712_35_fu_1923_p2 add_ln712_36_fu_1929_p2 add_ln105_fu_1644_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_all_attention_coefficients_fu_1964</InstName>
                            <ModuleName>compute_all_attention_coefficients</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1964</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1176</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1176</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mac_muladd_3ns_7ns_5ns_9_4_1_U1310 mac_muladd_3ns_7ns_5ns_9_4_1_U1310 add_ln124_1_fu_1233_p2 add_ln124_fu_1242_p2 mul_3ns_8ns_9_1_1_U1307 mul_3ns_8ns_9_1_1_U1308 add_ln125_fu_1346_p2 add_ln1552_1_fu_1394_p2 add_ln130_fu_1402_p2 add_ln126_fu_1370_p2 add_ln125_1_fu_1265_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_out_nodes_features_fu_2056</InstName>
                            <ModuleName>compute_out_nodes_features</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2056</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3_fu_4690</InstName>
                                    <ModuleName>compute_out_nodes_features_Pipeline_VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4690</ID>
                                    <BindInstances>mac_muladd_3ns_7ns_5ns_9_4_1_U1391 mac_muladd_3ns_7ns_5ns_9_4_1_U1391 add_ln144_1_fu_11490_p2 add_ln144_fu_11502_p2 mul_3ns_8ns_9_1_1_U1371 mac_muladd_3ns_7ns_5ns_9_4_1_U1392 add_ln145_fu_14185_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1392 mul_28s_28s_46_3_1_U1372 mul_28s_28s_46_3_1_U1373 add_ln1245_fu_14319_p2 mul_28s_28s_46_3_1_U1374 add_ln1245_92_fu_14365_p2 mul_28s_28s_46_3_1_U1375 add_ln1245_93_fu_14388_p2 mul_28s_28s_46_3_1_U1376 add_ln1245_94_fu_14434_p2 mul_28s_28s_46_3_1_U1377 add_ln1245_95_fu_14457_p2 mul_28s_28s_46_3_1_U1378 add_ln1245_96_fu_14503_p2 mul_28s_28s_46_3_1_U1379 add_ln1245_97_fu_14526_p2 mul_28s_28s_46_3_1_U1380 add_ln1245_98_fu_14572_p2 mul_28s_28s_46_3_1_U1381 add_ln1245_99_fu_14595_p2 mul_28s_28s_46_3_1_U1382 add_ln1245_100_fu_14641_p2 mul_28s_28s_46_3_1_U1383 add_ln1245_101_fu_14664_p2 mul_28s_28s_46_3_1_U1384 add_ln1245_102_fu_14707_p2 mul_28s_28s_46_3_1_U1385 add_ln1245_103_fu_14730_p2 mul_28s_28s_46_3_1_U1386 add_ln1245_104_fu_14761_p2 mul_28s_28s_46_3_1_U1387 add_ln1245_105_fu_14784_p2 mul_28s_28s_46_3_1_U1388 add_ln1245_106_fu_14806_p2 mul_28s_28s_46_3_1_U1389 add_ln1245_107_fu_14829_p2 mul_28s_28s_46_3_1_U1390 add_ln1245_108_fu_14918_p2 add_ln146_fu_14152_p2 add_ln145_1_fu_14123_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_prepare_out_nodes_features_fu_2354</InstName>
                            <ModuleName>prepare_out_nodes_features</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2354</ID>
                            <BindInstances>add_ln167_1_fu_4336_p2 add_ln167_fu_4382_p2 add_ln1171_fu_4403_p2 add_ln1245_fu_4624_p2 add_ln1245_1_fu_4670_p2 add_ln1245_2_fu_4693_p2 add_ln1245_3_fu_4739_p2 add_ln1245_4_fu_4762_p2 add_ln1245_5_fu_4808_p2 add_ln1245_6_fu_4831_p2 add_ln1245_7_fu_4877_p2 add_ln1245_8_fu_4900_p2 add_ln1245_9_fu_4946_p2 add_ln1245_10_fu_4969_p2 add_ln1245_11_fu_5015_p2 add_ln1245_12_fu_5038_p2 add_ln1245_13_fu_5084_p2 add_ln1245_14_fu_5107_p2 add_ln1245_15_fu_5153_p2 add_ln1245_16_fu_5176_p2 add_ln1245_17_fu_5222_p2 add_ln1245_18_fu_5245_p2 add_ln1245_19_fu_5291_p2 add_ln1245_20_fu_5314_p2 add_ln1245_21_fu_5360_p2 add_ln1245_22_fu_5383_p2 add_ln1245_23_fu_5429_p2 add_ln1245_24_fu_5452_p2 add_ln1245_25_fu_5498_p2 add_ln1245_26_fu_5521_p2 add_ln1245_27_fu_5567_p2 add_ln1245_28_fu_5590_p2 add_ln1245_29_fu_5636_p2 add_ln1245_30_fu_5659_p2 add_ln1245_31_fu_5705_p2 add_ln1245_32_fu_5728_p2 add_ln1245_33_fu_5774_p2 add_ln1245_34_fu_5797_p2 add_ln1245_35_fu_5843_p2 add_ln1245_36_fu_5866_p2 add_ln1245_37_fu_5912_p2 add_ln1245_38_fu_5935_p2 add_ln1245_39_fu_5981_p2 add_ln1245_40_fu_6004_p2 add_ln1245_41_fu_6050_p2 add_ln1245_42_fu_6073_p2 add_ln1245_43_fu_6119_p2 add_ln1245_44_fu_6142_p2 add_ln1245_45_fu_6188_p2 add_ln1245_46_fu_6211_p2 add_ln1245_47_fu_6257_p2 add_ln1245_48_fu_6280_p2 add_ln1245_49_fu_6326_p2 add_ln1245_50_fu_6349_p2 add_ln1245_51_fu_6395_p2 add_ln1245_52_fu_6418_p2 add_ln1245_53_fu_6464_p2 add_ln1245_54_fu_6487_p2 add_ln1245_55_fu_6533_p2 add_ln1245_56_fu_6556_p2 add_ln1245_57_fu_6599_p2 add_ln1245_58_fu_6622_p2 add_ln1245_59_fu_6653_p2 add_ln1245_60_fu_6676_p2 add_ln1245_61_fu_6698_p2 add_ln1245_62_fu_6721_p2 add_ln1245_63_fu_6743_p2 add_ln168_fu_4363_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_activation_fu_2871</InstName>
                            <ModuleName>compute_activation</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2871</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_2890</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2890</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln199_1_fu_2929_p2 add_ln199_fu_2941_p2 sum_V_fu_3200_p2 add_ln200_fu_3041_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_not_concat_fu_3141</InstName>
                            <ModuleName>compute_not_concat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3141</ID>
                            <BindInstances>add_ln183_1_fu_1533_p2 add_ln183_fu_1545_p2 add_ln712_fu_2050_p2 add_ln712_20_fu_2046_p2 add_ln712_19_fu_2055_p2 sub_ln1201_fu_2076_p2 sub_ln1201_1_fu_2108_p2 add_ln184_fu_1613_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>out_nodes_features_skip_concat_bias_V_16_U out_nodes_features_skip_concat_bias_V_17_U out_nodes_features_skip_concat_bias_V_18_U out_nodes_features_skip_concat_bias_V_19_U out_nodes_features_skip_concat_bias_V_20_U out_nodes_features_skip_concat_bias_V_21_U out_nodes_features_skip_concat_bias_V_22_U out_nodes_features_skip_concat_bias_V_23_U out_nodes_features_skip_concat_bias_V_24_U out_nodes_features_skip_concat_bias_V_25_U out_nodes_features_skip_concat_bias_V_26_U out_nodes_features_skip_concat_bias_V_27_U out_nodes_features_skip_concat_bias_V_28_U out_nodes_features_skip_concat_bias_V_29_U out_nodes_features_skip_concat_bias_V_30_U out_nodes_features_skip_concat_bias_V_31_U out_nodes_features_skip_concat_bias_V_32_U out_nodes_features_skip_concat_bias_V_33_U out_nodes_features_skip_concat_bias_V_34_U out_nodes_features_skip_concat_bias_V_35_U out_nodes_features_skip_concat_bias_V_36_U out_nodes_features_skip_concat_bias_V_37_U out_nodes_features_skip_concat_bias_V_38_U out_nodes_features_skip_concat_bias_V_39_U out_nodes_features_skip_concat_bias_V_40_U out_nodes_features_skip_concat_bias_V_41_U out_nodes_features_skip_concat_bias_V_42_U out_nodes_features_skip_concat_bias_V_43_U out_nodes_features_skip_concat_bias_V_44_U out_nodes_features_skip_concat_bias_V_45_U out_nodes_features_skip_concat_bias_V_46_U out_nodes_features_skip_concat_bias_V_47_U out_nodes_features_skip_concat_bias_V_48_U out_nodes_features_skip_concat_bias_V_49_U out_nodes_features_skip_concat_bias_V_50_U out_nodes_features_skip_concat_bias_V_51_U out_nodes_features_skip_concat_bias_V_52_U out_nodes_features_skip_concat_bias_V_53_U out_nodes_features_skip_concat_bias_V_54_U out_nodes_features_skip_concat_bias_V_55_U out_nodes_features_skip_concat_bias_V_56_U out_nodes_features_skip_concat_bias_V_57_U out_nodes_features_skip_concat_bias_V_58_U out_nodes_features_skip_concat_bias_V_59_U out_nodes_features_skip_concat_bias_V_60_U out_nodes_features_skip_concat_bias_V_61_U out_nodes_features_skip_concat_bias_V_62_U out_nodes_features_skip_concat_bias_V_63_U nodes_features_proj_V_0_U nodes_features_proj_V_1_U nodes_features_proj_V_2_U nodes_features_proj_V_3_U nodes_features_proj_V_4_U nodes_features_proj_V_5_U nodes_features_proj_V_6_U nodes_features_proj_V_7_U nodes_features_proj_V_8_U nodes_features_proj_V_9_U nodes_features_proj_V_10_U nodes_features_proj_V_11_U nodes_features_proj_V_12_U nodes_features_proj_V_13_U nodes_features_proj_V_14_U nodes_features_proj_V_15_U nodes_features_proj_V_16_U nodes_features_proj_V_17_U nodes_features_proj_V_18_U nodes_features_proj_V_19_U nodes_features_proj_V_20_U nodes_features_proj_V_21_U nodes_features_proj_V_22_U nodes_features_proj_V_23_U nodes_features_proj_V_24_U nodes_features_proj_V_25_U nodes_features_proj_V_26_U nodes_features_proj_V_27_U nodes_features_proj_V_28_U nodes_features_proj_V_29_U nodes_features_proj_V_30_U nodes_features_proj_V_31_U nodes_features_proj_V_32_U nodes_features_proj_V_33_U nodes_features_proj_V_34_U nodes_features_proj_V_35_U nodes_features_proj_V_36_U nodes_features_proj_V_37_U nodes_features_proj_V_38_U nodes_features_proj_V_39_U nodes_features_proj_V_40_U nodes_features_proj_V_41_U nodes_features_proj_V_42_U nodes_features_proj_V_43_U nodes_features_proj_V_44_U nodes_features_proj_V_45_U nodes_features_proj_V_46_U nodes_features_proj_V_47_U nodes_features_proj_V_48_U nodes_features_proj_V_49_U nodes_features_proj_V_50_U nodes_features_proj_V_51_U nodes_features_proj_V_52_U nodes_features_proj_V_53_U nodes_features_proj_V_54_U nodes_features_proj_V_55_U nodes_features_proj_V_56_U nodes_features_proj_V_57_U nodes_features_proj_V_58_U nodes_features_proj_V_59_U nodes_features_proj_V_60_U nodes_features_proj_V_61_U nodes_features_proj_V_62_U nodes_features_proj_V_63_U scores_source_V_U scores_target_V_0_U scores_target_V_1_U scores_target_V_2_U scores_target_V_3_U scores_target_V_4_U scores_target_V_5_U scores_target_V_6_U scores_target_V_7_U scores_target_V_8_U scores_target_V_9_U scores_target_V_10_U scores_target_V_11_U scores_target_V_12_U scores_target_V_13_U scores_target_V_14_U scores_target_V_15_U scores_target_V_16_U scores_target_V_17_U scores_target_V_18_U all_scores_V_0_U all_scores_V_1_U all_scores_V_2_U all_scores_V_3_U all_scores_V_4_U all_scores_V_5_U all_scores_V_6_U all_scores_V_7_U all_scores_V_8_U all_scores_V_9_U all_scores_V_10_U all_scores_V_11_U all_scores_V_12_U all_scores_V_13_U all_scores_V_14_U all_scores_V_15_U all_scores_V_16_U all_scores_V_17_U all_scores_V_18_U attention_coefficients_sum_V_U all_attention_coefficients_V_0_U all_attention_coefficients_V_1_U all_attention_coefficients_V_2_U all_attention_coefficients_V_3_U all_attention_coefficients_V_4_U all_attention_coefficients_V_5_U all_attention_coefficients_V_6_U all_attention_coefficients_V_7_U all_attention_coefficients_V_8_U all_attention_coefficients_V_9_U all_attention_coefficients_V_10_U all_attention_coefficients_V_11_U all_attention_coefficients_V_12_U all_attention_coefficients_V_13_U all_attention_coefficients_V_14_U all_attention_coefficients_V_15_U all_attention_coefficients_V_16_U all_attention_coefficients_V_17_U all_attention_coefficients_V_18_U out_nodes_features_prep_V_0_U out_nodes_features_prep_V_1_U out_nodes_features_prep_V_2_U out_nodes_features_prep_V_3_U out_nodes_features_prep_V_4_U out_nodes_features_prep_V_5_U out_nodes_features_prep_V_6_U out_nodes_features_prep_V_7_U out_nodes_features_prep_V_8_U out_nodes_features_prep_V_9_U out_nodes_features_prep_V_10_U out_nodes_features_prep_V_11_U out_nodes_features_prep_V_12_U out_nodes_features_prep_V_13_U out_nodes_features_prep_V_14_U out_nodes_features_prep_V_15_U out_nodes_features_prep_V_16_U out_nodes_features_prep_V_17_U out_nodes_features_prep_V_18_U out_nodes_features_prep_V_19_U out_nodes_features_prep_V_20_U out_nodes_features_prep_V_21_U out_nodes_features_prep_V_22_U out_nodes_features_prep_V_23_U out_nodes_features_prep_V_24_U out_nodes_features_prep_V_25_U out_nodes_features_prep_V_26_U out_nodes_features_prep_V_27_U out_nodes_features_prep_V_28_U out_nodes_features_prep_V_29_U out_nodes_features_prep_V_30_U out_nodes_features_prep_V_31_U out_nodes_features_prep_V_32_U out_nodes_features_prep_V_33_U out_nodes_features_prep_V_34_U out_nodes_features_prep_V_35_U out_nodes_features_prep_V_36_U out_nodes_features_prep_V_37_U out_nodes_features_prep_V_38_U out_nodes_features_prep_V_39_U out_nodes_features_prep_V_40_U out_nodes_features_prep_V_41_U out_nodes_features_prep_V_42_U out_nodes_features_prep_V_43_U out_nodes_features_prep_V_44_U out_nodes_features_prep_V_45_U out_nodes_features_prep_V_46_U out_nodes_features_prep_V_47_U out_nodes_features_prep_V_48_U out_nodes_features_prep_V_49_U out_nodes_features_prep_V_50_U out_nodes_features_prep_V_51_U out_nodes_features_prep_V_52_U out_nodes_features_prep_V_53_U out_nodes_features_prep_V_54_U out_nodes_features_prep_V_55_U out_nodes_features_prep_V_56_U out_nodes_features_prep_V_57_U out_nodes_features_prep_V_58_U out_nodes_features_prep_V_59_U out_nodes_features_prep_V_60_U out_nodes_features_prep_V_61_U out_nodes_features_prep_V_62_U out_nodes_features_prep_V_63_U out_nodes_features_V_0_U out_nodes_features_V_1_U out_nodes_features_V_2_U out_nodes_features_V_3_U out_nodes_features_V_4_U out_nodes_features_V_5_U out_nodes_features_V_6_U out_nodes_features_V_7_U out_nodes_features_V_8_U out_nodes_features_V_9_U out_nodes_features_V_10_U out_nodes_features_V_11_U out_nodes_features_V_12_U out_nodes_features_V_13_U out_nodes_features_V_14_U out_nodes_features_V_15_U out_nodes_features_V_16_U out_nodes_features_V_17_U out_nodes_features_V_18_U out_nodes_features_V_19_U out_nodes_features_V_20_U out_nodes_features_V_21_U out_nodes_features_V_22_U out_nodes_features_V_23_U out_nodes_features_V_24_U out_nodes_features_V_25_U out_nodes_features_V_26_U out_nodes_features_V_27_U out_nodes_features_V_28_U out_nodes_features_V_29_U out_nodes_features_V_30_U out_nodes_features_V_31_U out_nodes_features_V_32_U out_nodes_features_V_33_U out_nodes_features_V_34_U out_nodes_features_V_35_U out_nodes_features_V_36_U out_nodes_features_V_37_U out_nodes_features_V_38_U out_nodes_features_V_39_U out_nodes_features_V_40_U out_nodes_features_V_41_U out_nodes_features_V_42_U out_nodes_features_V_43_U out_nodes_features_V_44_U out_nodes_features_V_45_U out_nodes_features_V_46_U out_nodes_features_V_47_U out_nodes_features_V_48_U out_nodes_features_V_49_U out_nodes_features_V_50_U out_nodes_features_V_51_U out_nodes_features_V_52_U out_nodes_features_V_53_U out_nodes_features_V_54_U out_nodes_features_V_55_U out_nodes_features_V_56_U out_nodes_features_V_57_U out_nodes_features_V_58_U out_nodes_features_V_59_U out_nodes_features_V_60_U out_nodes_features_V_61_U out_nodes_features_V_62_U out_nodes_features_V_63_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_global_mean_pooling_fu_3589</InstName>
                    <ModuleName>global_mean_pooling</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3589</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_global_mean_pooling_Pipeline_VITIS_LOOP_234_1_fu_1196</InstName>
                            <ModuleName>global_mean_pooling_Pipeline_VITIS_LOOP_234_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1196</ID>
                            <BindInstances>add_ln234_fu_2529_p2 add_ln712_fu_5070_p2 add_ln712_1_fu_4993_p2 add_ln712_2_fu_5074_p2 add_ln712_3_fu_4999_p2 add_ln712_4_fu_5005_p2 add_ln712_5_fu_5011_p2 add_ln712_6_fu_5017_p2 add_ln712_7_fu_5079_p2 add_ln712_8_fu_5023_p2 add_ln712_9_fu_5029_p2 add_ln712_10_fu_5035_p2 add_ln712_11_fu_5084_p2 add_ln712_12_fu_5041_p2 add_ln712_13_fu_5047_p2 add_ln712_14_fu_5053_p2 add_ln712_15_fu_5059_p2 add_ln712_16_fu_5088_p2 add_ln712_17_fu_5093_p2 mul_46s_48ns_93_5_1_U3657 sub_ln1201_fu_5134_p2 sub_ln1201_1_fu_5162_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_global_graph_prediction_fu_3627</InstName>
                    <ModuleName>global_graph_prediction</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3627</ID>
                    <BindInstances>add_ln249_fu_186_p2 mul_28s_28s_46_3_1_U3982 ret_V_fu_223_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer_3_fu_3655_p2 scoring_fn_target_V_0_U scoring_fn_target_V_1_U scoring_fn_target_V_2_U scoring_fn_target_V_3_U scoring_fn_target_V_4_U scoring_fn_target_V_5_U scoring_fn_target_V_6_U scoring_fn_target_V_7_U scoring_fn_target_V_8_U scoring_fn_target_V_9_U scoring_fn_target_V_10_U scoring_fn_target_V_11_U scoring_fn_target_V_12_U scoring_fn_target_V_13_U scoring_fn_target_V_14_U scoring_fn_target_V_15_U scoring_fn_source_V_0_U scoring_fn_source_V_1_U scoring_fn_source_V_2_U scoring_fn_source_V_3_U scoring_fn_source_V_4_U scoring_fn_source_V_5_U scoring_fn_source_V_6_U scoring_fn_source_V_7_U scoring_fn_source_V_8_U scoring_fn_source_V_9_U scoring_fn_source_V_10_U scoring_fn_source_V_11_U scoring_fn_source_V_12_U scoring_fn_source_V_13_U scoring_fn_source_V_14_U scoring_fn_source_V_15_U linear_proj_weight_V_0_U linear_proj_weight_V_1_U linear_proj_weight_V_2_U linear_proj_weight_V_3_U linear_proj_weight_V_4_U linear_proj_weight_V_5_U linear_proj_weight_V_6_U linear_proj_weight_V_7_U linear_proj_weight_V_8_U linear_proj_weight_V_9_U linear_proj_weight_V_10_U linear_proj_weight_V_11_U linear_proj_weight_V_12_U linear_proj_weight_V_13_U linear_proj_weight_V_14_U linear_proj_weight_V_15_U linear_proj_weight_V_16_U linear_proj_weight_V_17_U linear_proj_weight_V_18_U linear_proj_weight_V_19_U linear_proj_weight_V_20_U linear_proj_weight_V_21_U linear_proj_weight_V_22_U linear_proj_weight_V_23_U linear_proj_weight_V_24_U linear_proj_weight_V_25_U linear_proj_weight_V_26_U linear_proj_weight_V_27_U linear_proj_weight_V_28_U linear_proj_weight_V_29_U linear_proj_weight_V_30_U linear_proj_weight_V_31_U linear_proj_weight_V_32_U linear_proj_weight_V_33_U linear_proj_weight_V_34_U linear_proj_weight_V_35_U linear_proj_weight_V_36_U linear_proj_weight_V_37_U linear_proj_weight_V_38_U linear_proj_weight_V_39_U linear_proj_weight_V_40_U linear_proj_weight_V_41_U linear_proj_weight_V_42_U linear_proj_weight_V_43_U linear_proj_weight_V_44_U linear_proj_weight_V_45_U linear_proj_weight_V_46_U linear_proj_weight_V_47_U linear_proj_weight_V_48_U linear_proj_weight_V_49_U linear_proj_weight_V_50_U linear_proj_weight_V_51_U linear_proj_weight_V_52_U linear_proj_weight_V_53_U linear_proj_weight_V_54_U linear_proj_weight_V_55_U linear_proj_weight_V_56_U linear_proj_weight_V_57_U linear_proj_weight_V_58_U linear_proj_weight_V_59_U linear_proj_weight_V_60_U linear_proj_weight_V_61_U linear_proj_weight_V_62_U linear_proj_weight_V_63_U skip_proj_weight_V_0_U skip_proj_weight_V_1_U skip_proj_weight_V_2_U skip_proj_weight_V_3_U skip_proj_weight_V_4_U skip_proj_weight_V_5_U skip_proj_weight_V_6_U skip_proj_weight_V_7_U skip_proj_weight_V_8_U skip_proj_weight_V_9_U skip_proj_weight_V_10_U skip_proj_weight_V_11_U skip_proj_weight_V_12_U skip_proj_weight_V_13_U skip_proj_weight_V_14_U skip_proj_weight_V_15_U skip_proj_weight_V_16_U skip_proj_weight_V_17_U skip_proj_weight_V_18_U skip_proj_weight_V_19_U skip_proj_weight_V_20_U skip_proj_weight_V_21_U skip_proj_weight_V_22_U skip_proj_weight_V_23_U skip_proj_weight_V_24_U skip_proj_weight_V_25_U skip_proj_weight_V_26_U skip_proj_weight_V_27_U skip_proj_weight_V_28_U skip_proj_weight_V_29_U skip_proj_weight_V_30_U skip_proj_weight_V_31_U skip_proj_weight_V_32_U skip_proj_weight_V_33_U skip_proj_weight_V_34_U skip_proj_weight_V_35_U skip_proj_weight_V_36_U skip_proj_weight_V_37_U skip_proj_weight_V_38_U skip_proj_weight_V_39_U skip_proj_weight_V_40_U skip_proj_weight_V_41_U skip_proj_weight_V_42_U skip_proj_weight_V_43_U skip_proj_weight_V_44_U skip_proj_weight_V_45_U skip_proj_weight_V_46_U skip_proj_weight_V_47_U skip_proj_weight_V_48_U skip_proj_weight_V_49_U skip_proj_weight_V_50_U skip_proj_weight_V_51_U skip_proj_weight_V_52_U skip_proj_weight_V_53_U skip_proj_weight_V_54_U skip_proj_weight_V_55_U skip_proj_weight_V_56_U skip_proj_weight_V_57_U skip_proj_weight_V_58_U skip_proj_weight_V_59_U skip_proj_weight_V_60_U skip_proj_weight_V_61_U skip_proj_weight_V_62_U skip_proj_weight_V_63_U pred_linear_weight_V_U out_nodes_features_skip_concat_bias_V_0_U out_nodes_features_skip_concat_bias_V_1_U out_nodes_features_skip_concat_bias_V_2_U out_nodes_features_skip_concat_bias_V_3_U out_nodes_features_skip_concat_bias_V_4_U out_nodes_features_skip_concat_bias_V_5_U out_nodes_features_skip_concat_bias_V_6_U out_nodes_features_skip_concat_bias_V_7_U out_nodes_features_skip_concat_bias_V_8_U edge_list_U connectivity_mask_final_0_U connectivity_mask_final_1_U connectivity_mask_final_2_U connectivity_mask_final_3_U connectivity_mask_final_4_U connectivity_mask_final_5_U connectivity_mask_final_6_U connectivity_mask_final_7_U connectivity_mask_final_8_U connectivity_mask_final_9_U connectivity_mask_final_10_U connectivity_mask_final_11_U connectivity_mask_final_12_U connectivity_mask_final_13_U connectivity_mask_final_14_U connectivity_mask_final_15_U connectivity_mask_final_16_U connectivity_mask_final_17_U connectivity_mask_final_18_U out_nodes_features_skip_concat_bias_V_9_U out_nodes_features_skip_concat_bias_V_10_U out_nodes_features_skip_concat_bias_V_11_U out_nodes_features_skip_concat_bias_V_12_U out_nodes_features_skip_concat_bias_V_13_U out_nodes_features_skip_concat_bias_V_14_U out_nodes_features_skip_concat_bias_V_15_U h_graph_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2</Name>
            <Loops>
                <VITIS_LOOP_263_1_VITIS_LOOP_264_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_263_1_VITIS_LOOP_264_2>
                        <Name>VITIS_LOOP_263_1_VITIS_LOOP_264_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_263_1_VITIS_LOOP_264_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_1_fu_381_p2" SOURCE="GAT_compute.cc:263" URAM="0" VARIABLE="add_ln263_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_408_p2" SOURCE="GAT_compute.cc:263" URAM="0" VARIABLE="add_ln263"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_460_p2" SOURCE="GAT_compute.cc:264" URAM="0" VARIABLE="add_ln264"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_269_3_VITIS_LOOP_270_4</Name>
            <Loops>
                <VITIS_LOOP_269_3_VITIS_LOOP_270_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_269_3_VITIS_LOOP_270_4>
                        <Name>VITIS_LOOP_269_3_VITIS_LOOP_270_4</Name>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_269_3_VITIS_LOOP_270_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_3_VITIS_LOOP_270_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_1_fu_381_p2" SOURCE="GAT_compute.cc:269" URAM="0" VARIABLE="add_ln269_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_3_VITIS_LOOP_270_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_408_p2" SOURCE="GAT_compute.cc:269" URAM="0" VARIABLE="add_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_3_VITIS_LOOP_270_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_460_p2" SOURCE="GAT_compute.cc:270" URAM="0" VARIABLE="add_ln270"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_275_5_VITIS_LOOP_276_6</Name>
            <Loops>
                <VITIS_LOOP_275_5_VITIS_LOOP_276_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4122</Best-caseLatency>
                    <Average-caseLatency>4122</Average-caseLatency>
                    <Worst-caseLatency>4122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.488 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.488 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.488 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_275_5_VITIS_LOOP_276_6>
                        <Name>VITIS_LOOP_275_5_VITIS_LOOP_276_6</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4120</Latency>
                        <AbsoluteTimeLatency>16.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_275_5_VITIS_LOOP_276_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1677</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>819</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_5_VITIS_LOOP_276_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_1393_p2" SOURCE="GAT_compute.cc:278" URAM="0" VARIABLE="add_ln278"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_5_VITIS_LOOP_276_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_2_fu_1295_p2" SOURCE="GAT_compute.cc:275" URAM="0" VARIABLE="add_ln275_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_5_VITIS_LOOP_276_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_1357_p2" SOURCE="GAT_compute.cc:275" URAM="0" VARIABLE="add_ln275"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_5_VITIS_LOOP_276_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_1_fu_1413_p2" SOURCE="GAT_compute.cc:278" URAM="0" VARIABLE="add_ln278_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_5_VITIS_LOOP_276_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_1_fu_1438_p2" SOURCE="GAT_compute.cc:275" URAM="0" VARIABLE="add_ln275_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_5_VITIS_LOOP_276_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_1334_p2" SOURCE="GAT_compute.cc:276" URAM="0" VARIABLE="add_ln276"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_285_7_VITIS_LOOP_286_8</Name>
            <Loops>
                <VITIS_LOOP_285_7_VITIS_LOOP_286_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4122</Best-caseLatency>
                    <Average-caseLatency>4122</Average-caseLatency>
                    <Worst-caseLatency>4122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.488 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.488 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.488 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_285_7_VITIS_LOOP_286_8>
                        <Name>VITIS_LOOP_285_7_VITIS_LOOP_286_8</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4120</Latency>
                        <AbsoluteTimeLatency>16.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_285_7_VITIS_LOOP_286_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1677</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>819</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_285_7_VITIS_LOOP_286_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_fu_1393_p2" SOURCE="GAT_compute.cc:288" URAM="0" VARIABLE="add_ln288"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_285_7_VITIS_LOOP_286_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_2_fu_1295_p2" SOURCE="GAT_compute.cc:285" URAM="0" VARIABLE="add_ln285_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_285_7_VITIS_LOOP_286_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_1357_p2" SOURCE="GAT_compute.cc:285" URAM="0" VARIABLE="add_ln285"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_285_7_VITIS_LOOP_286_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_1_fu_1413_p2" SOURCE="GAT_compute.cc:288" URAM="0" VARIABLE="add_ln288_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_285_7_VITIS_LOOP_286_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_1_fu_1438_p2" SOURCE="GAT_compute.cc:285" URAM="0" VARIABLE="add_ln285_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_285_7_VITIS_LOOP_286_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_1334_p2" SOURCE="GAT_compute.cc:286" URAM="0" VARIABLE="add_ln286"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8399</Best-caseLatency>
                    <Average-caseLatency>8399</Average-caseLatency>
                    <Worst-caseLatency>8399</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.596 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.596 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.596 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8399</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3602</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2390</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_weights_one_layer_Pipeline_VITIS_LOOP_313_5_VITIS_LOOP_314_6</Name>
            <Loops>
                <VITIS_LOOP_313_5_VITIS_LOOP_314_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_313_5_VITIS_LOOP_314_6>
                        <Name>VITIS_LOOP_313_5_VITIS_LOOP_314_6</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>16.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_313_5_VITIS_LOOP_314_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_313_5_VITIS_LOOP_314_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_1203_p2" SOURCE="GAT_compute.cc:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_313_5_VITIS_LOOP_314_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_1_fu_1226_p2" SOURCE="GAT_compute.cc:313" URAM="0" VARIABLE="add_ln313_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_313_5_VITIS_LOOP_314_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_1258_p2" SOURCE="GAT_compute.cc:315" URAM="0" VARIABLE="add_ln315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_313_5_VITIS_LOOP_314_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln314_fu_1271_p2" SOURCE="GAT_compute.cc:314" URAM="0" VARIABLE="add_ln314"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_one_layer_Pipeline_VITIS_LOOP_319_7_VITIS_LOOP_320_8</Name>
            <Loops>
                <VITIS_LOOP_319_7_VITIS_LOOP_320_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_319_7_VITIS_LOOP_320_8>
                        <Name>VITIS_LOOP_319_7_VITIS_LOOP_320_8</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>16.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_319_7_VITIS_LOOP_320_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_7_VITIS_LOOP_320_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_fu_1203_p2" SOURCE="GAT_compute.cc:319" URAM="0" VARIABLE="add_ln319"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_7_VITIS_LOOP_320_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_1_fu_1226_p2" SOURCE="GAT_compute.cc:319" URAM="0" VARIABLE="add_ln319_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_7_VITIS_LOOP_320_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_1258_p2" SOURCE="GAT_compute.cc:321" URAM="0" VARIABLE="add_ln321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_7_VITIS_LOOP_320_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_fu_1271_p2" SOURCE="GAT_compute.cc:320" URAM="0" VARIABLE="add_ln320"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_one_layer</Name>
            <Loops>
                <VITIS_LOOP_301_1>
                    <VITIS_LOOP_302_2/>
                </VITIS_LOOP_301_1>
                <VITIS_LOOP_307_3>
                    <VITIS_LOOP_308_4/>
                </VITIS_LOOP_307_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8760</Best-caseLatency>
                    <Average-caseLatency>8760</Average-caseLatency>
                    <Worst-caseLatency>8760</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8760</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_301_1>
                        <Name>VITIS_LOOP_301_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>1.056 us</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_302_2>
                            <Name>VITIS_LOOP_302_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_302_2>
                    </VITIS_LOOP_301_1>
                    <VITIS_LOOP_307_3>
                        <Name>VITIS_LOOP_307_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>1.056 us</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_308_4>
                            <Name>VITIS_LOOP_308_4</Name>
                            <TripCount>16</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_308_4>
                    </VITIS_LOOP_307_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>714</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1215</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_fu_1214_p2" SOURCE="GAT_compute.cc:301" URAM="0" VARIABLE="add_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln303_fu_1266_p2" SOURCE="GAT_compute.cc:303" URAM="0" VARIABLE="add_ln303"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_1_fu_1297_p2" SOURCE="GAT_compute.cc:301" URAM="0" VARIABLE="add_ln301_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_1338_p2" SOURCE="GAT_compute.cc:302" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln307_fu_1303_p2" SOURCE="GAT_compute.cc:307" URAM="0" VARIABLE="add_ln307"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_307_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_1363_p2" SOURCE="GAT_compute.cc:309" URAM="0" VARIABLE="add_ln309"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_307_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln307_1_fu_1394_p2" SOURCE="GAT_compute.cc:307" URAM="0" VARIABLE="add_ln307_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_307_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_1447_p2" SOURCE="GAT_compute.cc:308" URAM="0" VARIABLE="add_ln308"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_1411_p2" SOURCE="GAT_compute.cc:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_fu_1426_p2" SOURCE="GAT_compute.cc:319" URAM="0" VARIABLE="add_ln319"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_misc_weights_Pipeline_VITIS_LOOP_335_2</Name>
            <Loops>
                <VITIS_LOOP_335_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>76.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>76.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>76.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_335_2>
                        <Name>VITIS_LOOP_335_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>68.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_335_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_335_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln335_fu_96_p2" SOURCE="GAT_compute.cc:335" URAM="0" VARIABLE="add_ln335"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_misc_weights</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>122</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>299</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2</Name>
            <Loops>
                <VITIS_LOOP_345_1_VITIS_LOOP_346_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>174</Best-caseLatency>
                    <Average-caseLatency>174</Average-caseLatency>
                    <Worst-caseLatency>174</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.696 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.696 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.696 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>174</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_345_1_VITIS_LOOP_346_2>
                        <Name>VITIS_LOOP_345_1_VITIS_LOOP_346_2</Name>
                        <TripCount>171</TripCount>
                        <Latency>172</Latency>
                        <AbsoluteTimeLatency>0.688 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_345_1_VITIS_LOOP_346_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_345_1_VITIS_LOOP_346_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_1_fu_306_p2" SOURCE="GAT_compute.cc:345" URAM="0" VARIABLE="add_ln345_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_345_1_VITIS_LOOP_346_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_333_p2" SOURCE="GAT_compute.cc:345" URAM="0" VARIABLE="add_ln345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_345_1_VITIS_LOOP_346_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_390_p2" SOURCE="GAT_compute.cc:346" URAM="0" VARIABLE="add_ln346"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_graph_Pipeline_VITIS_LOOP_351_3</Name>
            <Loops>
                <VITIS_LOOP_351_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.332 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.332 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.332 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_351_3>
                        <Name>VITIS_LOOP_351_3</Name>
                        <TripCount>80</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>0.324 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_351_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_351_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln351_fu_108_p2" SOURCE="GAT_compute.cc:351" URAM="0" VARIABLE="add_ln351"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_graph</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>274</Best-caseLatency>
                    <Average-caseLatency>274</Average-caseLatency>
                    <Worst-caseLatency>274</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.096 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.096 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.096 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>274</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>236</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>526</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.209</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>363</Best-caseLatency>
                    <Average-caseLatency>363</Average-caseLatency>
                    <Worst-caseLatency>363</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.452 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.452 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.452 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>363</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>361</TripCount>
                        <Latency>361</Latency>
                        <AbsoluteTimeLatency>1.444 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>54</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_68_p2" SOURCE="" URAM="0" VARIABLE="empty_92"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1</Name>
            <Loops>
                <VITIS_LOOP_371_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.555</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125</Best-caseLatency>
                    <Average-caseLatency>125</Average-caseLatency>
                    <Worst-caseLatency>125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_371_1>
                        <Name>VITIS_LOOP_371_1</Name>
                        <TripCount>40</TripCount>
                        <Latency>123</Latency>
                        <AbsoluteTimeLatency>0.492 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_371_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>172</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>233</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_124_p2" SOURCE="GAT_compute.cc:371" URAM="0" VARIABLE="add_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_371_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14s_7ns_14ns_14_4_1_U673" SOURCE="GAT_compute.cc:373" URAM="0" VARIABLE="mul_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_371_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14s_7ns_14ns_14_4_1_U673" SOURCE="GAT_compute.cc:373" URAM="0" VARIABLE="add_ln373_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_195_p2" SOURCE="GAT_compute.cc:373" URAM="0" VARIABLE="add_ln373"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2</Name>
            <Loops>
                <VITIS_LOOP_376_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.555</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>88.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>88.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>88.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_376_2>
                        <Name>VITIS_LOOP_376_2</Name>
                        <TripCount>19</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_376_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_92_p2" SOURCE="GAT_compute.cc:376" URAM="0" VARIABLE="add_ln376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_1_fu_98_p2" SOURCE="GAT_compute.cc:377" URAM="0" VARIABLE="add_ln377_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_2" OPTYPE="add" PRAGMA="" RTLNAME="connectivity_mask_d1" SOURCE="GAT_compute.cc:377" URAM="0" VARIABLE="add_ln377"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4</Name>
            <Loops>
                <VITIS_LOOP_380_3_VITIS_LOOP_381_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>367</Best-caseLatency>
                    <Average-caseLatency>367</Average-caseLatency>
                    <Worst-caseLatency>367</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.468 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.468 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.468 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>367</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_380_3_VITIS_LOOP_381_4>
                        <Name>VITIS_LOOP_380_3_VITIS_LOOP_381_4</Name>
                        <TripCount>361</TripCount>
                        <Latency>365</Latency>
                        <AbsoluteTimeLatency>1.460 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_380_3_VITIS_LOOP_381_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>170</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>818</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_380_3_VITIS_LOOP_381_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln380_1_fu_680_p2" SOURCE="GAT_compute.cc:380" URAM="0" VARIABLE="add_ln380_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_380_3_VITIS_LOOP_381_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln380_fu_692_p2" SOURCE="GAT_compute.cc:380" URAM="0" VARIABLE="add_ln380"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_380_3_VITIS_LOOP_381_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_5ns_12_4_1_U678" SOURCE="GAT_compute.cc:382" URAM="0" VARIABLE="mul_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_380_3_VITIS_LOOP_381_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_5ns_12_4_1_U678" SOURCE="GAT_compute.cc:382" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_380_3_VITIS_LOOP_381_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln381_fu_724_p2" SOURCE="GAT_compute.cc:381" URAM="0" VARIABLE="add_ln381"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>884</Best-caseLatency>
                    <Average-caseLatency>884</Average-caseLatency>
                    <Worst-caseLatency>884</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.536 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.536 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.536 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>884</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>19</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>440</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1408</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="19" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_nodes_features_proj</Name>
            <Loops>
                <VITIS_LOOP_35_1_VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.710</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1254</Best-caseLatency>
                    <Average-caseLatency>1254</Average-caseLatency>
                    <Worst-caseLatency>1254</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.016 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.016 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.016 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1254</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_35_1_VITIS_LOOP_36_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1252</Latency>
                        <AbsoluteTimeLatency>5.008 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7699</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>3594</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_3374_p2" SOURCE="GAT_compute.cc:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_3420_p2" SOURCE="GAT_compute.cc:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_3443_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_3567_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_109_fu_3590_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_110_fu_3636_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_111_fu_3659_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_112_fu_3705_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_113_fu_3728_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_114_fu_3774_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_115_fu_3797_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_116_fu_3843_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_117_fu_3866_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_118_fu_3912_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_119_fu_3935_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_120_fu_3981_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_121_fu_4004_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_122_fu_4050_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_123_fu_4073_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_124_fu_4119_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_125_fu_4142_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_126_fu_4188_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_127_fu_4211_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_128_fu_4257_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_129_fu_4280_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_130_fu_4326_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_131_fu_4349_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_132_fu_4395_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_133_fu_4418_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_134_fu_4464_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_135_fu_4487_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_136_fu_4533_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_137_fu_4556_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_138_fu_4602_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_139_fu_4625_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_140_fu_4671_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_141_fu_4694_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_142_fu_4740_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_143_fu_4763_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_144_fu_4809_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_145_fu_4832_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_146_fu_4878_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_147_fu_4901_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_148_fu_4947_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_149_fu_4970_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_150_fu_5016_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_151_fu_5039_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_152_fu_5085_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_153_fu_5108_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_154_fu_5154_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_155_fu_5177_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_156_fu_5223_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_157_fu_5246_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_157"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_158_fu_5292_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_158"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_159_fu_5315_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_159"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_160_fu_5361_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_161_fu_5384_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_161"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_162_fu_5430_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_162"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_163_fu_5453_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_164_fu_5496_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_165_fu_5519_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_165"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_166_fu_5550_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_167_fu_5573_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_168_fu_5595_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_169_fu_5618_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_170_fu_5640_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_170"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_3401_p2" SOURCE="GAT_compute.cc:36" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_scores_source</Name>
            <Loops>
                <VITIS_LOOP_54_1_VITIS_LOOP_55_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.820</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.356 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.356 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.356 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1_VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_54_1_VITIS_LOOP_55_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.348 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_54_1_VITIS_LOOP_55_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4095</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1554</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1543_p2" SOURCE="GAT_compute.cc:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1555_p2" SOURCE="GAT_compute.cc:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U995" SOURCE="GAT_compute.cc:54" URAM="0" VARIABLE="mul_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1587_p2" SOURCE="GAT_compute.cc:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U995" SOURCE="GAT_compute.cc:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_1755_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_78_fu_1778_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_79_fu_1826_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_80_fu_1849_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_81_fu_1897_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_82_fu_1920_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_83_fu_1968_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_84_fu_1991_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_85_fu_2039_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_86_fu_2062_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_87_fu_2094_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_88_fu_2117_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_89_fu_2142_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_90_fu_2165_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_91_fu_2191_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1620_p2" SOURCE="GAT_compute.cc:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_scores_target</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_72_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.820</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.356 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.356 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.356 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_72_2>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_72_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.348 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_71_1_VITIS_LOOP_72_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4094</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1556</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_2077_p2" SOURCE="GAT_compute.cc:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_2089_p2" SOURCE="GAT_compute.cc:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_2137_p2" SOURCE="GAT_compute.cc:71" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_2305_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_64_fu_2328_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_65_fu_2376_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_66_fu_2399_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_67_fu_2447_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_68_fu_2470_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_69_fu_2518_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_70_fu_2541_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_71_fu_2586_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_72_fu_2609_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_73_fu_2641_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_74_fu_2664_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_75_fu_2686_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_76_fu_2709_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_77_fu_2753_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_2170_p2" SOURCE="GAT_compute.cc:72" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_all_scores</Name>
            <Loops>
                <VITIS_LOOP_88_1_VITIS_LOOP_89_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>86</Best-caseLatency>
                    <Average-caseLatency>86</Average-caseLatency>
                    <Worst-caseLatency>86</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.344 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.344 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.344 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>86</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_1_VITIS_LOOP_89_2>
                        <Name>VITIS_LOOP_88_1_VITIS_LOOP_89_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>84</Latency>
                        <AbsoluteTimeLatency>0.336 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_88_1_VITIS_LOOP_89_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>4231</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>5084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_1089_p2" SOURCE="GAT_compute.cc:88" URAM="0" VARIABLE="add_ln88_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_1101_p2" SOURCE="GAT_compute.cc:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1195" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1195" SOURCE="GAT_compute.cc:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_1263_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_1269_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1196" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_1949_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_37_fu_1283_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_1_fu_1289_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1197" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_175"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_171_fu_1986_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_38_fu_1303_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_2_fu_1309_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1198" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_172_fu_2023_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_39_fu_1323_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_3_fu_1329_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1199" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_177"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_173_fu_2060_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_173"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_40_fu_1343_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_4_fu_1349_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1200" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_174_fu_2097_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_174"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_41_fu_1363_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_5_fu_1369_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1201" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_179"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_175_fu_2134_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_175"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_42_fu_1383_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_6_fu_1389_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1202" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_180"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_176_fu_2171_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_43_fu_1403_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_7_fu_1409_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1203" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_177_fu_2208_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_177"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_44_fu_1423_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_8_fu_1429_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1204" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_182"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_178_fu_2245_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_45_fu_1443_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_9_fu_1449_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1205" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_179_fu_2282_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_179"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_46_fu_1463_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_10_fu_1469_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1206" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_180_fu_2319_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_180"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_47_fu_1483_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_11_fu_1489_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1207" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_181_fu_2356_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_48_fu_1503_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_12_fu_1509_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1208" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_186"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_182_fu_2393_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_182"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_49_fu_1523_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_13_fu_1529_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1209" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_183_fu_2430_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_50_fu_1543_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_14_fu_1549_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1210" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_184_fu_2467_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_51_fu_1563_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_15_fu_1569_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1211" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_185_fu_2504_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_52_fu_1583_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_16_fu_1589_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1212" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_190"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_186_fu_2541_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_186"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_53_fu_1603_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_17_fu_1609_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1213" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_187_fu_2578_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_54_fu_1623_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_18_fu_1629_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1214" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_188_fu_2615_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1133_p2" SOURCE="GAT_compute.cc:89" URAM="0" VARIABLE="add_ln89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_28_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.742</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>19</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>2153</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1099</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_attention_coefficients_sum</Name>
            <Loops>
                <VITIS_LOOP_104_1_VITIS_LOOP_105_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>112</Best-caseLatency>
                    <Average-caseLatency>112</Average-caseLatency>
                    <Worst-caseLatency>112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.448 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.448 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.448 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>112</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_104_1_VITIS_LOOP_105_2>
                        <Name>VITIS_LOOP_104_1_VITIS_LOOP_105_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>110</Latency>
                        <AbsoluteTimeLatency>0.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_104_1_VITIS_LOOP_105_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>14016</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>2631</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_1600_p2" SOURCE="GAT_compute.cc:104" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_1612_p2" SOURCE="GAT_compute.cc:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1267" SOURCE="GAT_compute.cc:104" URAM="0" VARIABLE="mul_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1267" SOURCE="GAT_compute.cc:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_1827_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_20_fu_1833_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_21_fu_1839_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_22_fu_1845_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_23_fu_1851_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_24_fu_1857_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_25_fu_1863_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_26_fu_1869_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_27_fu_1875_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_28_fu_1881_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_29_fu_1887_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_30_fu_1893_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_31_fu_1899_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_32_fu_1905_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_33_fu_1911_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_34_fu_1917_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_35_fu_1923_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_36_fu_1929_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_1644_p2" SOURCE="GAT_compute.cc:105" URAM="0" VARIABLE="add_ln105"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_all_attention_coefficients</Name>
            <Loops>
                <VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.742</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1519</Best-caseLatency>
                    <Average-caseLatency>1519</Average-caseLatency>
                    <Worst-caseLatency>1519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.076 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.076 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.076 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1519</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3>
                        <Name>VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3</Name>
                        <TripCount>1444</TripCount>
                        <Latency>1517</Latency>
                        <AbsoluteTimeLatency>6.068 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5478</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4512</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1310" SOURCE="GAT_compute.cc:124" URAM="0" VARIABLE="mul_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1310" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1552" URAM="0" VARIABLE="add_ln1552"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_1233_p2" SOURCE="GAT_compute.cc:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_1242_p2" SOURCE="GAT_compute.cc:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_9_1_1_U1307" SOURCE="GAT_compute.cc:124" URAM="0" VARIABLE="mul_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_9_1_1_U1308" SOURCE="GAT_compute.cc:124" URAM="0" VARIABLE="mul_ln124_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1346_p2" SOURCE="GAT_compute.cc:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1552_1_fu_1394_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1552" URAM="0" VARIABLE="add_ln1552_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_1402_p2" SOURCE="GAT_compute.cc:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_1370_p2" SOURCE="GAT_compute.cc:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_1265_p2" SOURCE="GAT_compute.cc:125" URAM="0" VARIABLE="add_ln125_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features_Pipeline_VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3</Name>
            <Loops>
                <VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.683</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1234</Best-caseLatency>
                    <Average-caseLatency>1234</Average-caseLatency>
                    <Worst-caseLatency>1234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.936 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.936 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.936 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                        <Name>VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1232</Latency>
                        <AbsoluteTimeLatency>4.928 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>59</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>6734</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>8025</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1391" SOURCE="GAT_compute.cc:144" URAM="0" VARIABLE="mul_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1391" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_11490_p2" SOURCE="GAT_compute.cc:144" URAM="0" VARIABLE="add_ln144_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_11502_p2" SOURCE="GAT_compute.cc:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_9_1_1_U1371" SOURCE="GAT_compute.cc:144" URAM="0" VARIABLE="mul_ln144_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1392" SOURCE="GAT_compute.cc:144" URAM="0" VARIABLE="mul_ln144_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_14185_p2" SOURCE="GAT_compute.cc:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1392" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1372" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1373" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_14319_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1374" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_92_fu_14365_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1375" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_93_fu_14388_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1376" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_94_fu_14434_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1377" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_95_fu_14457_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1378" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_96_fu_14503_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1379" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_97_fu_14526_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1380" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_98_fu_14572_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1381" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_99_fu_14595_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1382" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_100_fu_14641_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1383" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_101_fu_14664_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1384" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_102_fu_14707_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1385" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_103_fu_14730_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1386" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_104_fu_14761_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1387" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_105_fu_14784_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1388" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_106_fu_14806_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1389" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_107_fu_14829_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U1390" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_108_fu_14918_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_14152_p2" SOURCE="GAT_compute.cc:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_1_fu_14123_p2" SOURCE="GAT_compute.cc:145" URAM="0" VARIABLE="add_ln145_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.683</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1245</Best-caseLatency>
                    <Average-caseLatency>1245</Average-caseLatency>
                    <Worst-caseLatency>1245</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1245</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>59</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>40795</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>28</UTIL_FF>
                    <LUT>15322</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>prepare_out_nodes_features</Name>
            <Loops>
                <VITIS_LOOP_167_1_VITIS_LOOP_168_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.710</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1255</Best-caseLatency>
                    <Average-caseLatency>1255</Average-caseLatency>
                    <Worst-caseLatency>1255</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1255</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_167_1_VITIS_LOOP_168_2>
                        <Name>VITIS_LOOP_167_1_VITIS_LOOP_168_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1253</Latency>
                        <AbsoluteTimeLatency>5.012 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_167_1_VITIS_LOOP_168_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7775</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>3920</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_4336_p2" SOURCE="GAT_compute.cc:167" URAM="0" VARIABLE="add_ln167_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_4382_p2" SOURCE="GAT_compute.cc:167" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_4403_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_4624_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_1_fu_4670_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_2_fu_4693_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_3_fu_4739_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_4_fu_4762_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_5_fu_4808_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_6_fu_4831_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_7_fu_4877_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_8_fu_4900_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_9_fu_4946_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_10_fu_4969_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_11_fu_5015_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_12_fu_5038_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_13_fu_5084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_14_fu_5107_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_15_fu_5153_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_16_fu_5176_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_17_fu_5222_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_18_fu_5245_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_19_fu_5291_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_20_fu_5314_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_21_fu_5360_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_22_fu_5383_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_23_fu_5429_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_24_fu_5452_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_25_fu_5498_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_26_fu_5521_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_27_fu_5567_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_28_fu_5590_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_29_fu_5636_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_30_fu_5659_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_31_fu_5705_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_32_fu_5728_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_33_fu_5774_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_34_fu_5797_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_35_fu_5843_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_36_fu_5866_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_37_fu_5912_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_38_fu_5935_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_39_fu_5981_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_40_fu_6004_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_41_fu_6050_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_42_fu_6073_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_43_fu_6119_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_44_fu_6142_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_45_fu_6188_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_46_fu_6211_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_47_fu_6257_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_48_fu_6280_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_49_fu_6326_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_50_fu_6349_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_51_fu_6395_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_52_fu_6418_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_53_fu_6464_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_54_fu_6487_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_55_fu_6533_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_56_fu_6556_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_57_fu_6599_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_58_fu_6622_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_59_fu_6653_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_60_fu_6676_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_61_fu_6698_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_62_fu_6721_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_63_fu_6743_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_4363_p2" SOURCE="GAT_compute.cc:168" URAM="0" VARIABLE="add_ln168"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_activation</Name>
            <Loops>
                <VITIS_LOOP_199_1_VITIS_LOOP_200_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.913</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1238</Best-caseLatency>
                    <Average-caseLatency>1238</Average-caseLatency>
                    <Worst-caseLatency>1238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.952 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.952 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1238</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_199_1_VITIS_LOOP_200_2>
                        <Name>VITIS_LOOP_199_1_VITIS_LOOP_200_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1236</Latency>
                        <AbsoluteTimeLatency>4.944 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_199_1_VITIS_LOOP_200_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>363</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2526</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_1_VITIS_LOOP_200_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_1_fu_2929_p2" SOURCE="GAT_compute.cc:199" URAM="0" VARIABLE="add_ln199_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_1_VITIS_LOOP_200_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_2941_p2" SOURCE="GAT_compute.cc:199" URAM="0" VARIABLE="add_ln199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_1_VITIS_LOOP_200_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_fu_3200_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_1_VITIS_LOOP_200_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_3041_p2" SOURCE="GAT_compute.cc:200" URAM="0" VARIABLE="add_ln200"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_not_concat</Name>
            <Loops>
                <VITIS_LOOP_183_1_VITIS_LOOP_184_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.897</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>309</Best-caseLatency>
                    <Average-caseLatency>309</Average-caseLatency>
                    <Worst-caseLatency>309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.236 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.236 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.236 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>309</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_1_VITIS_LOOP_184_2>
                        <Name>VITIS_LOOP_183_1_VITIS_LOOP_184_2</Name>
                        <TripCount>304</TripCount>
                        <Latency>307</Latency>
                        <AbsoluteTimeLatency>1.228 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_183_1_VITIS_LOOP_184_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>479</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1345</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_184_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_1_fu_1533_p2" SOURCE="GAT_compute.cc:183" URAM="0" VARIABLE="add_ln183_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_184_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_1545_p2" SOURCE="GAT_compute.cc:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_184_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_2050_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_184_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_20_fu_2046_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_184_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_19_fu_2055_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_184_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_2076_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_184_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_2108_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_184_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_1613_p2" SOURCE="GAT_compute.cc:184" URAM="0" VARIABLE="add_ln184"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CONV</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5975</Best-caseLatency>
                    <Average-caseLatency>6440</Average-caseLatency>
                    <Worst-caseLatency>6904</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.616 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5975 ~ 6904</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>458</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>106</UTIL_BRAM>
                    <DSP>654</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>181</UTIL_DSP>
                    <FF>139562</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>98</UTIL_FF>
                    <LUT>84954</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>120</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_19_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_20_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_21_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_22_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_23_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_24_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_25_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_26_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_27_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_28_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_29_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_30_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_31_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_32_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_33_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_34_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_35_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_36_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_37_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_38_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_39_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_40_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_41_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_42_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_43_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_44_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_45_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_46_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_47_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_48_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_49_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_50_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_51_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_52_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_53_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_54_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_55_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_56_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_57_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_58_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_59_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_60_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_61_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_62_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_63_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_source_V_U" SOURCE="" URAM="0" VARIABLE="scores_source_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_0_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_1_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_2_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_3_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_4_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_5_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_6_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_7_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_8_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_9_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_10_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_11_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_12_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_13_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_14_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_15_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_16_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_17_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_18_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_0_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_1_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_2_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_3_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_4_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_5_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_6_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_7_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_8_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_9_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_10_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_11_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_12_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_13_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_14_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_15_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_16_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_17_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_18_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="attention_coefficients_sum_V_U" SOURCE="" URAM="0" VARIABLE="attention_coefficients_sum_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_0_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_1_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_2_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_3_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_4_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_5_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_6_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_7_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_8_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_9_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_10_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_11_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_12_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_13_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_14_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_15_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_16_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_17_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_18_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_mean_pooling_Pipeline_VITIS_LOOP_234_1</Name>
            <Loops>
                <VITIS_LOOP_234_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.881</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_234_1>
                        <Name>VITIS_LOOP_234_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>23</Latency>
                        <AbsoluteTimeLatency>92.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_234_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>849</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5889</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_2529_p2" SOURCE="GAT_compute.cc:234" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_5070_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_1_fu_4993_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_2_fu_5074_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_3_fu_4999_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_4_fu_5005_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_5_fu_5011_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_6_fu_5017_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_7_fu_5079_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_8_fu_5023_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_9_fu_5029_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_10_fu_5035_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_11_fu_5084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_12_fu_5041_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_13_fu_5047_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_14_fu_5053_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_15_fu_5059_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_16_fu_5088_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_17_fu_5093_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_234_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_46s_48ns_93_5_1_U3657" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="mul_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_5134_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_5162_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_mean_pooling</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.881</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.148 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.148 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.148 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>9375</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>7762</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>global_graph_prediction</Name>
            <Loops>
                <VITIS_LOOP_249_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_249_2>
                        <Name>VITIS_LOOP_249_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_249_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>364</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>237</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_186_p2" SOURCE="GAT_compute.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_249_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U3982" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_223_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GAT_compute_one_graph</Name>
            <Loops>
                <VITIS_LOOP_444_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>74596</Best-caseLatency>
                    <Average-caseLatency>76921</Average-caseLatency>
                    <Worst-caseLatency>79241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.298 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.308 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.317 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>74597 ~ 79242</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_444_1>
                        <Name>VITIS_LOOP_444_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>35048</Latency>
                        <AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
                        <IterationLatency>8762</IterationLatency>
                        <PipelineDepth>8762</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_444_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>663</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>153</UTIL_BRAM>
                    <DSP>667</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>185</UTIL_DSP>
                    <FF>158154</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>112</UTIL_FF>
                    <LUT>114358</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>162</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_444_1" OPTYPE="add" PRAGMA="" RTLNAME="layer_3_fu_3655_p2" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="layer_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_0_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_1_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_2_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_3_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_4_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_5_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_6_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_7_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_8_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_9_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_10_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_11_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_12_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_13_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_14_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_15_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_0_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_1_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_2_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_3_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_4_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_5_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_6_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_7_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_8_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_9_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_10_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_11_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_12_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_13_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_14_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_15_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_0_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_1_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_2_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_3_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_4_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_5_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_6_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_7_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_8_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_9_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_10_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_11_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_12_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_13_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_14_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_15_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_16_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_17_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_18_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_19_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_20_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_21_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_22_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_23_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_24_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_25_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_26_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_27_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_28_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_29_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_30_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_31_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_32_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_33_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_34_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_35_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_36_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_37_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_38_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_39_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_40_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_41_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_42_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_43_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_44_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_45_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_46_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_47_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_48_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_49_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_50_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_51_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_52_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_53_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_54_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_55_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_56_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_57_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_58_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_59_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_60_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_61_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_62_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_63_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_0_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_1_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_2_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_3_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_4_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_5_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_6_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_7_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_8_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_9_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_10_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_11_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_12_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_13_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_14_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_15_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_16_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_17_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_18_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_19_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_20_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_21_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_22_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_23_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_24_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_25_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_26_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_27_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_28_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_29_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_30_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_31_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_32_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_33_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_34_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_35_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_36_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_37_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_38_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_39_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_40_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_41_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_42_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_43_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_44_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_45_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_46_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_47_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_48_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_49_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_50_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_51_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_52_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_53_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_54_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_55_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_56_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_57_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_58_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_59_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_60_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_61_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_62_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_63_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pred_linear_weight_V_U" SOURCE="" URAM="0" VARIABLE="pred_linear_weight_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_0_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_1_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_2_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_3_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_4_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_5_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_6_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_7_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_8_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="edge_list_U" SOURCE="GAT_compute.cc:415" URAM="0" VARIABLE="edge_list"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_0_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_1_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_2_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_3_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_4_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_5_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_6_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_7_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_8_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_9_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_10_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_11_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_12_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_13_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_14_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_15_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_16_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_17_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_18_U" SOURCE="GAT_compute.cc:420" URAM="0" VARIABLE="connectivity_mask_final_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_9_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_10_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_11_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_12_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_13_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_14_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_15_U" SOURCE="GAT_compute.cc:428" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="h_graph_V_U" SOURCE="GAT_compute.cc:418" URAM="0" VARIABLE="h_graph_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="node_feature_in" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edge_list_in" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_attr" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="task_tb" index="3" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="task_tb_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="task_tb_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_pred_linear_weight_fixed" index="4" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_pred_linear_bias_fixed" index="5" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_bias_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_bias_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_scoring_fn_target_fixed" index="6" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_target_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_target_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_scoring_fn_source_fixed" index="7" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_source_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_source_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_linear_proj_weight_fixed" index="8" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_linear_proj_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_linear_proj_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_skip_proj_weight_fixed" index="9" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_skip_proj_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_skip_proj_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="node_feature_in_1" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 31 to 0 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="node_feature_in_2" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 63 to 32 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="edge_list_in_1" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 31 to 0 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x20" name="edge_list_in_2" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 63 to 32 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x28" name="graph_attr_1" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 31 to 0 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x2c" name="graph_attr_2" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 63 to 32 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x34" name="task_tb_1" access="W" description="Data signal of task_tb" range="32">
                    <fields>
                        <field offset="0" width="32" name="task_tb" access="W" description="Bit 31 to 0 of task_tb"/>
                    </fields>
                </register>
                <register offset="0x38" name="task_tb_2" access="W" description="Data signal of task_tb" range="32">
                    <fields>
                        <field offset="0" width="32" name="task_tb" access="W" description="Bit 63 to 32 of task_tb"/>
                    </fields>
                </register>
                <register offset="0x40" name="graph_pred_linear_weight_fixed_1" access="W" description="Data signal of graph_pred_linear_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_weight_fixed" access="W" description="Bit 31 to 0 of graph_pred_linear_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x44" name="graph_pred_linear_weight_fixed_2" access="W" description="Data signal of graph_pred_linear_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_weight_fixed" access="W" description="Bit 63 to 32 of graph_pred_linear_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x4c" name="graph_pred_linear_bias_fixed_1" access="W" description="Data signal of graph_pred_linear_bias_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_bias_fixed" access="W" description="Bit 31 to 0 of graph_pred_linear_bias_fixed"/>
                    </fields>
                </register>
                <register offset="0x50" name="graph_pred_linear_bias_fixed_2" access="W" description="Data signal of graph_pred_linear_bias_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_bias_fixed" access="W" description="Bit 63 to 32 of graph_pred_linear_bias_fixed"/>
                    </fields>
                </register>
                <register offset="0x58" name="gat_net_scoring_fn_target_fixed_1" access="W" description="Data signal of gat_net_scoring_fn_target_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_target_fixed" access="W" description="Bit 31 to 0 of gat_net_scoring_fn_target_fixed"/>
                    </fields>
                </register>
                <register offset="0x5c" name="gat_net_scoring_fn_target_fixed_2" access="W" description="Data signal of gat_net_scoring_fn_target_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_target_fixed" access="W" description="Bit 63 to 32 of gat_net_scoring_fn_target_fixed"/>
                    </fields>
                </register>
                <register offset="0x64" name="gat_net_scoring_fn_source_fixed_1" access="W" description="Data signal of gat_net_scoring_fn_source_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_source_fixed" access="W" description="Bit 31 to 0 of gat_net_scoring_fn_source_fixed"/>
                    </fields>
                </register>
                <register offset="0x68" name="gat_net_scoring_fn_source_fixed_2" access="W" description="Data signal of gat_net_scoring_fn_source_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_source_fixed" access="W" description="Bit 63 to 32 of gat_net_scoring_fn_source_fixed"/>
                    </fields>
                </register>
                <register offset="0x70" name="gat_net_linear_proj_weight_fixed_1" access="W" description="Data signal of gat_net_linear_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_linear_proj_weight_fixed" access="W" description="Bit 31 to 0 of gat_net_linear_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x74" name="gat_net_linear_proj_weight_fixed_2" access="W" description="Data signal of gat_net_linear_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_linear_proj_weight_fixed" access="W" description="Bit 63 to 32 of gat_net_linear_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x7c" name="gat_net_skip_proj_weight_fixed_1" access="W" description="Data signal of gat_net_skip_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_skip_proj_weight_fixed" access="W" description="Bit 31 to 0 of gat_net_skip_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x80" name="gat_net_skip_proj_weight_fixed_2" access="W" description="Data signal of gat_net_skip_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_skip_proj_weight_fixed" access="W" description="Bit 63 to 32 of gat_net_skip_proj_weight_fixed"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="task_tb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="gat_net_skip_proj_weight_fixed"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_feature_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="edge_list_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_attr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="task_tb"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="task_tb"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_skip_proj_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_skip_proj_weight_fixed"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_mem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="node_feature_in">inout, int*</column>
                    <column name="edge_list_in">inout, int*</column>
                    <column name="graph_attr">inout, int*</column>
                    <column name="task_tb">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="graph_pred_linear_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="graph_pred_linear_bias_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_scoring_fn_target_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_scoring_fn_source_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_linear_proj_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_skip_proj_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="node_feature_in">m_axi_mem, interface, , </column>
                    <column name="node_feature_in">s_axi_control node_feature_in_1, register, offset, offset=0x10 range=32</column>
                    <column name="node_feature_in">s_axi_control node_feature_in_2, register, offset, offset=0x14 range=32</column>
                    <column name="edge_list_in">m_axi_mem, interface, , </column>
                    <column name="edge_list_in">s_axi_control edge_list_in_1, register, offset, offset=0x1c range=32</column>
                    <column name="edge_list_in">s_axi_control edge_list_in_2, register, offset, offset=0x20 range=32</column>
                    <column name="graph_attr">m_axi_mem, interface, , </column>
                    <column name="graph_attr">s_axi_control graph_attr_1, register, offset, offset=0x28 range=32</column>
                    <column name="graph_attr">s_axi_control graph_attr_2, register, offset, offset=0x2c range=32</column>
                    <column name="task_tb">m_axi_mem, interface, , </column>
                    <column name="task_tb">s_axi_control task_tb_1, register, offset, offset=0x34 range=32</column>
                    <column name="task_tb">s_axi_control task_tb_2, register, offset, offset=0x38 range=32</column>
                    <column name="graph_pred_linear_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="graph_pred_linear_weight_fixed">s_axi_control graph_pred_linear_weight_fixed_1, register, offset, offset=0x40 range=32</column>
                    <column name="graph_pred_linear_weight_fixed">s_axi_control graph_pred_linear_weight_fixed_2, register, offset, offset=0x44 range=32</column>
                    <column name="graph_pred_linear_bias_fixed">m_axi_mem, interface, , </column>
                    <column name="graph_pred_linear_bias_fixed">s_axi_control graph_pred_linear_bias_fixed_1, register, offset, offset=0x4c range=32</column>
                    <column name="graph_pred_linear_bias_fixed">s_axi_control graph_pred_linear_bias_fixed_2, register, offset, offset=0x50 range=32</column>
                    <column name="gat_net_scoring_fn_target_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_scoring_fn_target_fixed">s_axi_control gat_net_scoring_fn_target_fixed_1, register, offset, offset=0x58 range=32</column>
                    <column name="gat_net_scoring_fn_target_fixed">s_axi_control gat_net_scoring_fn_target_fixed_2, register, offset, offset=0x5c range=32</column>
                    <column name="gat_net_scoring_fn_source_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_scoring_fn_source_fixed">s_axi_control gat_net_scoring_fn_source_fixed_1, register, offset, offset=0x64 range=32</column>
                    <column name="gat_net_scoring_fn_source_fixed">s_axi_control gat_net_scoring_fn_source_fixed_2, register, offset, offset=0x68 range=32</column>
                    <column name="gat_net_linear_proj_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_linear_proj_weight_fixed">s_axi_control gat_net_linear_proj_weight_fixed_1, register, offset, offset=0x70 range=32</column>
                    <column name="gat_net_linear_proj_weight_fixed">s_axi_control gat_net_linear_proj_weight_fixed_2, register, offset, offset=0x74 range=32</column>
                    <column name="gat_net_skip_proj_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_skip_proj_weight_fixed">s_axi_control gat_net_skip_proj_weight_fixed_1, register, offset, offset=0x7c range=32</column>
                    <column name="gat_net_skip_proj_weight_fixed">s_axi_control gat_net_skip_proj_weight_fixed_2, register, offset, offset=0x80 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_mem">VITIS_LOOP_263_1, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:263:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_269_3, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:269:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_301_1, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:301:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_307_3, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:307:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_313_5, Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:313:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_319_7, Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:319:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_335_2, Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:335:21</column>
                    <column name="m_axi_mem">VITIS_LOOP_345_1, Multiple burst reads of length 171 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:345:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_351_3, Multiple burst reads of length 80 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:351:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

