 
{
    "BENCHMARKS": {
        "litedram": {
            "status": "inactive",
            "top": "litedram_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/cores/litedram/litedram_top.v",
            "CLOCK_DATA": {
                "Clock1": "user_clk",
                "Clock2": "ddram_clk_p",
                "Clock3": "ddram_clk_n"
            }
        },
        "swervolf_basys3": {
            "status": "inactive",
            "top": "swervolf_basys3",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/rtl/SweRVOLF_basys3/swervolf_basys3.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}
