ARM GAS  C:\Temp\ccSPypVy.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f30x_rtc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c"
  20              		.section	.text.rtc_interrupt_enable,"ax",%progbits
  21              		.align	1
  22              		.global	rtc_interrupt_enable
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	rtc_interrupt_enable:
  28              	.LVL0:
  29              	.LFB116:
   1:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
   2:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \file    gd32f30x_rtc.c
   3:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief   RTC driver
   4:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
   5:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \version 2023-12-30, V2.2.0, firmware for GD32F30x
   6:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
   7:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
   8:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*
   9:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  10:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  11:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** are permitted provided that the following conditions are met:
  13:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  14:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        list of conditions and the following disclaimer.
  16:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        this list of conditions and the following disclaimer in the documentation 
  18:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        and/or other materials provided with the distribution.
  19:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        may be used to endorse or promote products derived from this software without 
  21:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        specific prior written permission.
  22:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  23:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Temp\ccSPypVy.s 			page 2


  30:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** OF SUCH DAMAGE.
  33:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  34:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  35:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  36:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** #include "gd32f30x_rtc.h"
  37:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  38:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  39:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      enable RTC interrupt
  40:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  interrupt: specify which interrupt to enbale
  41:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_SECOND: second interrupt
  42:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_ALARM: alarm interrupt
  43:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_OVERFLOW: overflow interrupt
  44:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  46:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  47:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_interrupt_enable(uint32_t interrupt)
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
  30              		.loc 1 48 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_INTEN |= interrupt;
  35              		.loc 1 49 5 view .LVU1
  36 0000 034A     		ldr	r2, .L2
  37 0002 D2F80038 		ldr	r3, [r2, #2048]
  38              		.loc 1 49 15 is_stmt 0 view .LVU2
  39 0006 0343     		orrs	r3, r3, r0
  40 0008 C2F80038 		str	r3, [r2, #2048]
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
  41              		.loc 1 50 1 view .LVU3
  42 000c 7047     		bx	lr
  43              	.L3:
  44 000e 00BF     		.align	2
  45              	.L2:
  46 0010 00200040 		.word	1073750016
  47              		.cfi_endproc
  48              	.LFE116:
  50              		.section	.text.rtc_interrupt_disable,"ax",%progbits
  51              		.align	1
  52              		.global	rtc_interrupt_disable
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  57              	rtc_interrupt_disable:
  58              	.LVL1:
  59              	.LFB117:
  51:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      disable RTC interrupt
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  interrupt: specify which interrupt to disbale
  55:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_SECOND: second interrupt
  56:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_ALARM: alarm interrupt
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_OVERFLOW: overflow interrupt
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
ARM GAS  C:\Temp\ccSPypVy.s 			page 3


  59:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  61:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_interrupt_disable(uint32_t interrupt)
  62:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
  60              		.loc 1 62 1 is_stmt 1 view -0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_INTEN &= ~interrupt;
  65              		.loc 1 63 5 view .LVU5
  66 0000 034A     		ldr	r2, .L5
  67 0002 D2F80038 		ldr	r3, [r2, #2048]
  68              		.loc 1 63 15 is_stmt 0 view .LVU6
  69 0006 23EA0003 		bic	r3, r3, r0
  70 000a C2F80038 		str	r3, [r2, #2048]
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
  71              		.loc 1 64 1 view .LVU7
  72 000e 7047     		bx	lr
  73              	.L6:
  74              		.align	2
  75              	.L5:
  76 0010 00200040 		.word	1073750016
  77              		.cfi_endproc
  78              	.LFE117:
  80              		.section	.text.rtc_configuration_mode_enter,"ax",%progbits
  81              		.align	1
  82              		.global	rtc_configuration_mode_enter
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  87              	rtc_configuration_mode_enter:
  88              	.LFB118:
  65:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  66:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  67:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      enter RTC configuration mode
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
  70:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  72:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_configuration_mode_enter(void)
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
  89              		.loc 1 73 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CTL |= RTC_CTL_CMF;
  94              		.loc 1 74 5 view .LVU9
  95 0000 034A     		ldr	r2, .L8
  96 0002 D2F80438 		ldr	r3, [r2, #2052]
  97              		.loc 1 74 13 is_stmt 0 view .LVU10
  98 0006 43F01003 		orr	r3, r3, #16
  99 000a C2F80438 		str	r3, [r2, #2052]
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 100              		.loc 1 75 1 view .LVU11
 101 000e 7047     		bx	lr
ARM GAS  C:\Temp\ccSPypVy.s 			page 4


 102              	.L9:
 103              		.align	2
 104              	.L8:
 105 0010 00200040 		.word	1073750016
 106              		.cfi_endproc
 107              	.LFE118:
 109              		.section	.text.rtc_configuration_mode_exit,"ax",%progbits
 110              		.align	1
 111              		.global	rtc_configuration_mode_exit
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 116              	rtc_configuration_mode_exit:
 117              	.LFB119:
  76:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  77:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      exit RTC configuration mode 
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
  80:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  82:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  83:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_configuration_mode_exit(void)
  84:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 118              		.loc 1 84 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CTL &= ~RTC_CTL_CMF;
 123              		.loc 1 85 5 view .LVU13
 124 0000 034A     		ldr	r2, .L11
 125 0002 D2F80438 		ldr	r3, [r2, #2052]
 126              		.loc 1 85 13 is_stmt 0 view .LVU14
 127 0006 23F01003 		bic	r3, r3, #16
 128 000a C2F80438 		str	r3, [r2, #2052]
  86:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 129              		.loc 1 86 1 view .LVU15
 130 000e 7047     		bx	lr
 131              	.L12:
 132              		.align	2
 133              	.L11:
 134 0010 00200040 		.word	1073750016
 135              		.cfi_endproc
 136              	.LFE119:
 138              		.section	.text.rtc_lwoff_wait,"ax",%progbits
 139              		.align	1
 140              		.global	rtc_lwoff_wait
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	rtc_lwoff_wait:
 146              	.LFB120:
  87:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      wait RTC last write operation finished flag set
  90:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
ARM GAS  C:\Temp\ccSPypVy.s 			page 5


  92:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  93:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  94:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_lwoff_wait(void)
  95:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 147              		.loc 1 95 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 152              	.L14:
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****      /* loop until LWOFF flag is set */
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     while (RESET == (RTC_CTL & RTC_CTL_LWOFF)){
  98:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 153              		.loc 1 98 5 discriminator 1 view .LVU17
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 154              		.loc 1 97 18 discriminator 1 view .LVU18
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 155              		.loc 1 97 22 is_stmt 0 discriminator 1 view .LVU19
 156 0000 034B     		ldr	r3, .L15
 157 0002 D3F80438 		ldr	r3, [r3, #2052]
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 158              		.loc 1 97 18 discriminator 1 view .LVU20
 159 0006 13F0200F 		tst	r3, #32
 160 000a F9D0     		beq	.L14
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 161              		.loc 1 99 1 view .LVU21
 162 000c 7047     		bx	lr
 163              	.L16:
 164 000e 00BF     		.align	2
 165              	.L15:
 166 0010 00200040 		.word	1073750016
 167              		.cfi_endproc
 168              	.LFE120:
 170              		.section	.text.rtc_register_sync_wait,"ax",%progbits
 171              		.align	1
 172              		.global	rtc_register_sync_wait
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	rtc_register_sync_wait:
 178              	.LFB121:
 100:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 101:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 102:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      wait RTC registers synchronized flag set
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 105:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 106:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_register_sync_wait(void)
 108:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 179              		.loc 1 108 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****      /* clear RSYNF flag */
 110:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CTL &= ~RTC_CTL_RSYNF;
ARM GAS  C:\Temp\ccSPypVy.s 			page 6


 184              		.loc 1 110 5 view .LVU23
 185 0000 064A     		ldr	r2, .L19
 186 0002 D2F80438 		ldr	r3, [r2, #2052]
 187              		.loc 1 110 13 is_stmt 0 view .LVU24
 188 0006 23F00803 		bic	r3, r3, #8
 189 000a C2F80438 		str	r3, [r2, #2052]
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* loop until RSYNF flag is set */
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     while (RESET == (RTC_CTL & RTC_CTL_RSYNF)){
 190              		.loc 1 112 5 is_stmt 1 view .LVU25
 191              	.L18:
 113:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 192              		.loc 1 113 5 discriminator 1 view .LVU26
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 193              		.loc 1 112 18 discriminator 1 view .LVU27
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 194              		.loc 1 112 22 is_stmt 0 discriminator 1 view .LVU28
 195 000e 034B     		ldr	r3, .L19
 196 0010 D3F80438 		ldr	r3, [r3, #2052]
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 197              		.loc 1 112 18 discriminator 1 view .LVU29
 198 0014 13F0080F 		tst	r3, #8
 199 0018 F9D0     		beq	.L18
 114:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 200              		.loc 1 114 1 view .LVU30
 201 001a 7047     		bx	lr
 202              	.L20:
 203              		.align	2
 204              	.L19:
 205 001c 00200040 		.word	1073750016
 206              		.cfi_endproc
 207              	.LFE121:
 209              		.section	.text.rtc_counter_get,"ax",%progbits
 210              		.align	1
 211              		.global	rtc_counter_get
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	rtc_counter_get:
 217              	.LFB122:
 115:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 117:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      get RTC counter value
 118:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
 119:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 120:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     RTC counter value
 121:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 122:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** uint32_t rtc_counter_get(void)
 123:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 218              		.loc 1 123 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
 124:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     uint32_t temp = 0x0U;
 223              		.loc 1 124 5 view .LVU32
 224              	.LVL2:
 125:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     temp = RTC_CNTL;
ARM GAS  C:\Temp\ccSPypVy.s 			page 7


 225              		.loc 1 125 5 view .LVU33
 226              		.loc 1 125 10 is_stmt 0 view .LVU34
 227 0000 034B     		ldr	r3, .L22
 228 0002 D3F81C28 		ldr	r2, [r3, #2076]
 229              	.LVL3:
 126:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     temp |= (RTC_CNTH << 16);
 230              		.loc 1 126 5 is_stmt 1 view .LVU35
 231              		.loc 1 126 14 is_stmt 0 view .LVU36
 232 0006 D3F81808 		ldr	r0, [r3, #2072]
 233              	.LVL4:
 127:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     return temp;
 234              		.loc 1 127 5 is_stmt 1 view .LVU37
 128:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 235              		.loc 1 128 1 is_stmt 0 view .LVU38
 236 000a 42EA0040 		orr	r0, r2, r0, lsl #16
 237              	.LVL5:
 238              		.loc 1 128 1 view .LVU39
 239 000e 7047     		bx	lr
 240              	.L23:
 241              		.align	2
 242              	.L22:
 243 0010 00200040 		.word	1073750016
 244              		.cfi_endproc
 245              	.LFE122:
 247              		.section	.text.rtc_counter_set,"ax",%progbits
 248              		.align	1
 249              		.global	rtc_counter_set
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	rtc_counter_set:
 255              	.LVL6:
 256              	.LFB123:
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 130:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 131:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      set RTC counter value
 132:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  cnt: RTC counter value
 133:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 134:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 135:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 136:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_counter_set(uint32_t cnt)
 137:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 257              		.loc 1 137 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		.loc 1 137 1 is_stmt 0 view .LVU41
 262 0000 10B5     		push	{r4, lr}
 263              	.LCFI0:
 264              		.cfi_def_cfa_offset 8
 265              		.cfi_offset 4, -8
 266              		.cfi_offset 14, -4
 267 0002 0446     		mov	r4, r0
 138:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_enter();
 268              		.loc 1 138 5 is_stmt 1 view .LVU42
 269 0004 FFF7FEFF 		bl	rtc_configuration_mode_enter
 270              	.LVL7:
ARM GAS  C:\Temp\ccSPypVy.s 			page 8


 139:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the RTC counter high bits */
 140:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CNTH = cnt >> 16;
 271              		.loc 1 140 5 view .LVU43
 272              		.loc 1 140 20 is_stmt 0 view .LVU44
 273 0008 220C     		lsrs	r2, r4, #16
 274              		.loc 1 140 14 view .LVU45
 275 000a 044B     		ldr	r3, .L26
 276 000c C3F81828 		str	r2, [r3, #2072]
 141:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the RTC counter low bits */
 142:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CNTL = (cnt & RTC_LOW_VALUE);
 277              		.loc 1 142 5 is_stmt 1 view .LVU46
 278              		.loc 1 142 21 is_stmt 0 view .LVU47
 279 0010 A4B2     		uxth	r4, r4
 280              	.LVL8:
 281              		.loc 1 142 14 view .LVU48
 282 0012 C3F81C48 		str	r4, [r3, #2076]
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_exit();
 283              		.loc 1 143 5 is_stmt 1 view .LVU49
 284 0016 FFF7FEFF 		bl	rtc_configuration_mode_exit
 285              	.LVL9:
 144:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 286              		.loc 1 144 1 is_stmt 0 view .LVU50
 287 001a 10BD     		pop	{r4, pc}
 288              	.L27:
 289              		.align	2
 290              	.L26:
 291 001c 00200040 		.word	1073750016
 292              		.cfi_endproc
 293              	.LFE123:
 295              		.section	.text.rtc_prescaler_set,"ax",%progbits
 296              		.align	1
 297              		.global	rtc_prescaler_set
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	rtc_prescaler_set:
 303              	.LVL10:
 304              	.LFB124:
 145:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 146:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 147:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      set RTC prescaler value
 148:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  psc: RTC prescaler value
 149:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 150:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 151:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 152:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_prescaler_set(uint32_t psc)
 153:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 305              		.loc 1 153 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		.loc 1 153 1 is_stmt 0 view .LVU52
 310 0000 10B5     		push	{r4, lr}
 311              	.LCFI1:
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 4, -8
 314              		.cfi_offset 14, -4
ARM GAS  C:\Temp\ccSPypVy.s 			page 9


 315 0002 0446     		mov	r4, r0
 154:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_enter();
 316              		.loc 1 154 5 is_stmt 1 view .LVU53
 317 0004 FFF7FEFF 		bl	rtc_configuration_mode_enter
 318              	.LVL11:
 155:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the RTC prescaler high bits */
 156:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_PSCH = (psc & RTC_HIGH_VALUE) >> 16;
 319              		.loc 1 156 5 view .LVU54
 320              		.loc 1 156 39 is_stmt 0 view .LVU55
 321 0008 C4F30342 		ubfx	r2, r4, #16, #4
 322              		.loc 1 156 14 view .LVU56
 323 000c 044B     		ldr	r3, .L30
 324 000e C3F80828 		str	r2, [r3, #2056]
 157:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the RTC prescaler low bits */
 158:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_PSCL = (psc & RTC_LOW_VALUE);
 325              		.loc 1 158 5 is_stmt 1 view .LVU57
 326              		.loc 1 158 21 is_stmt 0 view .LVU58
 327 0012 A4B2     		uxth	r4, r4
 328              	.LVL12:
 329              		.loc 1 158 14 view .LVU59
 330 0014 C3F80C48 		str	r4, [r3, #2060]
 159:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_exit();
 331              		.loc 1 159 5 is_stmt 1 view .LVU60
 332 0018 FFF7FEFF 		bl	rtc_configuration_mode_exit
 333              	.LVL13:
 160:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 334              		.loc 1 160 1 is_stmt 0 view .LVU61
 335 001c 10BD     		pop	{r4, pc}
 336              	.L31:
 337 001e 00BF     		.align	2
 338              	.L30:
 339 0020 00200040 		.word	1073750016
 340              		.cfi_endproc
 341              	.LFE124:
 343              		.section	.text.rtc_alarm_config,"ax",%progbits
 344              		.align	1
 345              		.global	rtc_alarm_config
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	rtc_alarm_config:
 351              	.LVL14:
 352              	.LFB125:
 161:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 162:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 163:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      set RTC alarm value
 164:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  alarm: RTC alarm value
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 166:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 167:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_alarm_config(uint32_t alarm)
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 353              		.loc 1 169 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		.loc 1 169 1 is_stmt 0 view .LVU63
ARM GAS  C:\Temp\ccSPypVy.s 			page 10


 358 0000 10B5     		push	{r4, lr}
 359              	.LCFI2:
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 4, -8
 362              		.cfi_offset 14, -4
 363 0002 0446     		mov	r4, r0
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_enter();
 364              		.loc 1 170 5 is_stmt 1 view .LVU64
 365 0004 FFF7FEFF 		bl	rtc_configuration_mode_enter
 366              	.LVL15:
 171:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the alarm high bits */
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_ALRMH = alarm >> 16;
 367              		.loc 1 172 5 view .LVU65
 368              		.loc 1 172 23 is_stmt 0 view .LVU66
 369 0008 220C     		lsrs	r2, r4, #16
 370              		.loc 1 172 15 view .LVU67
 371 000a 044B     		ldr	r3, .L34
 372 000c C3F82028 		str	r2, [r3, #2080]
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the alarm low bits */
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_ALRML = (alarm & RTC_LOW_VALUE);
 373              		.loc 1 174 5 is_stmt 1 view .LVU68
 374              		.loc 1 174 24 is_stmt 0 view .LVU69
 375 0010 A4B2     		uxth	r4, r4
 376              	.LVL16:
 377              		.loc 1 174 15 view .LVU70
 378 0012 C3F82448 		str	r4, [r3, #2084]
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_exit();
 379              		.loc 1 175 5 is_stmt 1 view .LVU71
 380 0016 FFF7FEFF 		bl	rtc_configuration_mode_exit
 381              	.LVL17:
 176:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 382              		.loc 1 176 1 is_stmt 0 view .LVU72
 383 001a 10BD     		pop	{r4, pc}
 384              	.L35:
 385              		.align	2
 386              	.L34:
 387 001c 00200040 		.word	1073750016
 388              		.cfi_endproc
 389              	.LFE125:
 391              		.section	.text.rtc_divider_get,"ax",%progbits
 392              		.align	1
 393              		.global	rtc_divider_get
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 398              	rtc_divider_get:
 399              	.LFB126:
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 178:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      get RTC divider value
 180:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 182:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     RTC divider value
 183:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** uint32_t rtc_divider_get(void)
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 400              		.loc 1 185 1 is_stmt 1 view -0
ARM GAS  C:\Temp\ccSPypVy.s 			page 11


 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404              		@ link register save eliminated.
 186:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     uint32_t temp = 0x00U;
 405              		.loc 1 186 5 view .LVU74
 406              	.LVL18:
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     temp = (RTC_DIVH & RTC_DIVH_DIV) << 16;
 407              		.loc 1 187 5 view .LVU75
 408              		.loc 1 187 13 is_stmt 0 view .LVU76
 409 0000 044A     		ldr	r2, .L37
 410 0002 D2F81038 		ldr	r3, [r2, #2064]
 411              		.loc 1 187 38 view .LVU77
 412 0006 1B04     		lsls	r3, r3, #16
 413              		.loc 1 187 10 view .LVU78
 414 0008 03F47023 		and	r3, r3, #983040
 415              	.LVL19:
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     temp |= RTC_DIVL;
 416              		.loc 1 188 5 is_stmt 1 view .LVU79
 417              		.loc 1 188 13 is_stmt 0 view .LVU80
 418 000c D2F81408 		ldr	r0, [r2, #2068]
 419              	.LVL20:
 189:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     return temp;
 420              		.loc 1 189 5 is_stmt 1 view .LVU81
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 421              		.loc 1 190 1 is_stmt 0 view .LVU82
 422 0010 1843     		orrs	r0, r0, r3
 423              	.LVL21:
 424              		.loc 1 190 1 view .LVU83
 425 0012 7047     		bx	lr
 426              	.L38:
 427              		.align	2
 428              	.L37:
 429 0014 00200040 		.word	1073750016
 430              		.cfi_endproc
 431              	.LFE126:
 433              		.section	.text.rtc_flag_get,"ax",%progbits
 434              		.align	1
 435              		.global	rtc_flag_get
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 440              	rtc_flag_get:
 441              	.LVL22:
 442              	.LFB127:
 191:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      get RTC flag status 
 194:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  flag: specify which flag status to get
 195:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_SECOND: second interrupt flag
 196:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_ALARM: alarm interrupt flag
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_OVERFLOW: overflow interrupt flag
 198:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_RSYN: registers synchronized flag
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_LWOF: last write operation finished flag
 200:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 201:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     SET or RESET
 202:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
ARM GAS  C:\Temp\ccSPypVy.s 			page 12


 203:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** FlagStatus rtc_flag_get(uint32_t flag)
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 443              		.loc 1 204 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 0
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447              		@ link register save eliminated.
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     if(RESET != (RTC_CTL & flag)){
 448              		.loc 1 205 5 view .LVU85
 449              		.loc 1 205 18 is_stmt 0 view .LVU86
 450 0000 044B     		ldr	r3, .L42
 451 0002 D3F80438 		ldr	r3, [r3, #2052]
 452              		.loc 1 205 7 view .LVU87
 453 0006 0342     		tst	r3, r0
 454 0008 01D0     		beq	.L41
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****         return SET;
 455              		.loc 1 206 16 view .LVU88
 456 000a 0120     		movs	r0, #1
 457              	.LVL23:
 458              		.loc 1 206 16 view .LVU89
 459 000c 7047     		bx	lr
 460              	.LVL24:
 461              	.L41:
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }else{
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****         return RESET;
 462              		.loc 1 208 16 view .LVU90
 463 000e 0020     		movs	r0, #0
 464              	.LVL25:
 209:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 465              		.loc 1 210 1 view .LVU91
 466 0010 7047     		bx	lr
 467              	.L43:
 468 0012 00BF     		.align	2
 469              	.L42:
 470 0014 00200040 		.word	1073750016
 471              		.cfi_endproc
 472              	.LFE127:
 474              		.section	.text.rtc_flag_clear,"ax",%progbits
 475              		.align	1
 476              		.global	rtc_flag_clear
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	rtc_flag_clear:
 482              	.LVL26:
 483              	.LFB128:
 211:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 213:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      clear RTC flag status
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  flag: specify which flag status to clear
 215:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_SECOND: second interrupt flag
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_ALARM: alarm interrupt flag
 217:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_OVERFLOW: overflow interrupt flag
 218:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_RSYN: registers synchronized flag
 219:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 220:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
ARM GAS  C:\Temp\ccSPypVy.s 			page 13


 221:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_flag_clear(uint32_t flag)
 223:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 484              		.loc 1 223 1 is_stmt 1 view -0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488              		@ link register save eliminated.
 224:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* clear RTC flag */
 225:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CTL &= ~flag;
 489              		.loc 1 225 5 view .LVU93
 490 0000 034A     		ldr	r2, .L45
 491 0002 D2F80438 		ldr	r3, [r2, #2052]
 492              		.loc 1 225 13 is_stmt 0 view .LVU94
 493 0006 23EA0003 		bic	r3, r3, r0
 494 000a C2F80438 		str	r3, [r2, #2052]
 226:./GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 495              		.loc 1 226 1 view .LVU95
 496 000e 7047     		bx	lr
 497              	.L46:
 498              		.align	2
 499              	.L45:
 500 0010 00200040 		.word	1073750016
 501              		.cfi_endproc
 502              	.LFE128:
 504              		.text
 505              	.Letext0:
 506              		.file 2 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 507              		.file 3 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 508              		.file 4 "CMSIS/GD/GD32F30x/Include/gd32f30x.h"
ARM GAS  C:\Temp\ccSPypVy.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_rtc.c
  C:\Temp\ccSPypVy.s:21     .text.rtc_interrupt_enable:00000000 $t
  C:\Temp\ccSPypVy.s:27     .text.rtc_interrupt_enable:00000000 rtc_interrupt_enable
  C:\Temp\ccSPypVy.s:46     .text.rtc_interrupt_enable:00000010 $d
  C:\Temp\ccSPypVy.s:51     .text.rtc_interrupt_disable:00000000 $t
  C:\Temp\ccSPypVy.s:57     .text.rtc_interrupt_disable:00000000 rtc_interrupt_disable
  C:\Temp\ccSPypVy.s:76     .text.rtc_interrupt_disable:00000010 $d
  C:\Temp\ccSPypVy.s:81     .text.rtc_configuration_mode_enter:00000000 $t
  C:\Temp\ccSPypVy.s:87     .text.rtc_configuration_mode_enter:00000000 rtc_configuration_mode_enter
  C:\Temp\ccSPypVy.s:105    .text.rtc_configuration_mode_enter:00000010 $d
  C:\Temp\ccSPypVy.s:110    .text.rtc_configuration_mode_exit:00000000 $t
  C:\Temp\ccSPypVy.s:116    .text.rtc_configuration_mode_exit:00000000 rtc_configuration_mode_exit
  C:\Temp\ccSPypVy.s:134    .text.rtc_configuration_mode_exit:00000010 $d
  C:\Temp\ccSPypVy.s:139    .text.rtc_lwoff_wait:00000000 $t
  C:\Temp\ccSPypVy.s:145    .text.rtc_lwoff_wait:00000000 rtc_lwoff_wait
  C:\Temp\ccSPypVy.s:166    .text.rtc_lwoff_wait:00000010 $d
  C:\Temp\ccSPypVy.s:171    .text.rtc_register_sync_wait:00000000 $t
  C:\Temp\ccSPypVy.s:177    .text.rtc_register_sync_wait:00000000 rtc_register_sync_wait
  C:\Temp\ccSPypVy.s:205    .text.rtc_register_sync_wait:0000001c $d
  C:\Temp\ccSPypVy.s:210    .text.rtc_counter_get:00000000 $t
  C:\Temp\ccSPypVy.s:216    .text.rtc_counter_get:00000000 rtc_counter_get
  C:\Temp\ccSPypVy.s:243    .text.rtc_counter_get:00000010 $d
  C:\Temp\ccSPypVy.s:248    .text.rtc_counter_set:00000000 $t
  C:\Temp\ccSPypVy.s:254    .text.rtc_counter_set:00000000 rtc_counter_set
  C:\Temp\ccSPypVy.s:291    .text.rtc_counter_set:0000001c $d
  C:\Temp\ccSPypVy.s:296    .text.rtc_prescaler_set:00000000 $t
  C:\Temp\ccSPypVy.s:302    .text.rtc_prescaler_set:00000000 rtc_prescaler_set
  C:\Temp\ccSPypVy.s:339    .text.rtc_prescaler_set:00000020 $d
  C:\Temp\ccSPypVy.s:344    .text.rtc_alarm_config:00000000 $t
  C:\Temp\ccSPypVy.s:350    .text.rtc_alarm_config:00000000 rtc_alarm_config
  C:\Temp\ccSPypVy.s:387    .text.rtc_alarm_config:0000001c $d
  C:\Temp\ccSPypVy.s:392    .text.rtc_divider_get:00000000 $t
  C:\Temp\ccSPypVy.s:398    .text.rtc_divider_get:00000000 rtc_divider_get
  C:\Temp\ccSPypVy.s:429    .text.rtc_divider_get:00000014 $d
  C:\Temp\ccSPypVy.s:434    .text.rtc_flag_get:00000000 $t
  C:\Temp\ccSPypVy.s:440    .text.rtc_flag_get:00000000 rtc_flag_get
  C:\Temp\ccSPypVy.s:470    .text.rtc_flag_get:00000014 $d
  C:\Temp\ccSPypVy.s:475    .text.rtc_flag_clear:00000000 $t
  C:\Temp\ccSPypVy.s:481    .text.rtc_flag_clear:00000000 rtc_flag_clear
  C:\Temp\ccSPypVy.s:500    .text.rtc_flag_clear:00000010 $d

NO UNDEFINED SYMBOLS
