
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.28

==========================================================================
resizer report_clock_min_period
--------------------------------------------------------------------------
ring_clk period_min = 7.72 fmax = 129.53

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.14    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     1    0.01    0.08    0.55    0.55 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         oscbuf[0] (net)
                  0.08    0.00    0.55 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  0.55   data arrival time

                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.14    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00    0.00   clock reconvergence pessimism
                          0.08    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.14    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.03    0.17    0.69    0.69 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.17    0.00    0.69 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.22    0.43    1.12 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.22    0.00    1.12 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.54    1.66 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    1.66 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.08    0.24    1.91 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.08    0.00    1.91 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.11    0.30    2.21 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.11    0.00    2.21 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.26    0.19    2.39 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.26    0.00    2.39 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    2.80 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    2.80 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.01    0.26    0.58    3.38 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.26    0.00    3.38 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.01    0.15    0.32    3.71 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.15    0.00    3.71 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.33    0.24    3.95 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.33    0.00    3.95 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.68    0.52    4.47 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.68    0.00    4.47 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.04    0.38    0.33    4.80 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.38    0.00    4.80 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.04    0.56    0.85    5.65 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.56    0.00    5.65 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.21    0.12    5.77 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.21    0.00    5.77 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.48    0.39    6.16 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.48    0.00    6.16 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.22    0.17    6.33 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.22    0.00    6.33 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.47    0.39    6.72 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.47    0.00    6.72 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.28    0.20    6.91 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.28    0.00    6.92 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.09    0.53    7.44 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.09    0.00    7.44 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.44   data arrival time

                         10.00   10.00   clock ring_clk (rise edge)
                          0.00   10.00   clock source latency
    23    0.14    0.00    0.00   10.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   10.00 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00   10.00   clock reconvergence pessimism
                         -0.28    9.72   library setup time
                                  9.72   data required time
-----------------------------------------------------------------------------
                                  9.72   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.14    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.03    0.17    0.69    0.69 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.17    0.00    0.69 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.22    0.43    1.12 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.22    0.00    1.12 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.54    1.66 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    1.66 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.08    0.24    1.91 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.08    0.00    1.91 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.11    0.30    2.21 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.11    0.00    2.21 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.26    0.19    2.39 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.26    0.00    2.39 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    2.80 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    2.80 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.01    0.26    0.58    3.38 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.26    0.00    3.38 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.01    0.15    0.32    3.71 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.15    0.00    3.71 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.33    0.24    3.95 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.33    0.00    3.95 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.68    0.52    4.47 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.68    0.00    4.47 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.04    0.38    0.33    4.80 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.38    0.00    4.80 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.04    0.56    0.85    5.65 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.56    0.00    5.65 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.21    0.12    5.77 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.21    0.00    5.77 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.48    0.39    6.16 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.48    0.00    6.16 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.22    0.17    6.33 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.22    0.00    6.33 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.47    0.39    6.72 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.47    0.00    6.72 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.28    0.20    6.91 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.28    0.00    6.92 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.09    0.53    7.44 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.09    0.00    7.44 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.44   data arrival time

                         10.00   10.00   clock ring_clk (rise edge)
                          0.00   10.00   clock source latency
    23    0.14    0.00    0.00   10.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   10.00 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00   10.00   clock reconvergence pessimism
                         -0.28    9.72   library setup time
                                  9.72   data required time
-----------------------------------------------------------------------------
                                  9.72   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
3.550246477127075

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6827

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.22253365814685822

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.23350001871585846

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9530

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.00    0.00 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.69    0.69 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.43    1.12 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.54    1.66 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
   0.24    1.91 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
   0.30    2.21 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
   0.19    2.39 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.41    2.80 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.58    3.38 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.32    3.71 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.24    3.95 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
   0.52    4.47 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
   0.33    4.80 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
   0.85    5.65 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.12    5.77 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
   0.39    6.16 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
   0.17    6.33 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.39    6.72 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.20    6.91 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
   0.53    7.44 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.00    7.44 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
           7.44   data arrival time

  10.00   10.00   clock ring_clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clock (in)
   0.00   10.00 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.00   10.00   clock reconvergence pessimism
  -0.28    9.72   library setup time
           9.72   data required time
---------------------------------------------------------
           9.72   data required time
          -7.44   data arrival time
---------------------------------------------------------
           2.28   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.00    0.00 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.55    0.55 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.00    0.55 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
           0.55   data arrival time

   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.00    0.00 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.00    0.00   clock reconvergence pessimism
   0.08    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.55   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
7.4428

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
2.2796

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
30.628258

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.22e-03   4.09e-04   5.54e-09   1.63e-03  22.9%
Combinational          4.02e-03   1.49e-03   1.91e-08   5.51e-03  77.1%
Clock                  0.00e+00   0.00e+00   2.62e-09   2.62e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.25e-03   1.89e-03   2.72e-08   7.14e-03 100.0%
                          73.5%      26.5%       0.0%
