# FPGA Design Lab1

ä½¿ç”¨ PYNQ-Z2 ä¸Šçš„ Zynq Processor æ“ä½œç°¡å–®çš„ C/C++  Projectã€‚

## Problem 1
ä½¿ç”¨éµç›¤è¼¸å…¥äº”å€‹éè² æ•´æ•¸å¾Œï¼Œé€é PS ç«¯å»å°‡æ­¤æ•¸åˆ—ç”±å°åˆ°å¤§æ’åºã€‚

> ğŸ’¡ **Hintï¼š** Block design å¯ä»¥åƒè€ƒ Part1 çš„è¨­è¨ˆå³å¯ã€‚



åƒè€ƒè¼¸å‡ºçµæœ :  
![](png/answer.png)


## Problem 2 
åœ¨é€™å€‹labä¸­ï¼Œå­¸ç¿’å¦‚ä½•ä½¿ç”¨ UART åœ¨ PC å’Œ PYNQ ä¹‹é–“é€²è¡Œé€šè¨Šã€‚PC æœƒé€é UART å‚³é€ä¸€å¼µåœ–ç‰‡åˆ° PYNQï¼ŒPYNQ æœƒå°‡åŸå§‹åœ–ç‰‡ç¶“éäºŒå€¼åŒ–è™•ç†å¾Œï¼Œæœ€å¾Œå†å°‡è½‰æ›å¾Œçš„åœ–ç‰‡å‚³å›çµ¦ PCã€‚  
![](png/picture.png)

## Step 1 
åœ¨é€™å€‹ problem ä¸­æœƒç”¨åˆ° Teraterm ä»¥åŠ HxD å…©å€‹å·¥å…·ã€‚

ä¸‹è¼‰é€£çµ:  
Teraterm  : https://teratermproject.github.io/index-en.html  

HxD  : https://mh-nexus.de/en/downloads.php?product=HxD20  


## Step 2
ç…§è‘— Part1 çš„æ­¥é©Ÿå®Œæˆ block design ä¸¦ä¸”å»ºç«‹ platform ã€ Applicationã€‚

## Step 3 
æ‰“é–‹ Application > Source > lscript.ld  
æ›´æ”¹ Heap Size çš„å€¼ã€‚  

![](png/Heap.png)


## Step 4  
åŠ å…¥ src æª”æ¡ˆä¸­çš„ main.c ï¼Œ è‡ªè¡Œå®Œæˆå‰©é¤˜éƒ¨åˆ†ã€‚  

![](png/main.png)

