Version 4
SHEET 1 880 680
WIRE 144 -144 96 -144
WIRE 96 -96 96 -144
WIRE 144 -96 144 -144
WIRE 48 -64 32 -64
WIRE 160 -64 96 -64
WIRE 112 -16 96 -16
WIRE 32 32 32 -64
WIRE 112 32 112 -16
WIRE 112 32 96 32
WIRE 144 32 112 32
WIRE 224 32 144 32
WIRE 432 32 224 32
WIRE -16 64 -160 64
WIRE 32 64 32 32
WIRE 32 64 -16 64
WIRE 144 64 144 32
WIRE 144 64 96 64
WIRE 32 112 32 64
WIRE 48 112 32 112
WIRE 128 112 96 112
WIRE 128 144 128 112
FLAG 96 144 0
FLAG 128 144 0
FLAG 144 32 out
FLAG -160 144 0
FLAG 144 -96 0
FLAG -16 64 source
FLAG 160 -64 0
FLAG 224 112 0
FLAG 432 112 0
SYMBOL SLR 224 32 R0
SYMATTR InstName R1
SYMATTR Value {R_L}
SYMBOL SLM 48 112 R0
SYMATTR InstName M1
SYMATTR SpiceModel myNMOS
SYMBOL SLR_r -160 64 R0
SYMATTR InstName R3
SYMATTR Value {R_S}
SYMATTR SpiceLine ""
SYMBOL SLM 48 -64 M180
SYMATTR InstName M2
SYMATTR SpiceModel ""
SYMATTR Value myPMOS
SYMBOL SLR_r 112 32 R90
WINDOW 0 -8 40 VBottom 2
WINDOW 3 8 40 VTop 2
WINDOW 123 44 40 VTop 2
WINDOW 39 20 40 VTop 2
WINDOW 40 32 40 VTop 2
SYMATTR InstName R2
SYMATTR Value {R_f}
SYMATTR SpiceLine ""
SYMBOL SLI 432 112 R180
WINDOW 0 41 24 Left 2
WINDOW 3 41 8 Left 2
WINDOW 123 41 -28 Left 2
WINDOW 39 41 -4 Left 2
WINDOW 40 41 -16 Left 2
SYMATTR InstName I1
TEXT -144 176 Left 2 !.model myNMOS  M gm={g_m} cgs={c_gs} cgb={c_gb} cdg={c_dg} cdb={c_db} go={g_o}
TEXT -184 200 Left 2 !.param R_S=50 R_L=10k R_f=50
TEXT -144 224 Left 2 !.model myPMOS  M gm={g_mp} cgs={c_gsp} cgb={c_gbp} cdg={c_dgp} cdb={c_dbp} go={g_op}
