

================================================================
== Vivado HLS Report for 'set_out_buffer_to_0'
================================================================
* Date:           Tue Nov 28 10:42:57 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        Prova_casa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1001|  1001|  1001|  1001|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  999|  999|         2|          1|          1|   999|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|     98|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|      38|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      38|    170|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |zhang_cnn_mac_mulcud_U752  |zhang_cnn_mac_mulcud  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_623_p2                  |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_next_fu_589_p2  |     +    |      0|  0|  17|          10|           1|
    |r_1_fu_595_p2                  |     +    |      0|  0|  15|           6|           1|
    |exitcond_flatten_fu_583_p2     |   icmp   |      0|  0|  13|          10|           6|
    |exitcond_fu_601_p2             |   icmp   |      0|  0|  11|           5|           4|
    |c_mid2_fu_607_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_615_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                  |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   8|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  98|          40|          24|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_r_phi_fu_565_p4  |   9|          2|    6|         12|
    |c_reg_572                   |   9|          2|    5|         10|
    |indvar_flatten_reg_550      |   9|          2|   10|         20|
    |r_reg_561                   |   9|          2|    6|         12|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  72|         15|   29|         61|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_mid2_reg_684            |   5|   0|    5|          0|
    |c_reg_572                 |   5|   0|    5|          0|
    |exitcond_flatten_reg_675  |   1|   0|    1|          0|
    |indvar_flatten_reg_550    |  10|   0|   10|          0|
    |r_reg_561                 |   6|   0|    6|          0|
    |tmp_mid2_v_reg_689        |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  38|   0|   38|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | set_out_buffer_to_0 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | set_out_buffer_to_0 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | set_out_buffer_to_0 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | set_out_buffer_to_0 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | set_out_buffer_to_0 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | set_out_buffer_to_0 | return value |
|partial_outputfm_0_address1   | out |   10|  ap_memory |  partial_outputfm_0 |     array    |
|partial_outputfm_0_ce1        | out |    1|  ap_memory |  partial_outputfm_0 |     array    |
|partial_outputfm_0_we1        | out |    1|  ap_memory |  partial_outputfm_0 |     array    |
|partial_outputfm_0_d1         | out |   27|  ap_memory |  partial_outputfm_0 |     array    |
|partial_outputfm_1_address1   | out |   10|  ap_memory |  partial_outputfm_1 |     array    |
|partial_outputfm_1_ce1        | out |    1|  ap_memory |  partial_outputfm_1 |     array    |
|partial_outputfm_1_we1        | out |    1|  ap_memory |  partial_outputfm_1 |     array    |
|partial_outputfm_1_d1         | out |   27|  ap_memory |  partial_outputfm_1 |     array    |
|partial_outputfm_2_address1   | out |   10|  ap_memory |  partial_outputfm_2 |     array    |
|partial_outputfm_2_ce1        | out |    1|  ap_memory |  partial_outputfm_2 |     array    |
|partial_outputfm_2_we1        | out |    1|  ap_memory |  partial_outputfm_2 |     array    |
|partial_outputfm_2_d1         | out |   27|  ap_memory |  partial_outputfm_2 |     array    |
|partial_outputfm_3_address1   | out |   10|  ap_memory |  partial_outputfm_3 |     array    |
|partial_outputfm_3_ce1        | out |    1|  ap_memory |  partial_outputfm_3 |     array    |
|partial_outputfm_3_we1        | out |    1|  ap_memory |  partial_outputfm_3 |     array    |
|partial_outputfm_3_d1         | out |   27|  ap_memory |  partial_outputfm_3 |     array    |
|partial_outputfm_4_address1   | out |   10|  ap_memory |  partial_outputfm_4 |     array    |
|partial_outputfm_4_ce1        | out |    1|  ap_memory |  partial_outputfm_4 |     array    |
|partial_outputfm_4_we1        | out |    1|  ap_memory |  partial_outputfm_4 |     array    |
|partial_outputfm_4_d1         | out |   27|  ap_memory |  partial_outputfm_4 |     array    |
|partial_outputfm_5_address1   | out |   10|  ap_memory |  partial_outputfm_5 |     array    |
|partial_outputfm_5_ce1        | out |    1|  ap_memory |  partial_outputfm_5 |     array    |
|partial_outputfm_5_we1        | out |    1|  ap_memory |  partial_outputfm_5 |     array    |
|partial_outputfm_5_d1         | out |   27|  ap_memory |  partial_outputfm_5 |     array    |
|partial_outputfm_6_address1   | out |   10|  ap_memory |  partial_outputfm_6 |     array    |
|partial_outputfm_6_ce1        | out |    1|  ap_memory |  partial_outputfm_6 |     array    |
|partial_outputfm_6_we1        | out |    1|  ap_memory |  partial_outputfm_6 |     array    |
|partial_outputfm_6_d1         | out |   27|  ap_memory |  partial_outputfm_6 |     array    |
|partial_outputfm_7_address1   | out |   10|  ap_memory |  partial_outputfm_7 |     array    |
|partial_outputfm_7_ce1        | out |    1|  ap_memory |  partial_outputfm_7 |     array    |
|partial_outputfm_7_we1        | out |    1|  ap_memory |  partial_outputfm_7 |     array    |
|partial_outputfm_7_d1         | out |   27|  ap_memory |  partial_outputfm_7 |     array    |
|partial_outputfm_8_address1   | out |   10|  ap_memory |  partial_outputfm_8 |     array    |
|partial_outputfm_8_ce1        | out |    1|  ap_memory |  partial_outputfm_8 |     array    |
|partial_outputfm_8_we1        | out |    1|  ap_memory |  partial_outputfm_8 |     array    |
|partial_outputfm_8_d1         | out |   27|  ap_memory |  partial_outputfm_8 |     array    |
|partial_outputfm_9_address1   | out |   10|  ap_memory |  partial_outputfm_9 |     array    |
|partial_outputfm_9_ce1        | out |    1|  ap_memory |  partial_outputfm_9 |     array    |
|partial_outputfm_9_we1        | out |    1|  ap_memory |  partial_outputfm_9 |     array    |
|partial_outputfm_9_d1         | out |   27|  ap_memory |  partial_outputfm_9 |     array    |
|partial_outputfm_10_address1  | out |   10|  ap_memory | partial_outputfm_10 |     array    |
|partial_outputfm_10_ce1       | out |    1|  ap_memory | partial_outputfm_10 |     array    |
|partial_outputfm_10_we1       | out |    1|  ap_memory | partial_outputfm_10 |     array    |
|partial_outputfm_10_d1        | out |   27|  ap_memory | partial_outputfm_10 |     array    |
|partial_outputfm_11_address1  | out |   10|  ap_memory | partial_outputfm_11 |     array    |
|partial_outputfm_11_ce1       | out |    1|  ap_memory | partial_outputfm_11 |     array    |
|partial_outputfm_11_we1       | out |    1|  ap_memory | partial_outputfm_11 |     array    |
|partial_outputfm_11_d1        | out |   27|  ap_memory | partial_outputfm_11 |     array    |
|partial_outputfm_12_address1  | out |   10|  ap_memory | partial_outputfm_12 |     array    |
|partial_outputfm_12_ce1       | out |    1|  ap_memory | partial_outputfm_12 |     array    |
|partial_outputfm_12_we1       | out |    1|  ap_memory | partial_outputfm_12 |     array    |
|partial_outputfm_12_d1        | out |   27|  ap_memory | partial_outputfm_12 |     array    |
|partial_outputfm_13_address1  | out |   10|  ap_memory | partial_outputfm_13 |     array    |
|partial_outputfm_13_ce1       | out |    1|  ap_memory | partial_outputfm_13 |     array    |
|partial_outputfm_13_we1       | out |    1|  ap_memory | partial_outputfm_13 |     array    |
|partial_outputfm_13_d1        | out |   27|  ap_memory | partial_outputfm_13 |     array    |
|partial_outputfm_14_address1  | out |   10|  ap_memory | partial_outputfm_14 |     array    |
|partial_outputfm_14_ce1       | out |    1|  ap_memory | partial_outputfm_14 |     array    |
|partial_outputfm_14_we1       | out |    1|  ap_memory | partial_outputfm_14 |     array    |
|partial_outputfm_14_d1        | out |   27|  ap_memory | partial_outputfm_14 |     array    |
|partial_outputfm_15_address1  | out |   10|  ap_memory | partial_outputfm_15 |     array    |
|partial_outputfm_15_ce1       | out |    1|  ap_memory | partial_outputfm_15 |     array    |
|partial_outputfm_15_we1       | out |    1|  ap_memory | partial_outputfm_15 |     array    |
|partial_outputfm_15_d1        | out |   27|  ap_memory | partial_outputfm_15 |     array    |
|partial_outputfm_16_address1  | out |   10|  ap_memory | partial_outputfm_16 |     array    |
|partial_outputfm_16_ce1       | out |    1|  ap_memory | partial_outputfm_16 |     array    |
|partial_outputfm_16_we1       | out |    1|  ap_memory | partial_outputfm_16 |     array    |
|partial_outputfm_16_d1        | out |   27|  ap_memory | partial_outputfm_16 |     array    |
|partial_outputfm_17_address1  | out |   10|  ap_memory | partial_outputfm_17 |     array    |
|partial_outputfm_17_ce1       | out |    1|  ap_memory | partial_outputfm_17 |     array    |
|partial_outputfm_17_we1       | out |    1|  ap_memory | partial_outputfm_17 |     array    |
|partial_outputfm_17_d1        | out |   27|  ap_memory | partial_outputfm_17 |     array    |
|partial_outputfm_18_address1  | out |   10|  ap_memory | partial_outputfm_18 |     array    |
|partial_outputfm_18_ce1       | out |    1|  ap_memory | partial_outputfm_18 |     array    |
|partial_outputfm_18_we1       | out |    1|  ap_memory | partial_outputfm_18 |     array    |
|partial_outputfm_18_d1        | out |   27|  ap_memory | partial_outputfm_18 |     array    |
|partial_outputfm_19_address1  | out |   10|  ap_memory | partial_outputfm_19 |     array    |
|partial_outputfm_19_ce1       | out |    1|  ap_memory | partial_outputfm_19 |     array    |
|partial_outputfm_19_we1       | out |    1|  ap_memory | partial_outputfm_19 |     array    |
|partial_outputfm_19_d1        | out |   27|  ap_memory | partial_outputfm_19 |     array    |
|partial_outputfm_20_address1  | out |   10|  ap_memory | partial_outputfm_20 |     array    |
|partial_outputfm_20_ce1       | out |    1|  ap_memory | partial_outputfm_20 |     array    |
|partial_outputfm_20_we1       | out |    1|  ap_memory | partial_outputfm_20 |     array    |
|partial_outputfm_20_d1        | out |   27|  ap_memory | partial_outputfm_20 |     array    |
|partial_outputfm_21_address1  | out |   10|  ap_memory | partial_outputfm_21 |     array    |
|partial_outputfm_21_ce1       | out |    1|  ap_memory | partial_outputfm_21 |     array    |
|partial_outputfm_21_we1       | out |    1|  ap_memory | partial_outputfm_21 |     array    |
|partial_outputfm_21_d1        | out |   27|  ap_memory | partial_outputfm_21 |     array    |
|partial_outputfm_22_address1  | out |   10|  ap_memory | partial_outputfm_22 |     array    |
|partial_outputfm_22_ce1       | out |    1|  ap_memory | partial_outputfm_22 |     array    |
|partial_outputfm_22_we1       | out |    1|  ap_memory | partial_outputfm_22 |     array    |
|partial_outputfm_22_d1        | out |   27|  ap_memory | partial_outputfm_22 |     array    |
|partial_outputfm_23_address1  | out |   10|  ap_memory | partial_outputfm_23 |     array    |
|partial_outputfm_23_ce1       | out |    1|  ap_memory | partial_outputfm_23 |     array    |
|partial_outputfm_23_we1       | out |    1|  ap_memory | partial_outputfm_23 |     array    |
|partial_outputfm_23_d1        | out |   27|  ap_memory | partial_outputfm_23 |     array    |
|partial_outputfm_24_address1  | out |   10|  ap_memory | partial_outputfm_24 |     array    |
|partial_outputfm_24_ce1       | out |    1|  ap_memory | partial_outputfm_24 |     array    |
|partial_outputfm_24_we1       | out |    1|  ap_memory | partial_outputfm_24 |     array    |
|partial_outputfm_24_d1        | out |   27|  ap_memory | partial_outputfm_24 |     array    |
|partial_outputfm_25_address1  | out |   10|  ap_memory | partial_outputfm_25 |     array    |
|partial_outputfm_25_ce1       | out |    1|  ap_memory | partial_outputfm_25 |     array    |
|partial_outputfm_25_we1       | out |    1|  ap_memory | partial_outputfm_25 |     array    |
|partial_outputfm_25_d1        | out |   27|  ap_memory | partial_outputfm_25 |     array    |
|partial_outputfm_26_address1  | out |   10|  ap_memory | partial_outputfm_26 |     array    |
|partial_outputfm_26_ce1       | out |    1|  ap_memory | partial_outputfm_26 |     array    |
|partial_outputfm_26_we1       | out |    1|  ap_memory | partial_outputfm_26 |     array    |
|partial_outputfm_26_d1        | out |   27|  ap_memory | partial_outputfm_26 |     array    |
|partial_outputfm_27_address1  | out |   10|  ap_memory | partial_outputfm_27 |     array    |
|partial_outputfm_27_ce1       | out |    1|  ap_memory | partial_outputfm_27 |     array    |
|partial_outputfm_27_we1       | out |    1|  ap_memory | partial_outputfm_27 |     array    |
|partial_outputfm_27_d1        | out |   27|  ap_memory | partial_outputfm_27 |     array    |
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* @partial_outputfm_0, [999 x i27]* @partial_outputfm_1, [999 x i27]* @partial_outputfm_2, [999 x i27]* @partial_outputfm_3, [999 x i27]* @partial_outputfm_4, [999 x i27]* @partial_outputfm_5, [999 x i27]* @partial_outputfm_6, [999 x i27]* @partial_outputfm_7, [999 x i27]* @partial_outputfm_8, [999 x i27]* @partial_outputfm_9, [999 x i27]* @partial_outputfm_10, [999 x i27]* @partial_outputfm_11, [999 x i27]* @partial_outputfm_12, [999 x i27]* @partial_outputfm_13, [999 x i27]* @partial_outputfm_14, [999 x i27]* @partial_outputfm_15, [999 x i27]* @partial_outputfm_16, [999 x i27]* @partial_outputfm_17, [999 x i27]* @partial_outputfm_18, [999 x i27]* @partial_outputfm_19, [999 x i27]* @partial_outputfm_20, [999 x i27]* @partial_outputfm_21, [999 x i27]* @partial_outputfm_22, [999 x i27]* @partial_outputfm_23, [999 x i27]* @partial_outputfm_24, [999 x i27]* @partial_outputfm_25, [999 x i27]* @partial_outputfm_26, [999 x i27]* @partial_outputfm_27, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.preheader" [Prova_casa/src/zhang_convolution_quant.c:49]

 <State 2> : 4.51ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%r = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %.preheader.preheader ]" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%c = phi i5 [ 0, %0 ], [ %c_1, %.preheader.preheader ]"
ST_2 : Operation 10 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -25"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.95ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.preheader.preheader"
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%r_1 = add i6 %r, 1" [Prova_casa/src/zhang_convolution_quant.c:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %c, -5" [Prova_casa/src/zhang_convolution_quant.c:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.37ns)   --->   "%c_mid2 = select i1 %exitcond, i5 0, i5 %c" [Prova_casa/src/zhang_convolution_quant.c:50]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.37ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i6 %r_1, i6 %r" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%c_1 = add i5 %c_mid2, 1" [Prova_casa/src/zhang_convolution_quant.c:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 9.63ns
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999)"
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i6 %tmp_mid2_v to i11" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 20 [1/1] (3.36ns)   --->   "%tmp = mul i11 %tmp_mid2_cast, 27" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [Prova_casa/src/zhang_convolution_quant.c:50]
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:51]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %c_mid2 to i11" [Prova_casa/src/zhang_convolution_quant.c:50]
ST_3 : Operation 24 [1/1] (3.02ns)   --->   "%tmp_2 = add i11 %tmp, %tmp_cast" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i11 %tmp_2 to i64" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%partial_outputfm_0_a = getelementptr [999 x i27]* @partial_outputfm_0, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%partial_outputfm_1_a = getelementptr [999 x i27]* @partial_outputfm_1, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%partial_outputfm_10_s = getelementptr [999 x i27]* @partial_outputfm_10, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%partial_outputfm_11_s = getelementptr [999 x i27]* @partial_outputfm_11, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%partial_outputfm_12_s = getelementptr [999 x i27]* @partial_outputfm_12, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%partial_outputfm_13_s = getelementptr [999 x i27]* @partial_outputfm_13, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%partial_outputfm_14_s = getelementptr [999 x i27]* @partial_outputfm_14, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%partial_outputfm_15_s = getelementptr [999 x i27]* @partial_outputfm_15, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%partial_outputfm_16_s = getelementptr [999 x i27]* @partial_outputfm_16, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%partial_outputfm_17_s = getelementptr [999 x i27]* @partial_outputfm_17, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%partial_outputfm_18_s = getelementptr [999 x i27]* @partial_outputfm_18, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%partial_outputfm_19_s = getelementptr [999 x i27]* @partial_outputfm_19, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%partial_outputfm_2_a = getelementptr [999 x i27]* @partial_outputfm_2, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%partial_outputfm_20_s = getelementptr [999 x i27]* @partial_outputfm_20, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%partial_outputfm_21_s = getelementptr [999 x i27]* @partial_outputfm_21, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%partial_outputfm_22_s = getelementptr [999 x i27]* @partial_outputfm_22, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%partial_outputfm_23_s = getelementptr [999 x i27]* @partial_outputfm_23, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%partial_outputfm_24_s = getelementptr [999 x i27]* @partial_outputfm_24, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%partial_outputfm_25_s = getelementptr [999 x i27]* @partial_outputfm_25, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%partial_outputfm_26_s = getelementptr [999 x i27]* @partial_outputfm_26, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%partial_outputfm_27_s = getelementptr [999 x i27]* @partial_outputfm_27, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%partial_outputfm_3_a = getelementptr [999 x i27]* @partial_outputfm_3, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%partial_outputfm_4_a = getelementptr [999 x i27]* @partial_outputfm_4, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%partial_outputfm_5_a = getelementptr [999 x i27]* @partial_outputfm_5, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%partial_outputfm_6_a = getelementptr [999 x i27]* @partial_outputfm_6, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%partial_outputfm_7_a = getelementptr [999 x i27]* @partial_outputfm_7, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%partial_outputfm_8_a = getelementptr [999 x i27]* @partial_outputfm_8, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%partial_outputfm_9_a = getelementptr [999 x i27]* @partial_outputfm_9, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 54 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_0_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_1_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 56 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_2_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_3_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_4_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_5_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 60 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_6_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_7_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 62 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_8_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_9_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 64 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_10_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 65 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_11_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 66 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_12_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 67 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_13_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_14_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_15_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 70 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_16_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_17_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 72 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_18_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_19_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_20_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_21_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_22_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 77 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_23_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 78 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_24_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_25_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 80 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_26_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 81 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_27_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_1)" [Prova_casa/src/zhang_convolution_quant.c:56]
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader" [Prova_casa/src/zhang_convolution_quant.c:50]

 <State 4> : 0.00ns
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [Prova_casa/src/zhang_convolution_quant.c:58]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ partial_outputfm_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5            (specmemcore      ) [ 00000]
StgValue_6            (br               ) [ 01110]
indvar_flatten        (phi              ) [ 00100]
r                     (phi              ) [ 00100]
c                     (phi              ) [ 00100]
exitcond_flatten      (icmp             ) [ 00110]
indvar_flatten_next   (add              ) [ 01110]
StgValue_12           (br               ) [ 00000]
r_1                   (add              ) [ 00000]
exitcond              (icmp             ) [ 00000]
c_mid2                (select           ) [ 00110]
tmp_mid2_v            (select           ) [ 01110]
c_1                   (add              ) [ 01110]
StgValue_18           (speclooptripcount) [ 00000]
tmp_mid2_cast         (zext             ) [ 00000]
tmp                   (mul              ) [ 00000]
tmp_1                 (specregionbegin  ) [ 00000]
StgValue_22           (specpipeline     ) [ 00000]
tmp_cast              (zext             ) [ 00000]
tmp_2                 (add              ) [ 00000]
tmp_2_cast            (sext             ) [ 00000]
partial_outputfm_0_a  (getelementptr    ) [ 00000]
partial_outputfm_1_a  (getelementptr    ) [ 00000]
partial_outputfm_10_s (getelementptr    ) [ 00000]
partial_outputfm_11_s (getelementptr    ) [ 00000]
partial_outputfm_12_s (getelementptr    ) [ 00000]
partial_outputfm_13_s (getelementptr    ) [ 00000]
partial_outputfm_14_s (getelementptr    ) [ 00000]
partial_outputfm_15_s (getelementptr    ) [ 00000]
partial_outputfm_16_s (getelementptr    ) [ 00000]
partial_outputfm_17_s (getelementptr    ) [ 00000]
partial_outputfm_18_s (getelementptr    ) [ 00000]
partial_outputfm_19_s (getelementptr    ) [ 00000]
partial_outputfm_2_a  (getelementptr    ) [ 00000]
partial_outputfm_20_s (getelementptr    ) [ 00000]
partial_outputfm_21_s (getelementptr    ) [ 00000]
partial_outputfm_22_s (getelementptr    ) [ 00000]
partial_outputfm_23_s (getelementptr    ) [ 00000]
partial_outputfm_24_s (getelementptr    ) [ 00000]
partial_outputfm_25_s (getelementptr    ) [ 00000]
partial_outputfm_26_s (getelementptr    ) [ 00000]
partial_outputfm_27_s (getelementptr    ) [ 00000]
partial_outputfm_3_a  (getelementptr    ) [ 00000]
partial_outputfm_4_a  (getelementptr    ) [ 00000]
partial_outputfm_5_a  (getelementptr    ) [ 00000]
partial_outputfm_6_a  (getelementptr    ) [ 00000]
partial_outputfm_7_a  (getelementptr    ) [ 00000]
partial_outputfm_8_a  (getelementptr    ) [ 00000]
partial_outputfm_9_a  (getelementptr    ) [ 00000]
StgValue_54           (store            ) [ 00000]
StgValue_55           (store            ) [ 00000]
StgValue_56           (store            ) [ 00000]
StgValue_57           (store            ) [ 00000]
StgValue_58           (store            ) [ 00000]
StgValue_59           (store            ) [ 00000]
StgValue_60           (store            ) [ 00000]
StgValue_61           (store            ) [ 00000]
StgValue_62           (store            ) [ 00000]
StgValue_63           (store            ) [ 00000]
StgValue_64           (store            ) [ 00000]
StgValue_65           (store            ) [ 00000]
StgValue_66           (store            ) [ 00000]
StgValue_67           (store            ) [ 00000]
StgValue_68           (store            ) [ 00000]
StgValue_69           (store            ) [ 00000]
StgValue_70           (store            ) [ 00000]
StgValue_71           (store            ) [ 00000]
StgValue_72           (store            ) [ 00000]
StgValue_73           (store            ) [ 00000]
StgValue_74           (store            ) [ 00000]
StgValue_75           (store            ) [ 00000]
StgValue_76           (store            ) [ 00000]
StgValue_77           (store            ) [ 00000]
StgValue_78           (store            ) [ 00000]
StgValue_79           (store            ) [ 00000]
StgValue_80           (store            ) [ 00000]
StgValue_81           (store            ) [ 00000]
empty                 (specregionend    ) [ 00000]
StgValue_83           (br               ) [ 01110]
StgValue_84           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="partial_outputfm_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="partial_outputfm_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="partial_outputfm_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="partial_outputfm_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="partial_outputfm_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="partial_outputfm_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="partial_outputfm_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="partial_outputfm_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="partial_outputfm_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="partial_outputfm_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="partial_outputfm_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="partial_outputfm_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="partial_outputfm_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="partial_outputfm_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="partial_outputfm_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="partial_outputfm_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="partial_outputfm_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="partial_outputfm_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_17"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="partial_outputfm_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_18"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="partial_outputfm_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="partial_outputfm_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="partial_outputfm_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="partial_outputfm_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="partial_outputfm_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="partial_outputfm_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="partial_outputfm_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_25"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="partial_outputfm_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_26"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="partial_outputfm_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_27"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="partial_outputfm_0_a_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="27" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_0_a/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="partial_outputfm_1_a_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="27" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="11" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_1_a/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="partial_outputfm_10_s_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="27" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_10_s/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="partial_outputfm_11_s_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="27" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_11_s/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="partial_outputfm_12_s_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="27" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_12_s/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="partial_outputfm_13_s_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="27" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_13_s/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="partial_outputfm_14_s_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="27" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_14_s/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="partial_outputfm_15_s_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="27" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_15_s/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="partial_outputfm_16_s_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="27" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_16_s/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="partial_outputfm_17_s_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="27" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_17_s/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="partial_outputfm_18_s_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="27" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_18_s/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="partial_outputfm_19_s_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="27" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_19_s/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="partial_outputfm_2_a_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="27" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_2_a/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="partial_outputfm_20_s_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="27" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_20_s/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="partial_outputfm_21_s_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="27" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_21_s/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="partial_outputfm_22_s_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="27" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_22_s/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="partial_outputfm_23_s_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="27" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_23_s/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="partial_outputfm_24_s_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="27" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="11" slack="0"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_24_s/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="partial_outputfm_25_s_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="27" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_25_s/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="partial_outputfm_26_s_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="27" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="11" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_26_s/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="partial_outputfm_27_s_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="27" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="11" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_27_s/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="partial_outputfm_3_a_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="27" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_3_a/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="partial_outputfm_4_a_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="27" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_4_a/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="partial_outputfm_5_a_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="27" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="11" slack="0"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_5_a/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="partial_outputfm_6_a_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="27" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_6_a/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="partial_outputfm_7_a_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="27" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_7_a/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="partial_outputfm_8_a_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="27" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_8_a/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="partial_outputfm_9_a_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="27" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="11" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="partial_outputfm_9_a/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="StgValue_54_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="302" dir="0" index="3" bw="10" slack="0"/>
<pin id="303" dir="0" index="4" bw="27" slack="0"/>
<pin id="301" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="304" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="StgValue_55_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="311" dir="0" index="3" bw="10" slack="0"/>
<pin id="312" dir="0" index="4" bw="27" slack="0"/>
<pin id="310" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="313" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="StgValue_56_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="320" dir="0" index="3" bw="10" slack="0"/>
<pin id="321" dir="0" index="4" bw="27" slack="0"/>
<pin id="319" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="322" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="StgValue_57_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="329" dir="0" index="3" bw="10" slack="0"/>
<pin id="330" dir="0" index="4" bw="27" slack="0"/>
<pin id="328" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="331" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="StgValue_58_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="338" dir="0" index="3" bw="10" slack="0"/>
<pin id="339" dir="0" index="4" bw="27" slack="0"/>
<pin id="337" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="340" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="StgValue_59_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="347" dir="0" index="3" bw="10" slack="0"/>
<pin id="348" dir="0" index="4" bw="27" slack="0"/>
<pin id="346" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="349" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="StgValue_60_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="356" dir="0" index="3" bw="10" slack="0"/>
<pin id="357" dir="0" index="4" bw="27" slack="0"/>
<pin id="355" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="358" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="StgValue_61_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="363" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="365" dir="0" index="3" bw="10" slack="0"/>
<pin id="366" dir="0" index="4" bw="27" slack="0"/>
<pin id="364" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="367" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="StgValue_62_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="374" dir="0" index="3" bw="10" slack="0"/>
<pin id="375" dir="0" index="4" bw="27" slack="0"/>
<pin id="373" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="376" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="StgValue_63_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="383" dir="0" index="3" bw="10" slack="0"/>
<pin id="384" dir="0" index="4" bw="27" slack="0"/>
<pin id="382" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="385" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="StgValue_64_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="392" dir="0" index="3" bw="10" slack="0"/>
<pin id="393" dir="0" index="4" bw="27" slack="0"/>
<pin id="391" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="394" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="StgValue_65_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="399" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="401" dir="0" index="3" bw="10" slack="0"/>
<pin id="402" dir="0" index="4" bw="27" slack="0"/>
<pin id="400" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="403" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="StgValue_66_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="410" dir="0" index="3" bw="10" slack="0"/>
<pin id="411" dir="0" index="4" bw="27" slack="0"/>
<pin id="409" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="412" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="StgValue_67_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="417" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="419" dir="0" index="3" bw="10" slack="0"/>
<pin id="420" dir="0" index="4" bw="27" slack="0"/>
<pin id="418" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="421" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="StgValue_68_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="428" dir="0" index="3" bw="10" slack="0"/>
<pin id="429" dir="0" index="4" bw="27" slack="0"/>
<pin id="427" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="430" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="StgValue_69_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="435" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="437" dir="0" index="3" bw="10" slack="0"/>
<pin id="438" dir="0" index="4" bw="27" slack="0"/>
<pin id="436" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="439" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_70_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="444" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="446" dir="0" index="3" bw="10" slack="0"/>
<pin id="447" dir="0" index="4" bw="27" slack="0"/>
<pin id="445" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="448" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="StgValue_71_access_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="453" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="455" dir="0" index="3" bw="10" slack="0"/>
<pin id="456" dir="0" index="4" bw="27" slack="0"/>
<pin id="454" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="457" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="StgValue_72_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="464" dir="0" index="3" bw="10" slack="0"/>
<pin id="465" dir="0" index="4" bw="27" slack="0"/>
<pin id="463" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="466" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="StgValue_73_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="471" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="473" dir="0" index="3" bw="10" slack="0"/>
<pin id="474" dir="0" index="4" bw="27" slack="0"/>
<pin id="472" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="475" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="StgValue_74_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="480" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="482" dir="0" index="3" bw="10" slack="0"/>
<pin id="483" dir="0" index="4" bw="27" slack="0"/>
<pin id="481" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="484" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="StgValue_75_access_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="491" dir="0" index="3" bw="10" slack="0"/>
<pin id="492" dir="0" index="4" bw="27" slack="0"/>
<pin id="490" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="493" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="StgValue_76_access_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="500" dir="0" index="3" bw="10" slack="0"/>
<pin id="501" dir="0" index="4" bw="27" slack="0"/>
<pin id="499" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="502" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="StgValue_77_access_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="507" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="509" dir="0" index="3" bw="10" slack="0"/>
<pin id="510" dir="0" index="4" bw="27" slack="0"/>
<pin id="508" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="511" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="StgValue_78_access_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="516" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="518" dir="0" index="3" bw="10" slack="0"/>
<pin id="519" dir="0" index="4" bw="27" slack="0"/>
<pin id="517" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="520" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="StgValue_79_access_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="525" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="527" dir="0" index="3" bw="10" slack="0"/>
<pin id="528" dir="0" index="4" bw="27" slack="0"/>
<pin id="526" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="529" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="StgValue_80_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="536" dir="0" index="3" bw="10" slack="0"/>
<pin id="537" dir="0" index="4" bw="27" slack="0"/>
<pin id="535" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="538" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="StgValue_81_access_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="543" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="545" dir="0" index="3" bw="10" slack="0"/>
<pin id="546" dir="0" index="4" bw="27" slack="0"/>
<pin id="544" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="547" dir="1" index="5" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/3 "/>
</bind>
</comp>

<comp id="550" class="1005" name="indvar_flatten_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="1"/>
<pin id="552" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="554" class="1004" name="indvar_flatten_phi_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="10" slack="0"/>
<pin id="558" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="r_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="1"/>
<pin id="563" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="r_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="c_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="1"/>
<pin id="574" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="c_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="5" slack="0"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="exitcond_flatten_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="0" index="1" bw="10" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="indvar_flatten_next_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="r_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="exitcond_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="0" index="1" bw="5" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="c_mid2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="5" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_mid2_v_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="c_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_mid2_cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="1"/>
<pin id="631" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_2_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="666" class="1007" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="0"/>
<pin id="668" dir="0" index="1" bw="11" slack="0"/>
<pin id="669" dir="0" index="2" bw="5" slack="0"/>
<pin id="670" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp/3 tmp_2/3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="exitcond_flatten_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="679" class="1005" name="indvar_flatten_next_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="684" class="1005" name="c_mid2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="1"/>
<pin id="686" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_mid2_v_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="0"/>
<pin id="691" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="695" class="1005" name="c_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="96" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="96" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="96" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="96" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="96" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="96" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="96" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="96" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="96" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="96" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="96" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="96" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="96" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="96" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="96" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="96" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="96" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="96" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="96" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="96" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="96" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="96" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="96" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="96" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="96" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="96" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="96" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="305"><net_src comp="98" pin="0"/><net_sink comp="298" pin=4"/></net>

<net id="306"><net_src comp="102" pin="3"/><net_sink comp="298" pin=3"/></net>

<net id="314"><net_src comp="98" pin="0"/><net_sink comp="307" pin=4"/></net>

<net id="315"><net_src comp="109" pin="3"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="98" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="324"><net_src comp="186" pin="3"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="98" pin="0"/><net_sink comp="325" pin=4"/></net>

<net id="333"><net_src comp="249" pin="3"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="98" pin="0"/><net_sink comp="334" pin=4"/></net>

<net id="342"><net_src comp="256" pin="3"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="98" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="351"><net_src comp="263" pin="3"/><net_sink comp="343" pin=3"/></net>

<net id="359"><net_src comp="98" pin="0"/><net_sink comp="352" pin=4"/></net>

<net id="360"><net_src comp="270" pin="3"/><net_sink comp="352" pin=3"/></net>

<net id="368"><net_src comp="98" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="369"><net_src comp="277" pin="3"/><net_sink comp="361" pin=3"/></net>

<net id="377"><net_src comp="98" pin="0"/><net_sink comp="370" pin=4"/></net>

<net id="378"><net_src comp="284" pin="3"/><net_sink comp="370" pin=3"/></net>

<net id="386"><net_src comp="98" pin="0"/><net_sink comp="379" pin=4"/></net>

<net id="387"><net_src comp="291" pin="3"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="98" pin="0"/><net_sink comp="388" pin=4"/></net>

<net id="396"><net_src comp="116" pin="3"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="98" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="405"><net_src comp="123" pin="3"/><net_sink comp="397" pin=3"/></net>

<net id="413"><net_src comp="98" pin="0"/><net_sink comp="406" pin=4"/></net>

<net id="414"><net_src comp="130" pin="3"/><net_sink comp="406" pin=3"/></net>

<net id="422"><net_src comp="98" pin="0"/><net_sink comp="415" pin=4"/></net>

<net id="423"><net_src comp="137" pin="3"/><net_sink comp="415" pin=3"/></net>

<net id="431"><net_src comp="98" pin="0"/><net_sink comp="424" pin=4"/></net>

<net id="432"><net_src comp="144" pin="3"/><net_sink comp="424" pin=3"/></net>

<net id="440"><net_src comp="98" pin="0"/><net_sink comp="433" pin=4"/></net>

<net id="441"><net_src comp="151" pin="3"/><net_sink comp="433" pin=3"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="442" pin=4"/></net>

<net id="450"><net_src comp="158" pin="3"/><net_sink comp="442" pin=3"/></net>

<net id="458"><net_src comp="98" pin="0"/><net_sink comp="451" pin=4"/></net>

<net id="459"><net_src comp="165" pin="3"/><net_sink comp="451" pin=3"/></net>

<net id="467"><net_src comp="98" pin="0"/><net_sink comp="460" pin=4"/></net>

<net id="468"><net_src comp="172" pin="3"/><net_sink comp="460" pin=3"/></net>

<net id="476"><net_src comp="98" pin="0"/><net_sink comp="469" pin=4"/></net>

<net id="477"><net_src comp="179" pin="3"/><net_sink comp="469" pin=3"/></net>

<net id="485"><net_src comp="98" pin="0"/><net_sink comp="478" pin=4"/></net>

<net id="486"><net_src comp="193" pin="3"/><net_sink comp="478" pin=3"/></net>

<net id="494"><net_src comp="98" pin="0"/><net_sink comp="487" pin=4"/></net>

<net id="495"><net_src comp="200" pin="3"/><net_sink comp="487" pin=3"/></net>

<net id="503"><net_src comp="98" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="504"><net_src comp="207" pin="3"/><net_sink comp="496" pin=3"/></net>

<net id="512"><net_src comp="98" pin="0"/><net_sink comp="505" pin=4"/></net>

<net id="513"><net_src comp="214" pin="3"/><net_sink comp="505" pin=3"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="514" pin=4"/></net>

<net id="522"><net_src comp="221" pin="3"/><net_sink comp="514" pin=3"/></net>

<net id="530"><net_src comp="98" pin="0"/><net_sink comp="523" pin=4"/></net>

<net id="531"><net_src comp="228" pin="3"/><net_sink comp="523" pin=3"/></net>

<net id="539"><net_src comp="98" pin="0"/><net_sink comp="532" pin=4"/></net>

<net id="540"><net_src comp="235" pin="3"/><net_sink comp="532" pin=3"/></net>

<net id="548"><net_src comp="98" pin="0"/><net_sink comp="541" pin=4"/></net>

<net id="549"><net_src comp="242" pin="3"/><net_sink comp="541" pin=3"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="66" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="587"><net_src comp="554" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="70" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="554" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="72" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="565" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="74" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="576" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="76" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="68" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="576" pin="4"/><net_sink comp="607" pin=2"/></net>

<net id="620"><net_src comp="601" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="595" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="565" pin="4"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="607" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="78" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="645"><net_src comp="635" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="646"><net_src comp="635" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="647"><net_src comp="635" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="648"><net_src comp="635" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="649"><net_src comp="635" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="650"><net_src comp="635" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="651"><net_src comp="635" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="652"><net_src comp="635" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="653"><net_src comp="635" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="654"><net_src comp="635" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="655"><net_src comp="635" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="656"><net_src comp="635" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="657"><net_src comp="635" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="658"><net_src comp="635" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="659"><net_src comp="635" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="660"><net_src comp="635" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="661"><net_src comp="635" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="662"><net_src comp="635" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="663"><net_src comp="635" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="664"><net_src comp="635" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="665"><net_src comp="635" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="671"><net_src comp="629" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="84" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="632" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="674"><net_src comp="666" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="678"><net_src comp="583" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="589" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="687"><net_src comp="607" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="692"><net_src comp="615" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="698"><net_src comp="623" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="576" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: partial_outputfm_0 | {3 }
	Port: partial_outputfm_1 | {3 }
	Port: partial_outputfm_2 | {3 }
	Port: partial_outputfm_3 | {3 }
	Port: partial_outputfm_4 | {3 }
	Port: partial_outputfm_5 | {3 }
	Port: partial_outputfm_6 | {3 }
	Port: partial_outputfm_7 | {3 }
	Port: partial_outputfm_8 | {3 }
	Port: partial_outputfm_9 | {3 }
	Port: partial_outputfm_10 | {3 }
	Port: partial_outputfm_11 | {3 }
	Port: partial_outputfm_12 | {3 }
	Port: partial_outputfm_13 | {3 }
	Port: partial_outputfm_14 | {3 }
	Port: partial_outputfm_15 | {3 }
	Port: partial_outputfm_16 | {3 }
	Port: partial_outputfm_17 | {3 }
	Port: partial_outputfm_18 | {3 }
	Port: partial_outputfm_19 | {3 }
	Port: partial_outputfm_20 | {3 }
	Port: partial_outputfm_21 | {3 }
	Port: partial_outputfm_22 | {3 }
	Port: partial_outputfm_23 | {3 }
	Port: partial_outputfm_24 | {3 }
	Port: partial_outputfm_25 | {3 }
	Port: partial_outputfm_26 | {3 }
	Port: partial_outputfm_27 | {3 }
 - Input state : 
	Port: set_out_buffer_to_0 : partial_outputfm_0 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_1 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_2 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_3 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_4 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_5 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_6 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_7 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_8 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_9 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_10 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_11 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_12 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_13 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_14 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_15 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_16 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_17 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_18 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_19 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_20 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_21 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_22 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_23 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_24 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_25 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_26 | {}
	Port: set_out_buffer_to_0 : partial_outputfm_27 | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_12 : 2
		r_1 : 1
		exitcond : 1
		c_mid2 : 2
		tmp_mid2_v : 2
		c_1 : 3
	State 3
		tmp : 1
		tmp_2 : 2
		tmp_2_cast : 3
		partial_outputfm_0_a : 4
		partial_outputfm_1_a : 4
		partial_outputfm_10_s : 4
		partial_outputfm_11_s : 4
		partial_outputfm_12_s : 4
		partial_outputfm_13_s : 4
		partial_outputfm_14_s : 4
		partial_outputfm_15_s : 4
		partial_outputfm_16_s : 4
		partial_outputfm_17_s : 4
		partial_outputfm_18_s : 4
		partial_outputfm_19_s : 4
		partial_outputfm_2_a : 4
		partial_outputfm_20_s : 4
		partial_outputfm_21_s : 4
		partial_outputfm_22_s : 4
		partial_outputfm_23_s : 4
		partial_outputfm_24_s : 4
		partial_outputfm_25_s : 4
		partial_outputfm_26_s : 4
		partial_outputfm_27_s : 4
		partial_outputfm_3_a : 4
		partial_outputfm_4_a : 4
		partial_outputfm_5_a : 4
		partial_outputfm_6_a : 4
		partial_outputfm_7_a : 4
		partial_outputfm_8_a : 4
		partial_outputfm_9_a : 4
		StgValue_54 : 5
		StgValue_55 : 5
		StgValue_56 : 5
		StgValue_57 : 5
		StgValue_58 : 5
		StgValue_59 : 5
		StgValue_60 : 5
		StgValue_61 : 5
		StgValue_62 : 5
		StgValue_63 : 5
		StgValue_64 : 5
		StgValue_65 : 5
		StgValue_66 : 5
		StgValue_67 : 5
		StgValue_68 : 5
		StgValue_69 : 5
		StgValue_70 : 5
		StgValue_71 : 5
		StgValue_72 : 5
		StgValue_73 : 5
		StgValue_74 : 5
		StgValue_75 : 5
		StgValue_76 : 5
		StgValue_77 : 5
		StgValue_78 : 5
		StgValue_79 : 5
		StgValue_80 : 5
		StgValue_81 : 5
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_589 |    0    |    0    |    17   |
|    add   |         r_1_fu_595         |    0    |    0    |    15   |
|          |         c_1_fu_623         |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_583  |    0    |    0    |    13   |
|          |       exitcond_fu_601      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  select  |        c_mid2_fu_607       |    0    |    0    |    5    |
|          |      tmp_mid2_v_fu_615     |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_666         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |    tmp_mid2_cast_fu_629    |    0    |    0    |    0    |
|          |       tmp_cast_fu_632      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      tmp_2_cast_fu_635     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |    82   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        c_1_reg_695        |    5   |
|       c_mid2_reg_684      |    5   |
|         c_reg_572         |    5   |
|  exitcond_flatten_reg_675 |    1   |
|indvar_flatten_next_reg_679|   10   |
|   indvar_flatten_reg_550  |   10   |
|         r_reg_561         |    6   |
|     tmp_mid2_v_reg_689    |    6   |
+---------------------------+--------+
|           Total           |   48   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   48   |   82   |
+-----------+--------+--------+--------+
