
*******************************************************************************
                                    SYSCTL
*******************************************************************************

CUPL(WM)        5.0a Serial# 60008009
Device          f1508isptqfp100  Library DLIB-h-40-2
Created         Sun Jun 08 12:18:05 2025
Name            SYSCTL
Partno          PG68KSYS
Revision        1
Date            05/21/25
Designer        thorpej
Company         lulz
Assembly        pg68k cpu030
Location        N/A

===============================================================================
                            Expanded Product Terms
===============================================================================

BERR =>
    BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4 & 
      BerrState5

BerrState0.d  =>
    BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4 & 
      BerrState5
  # !BerrState0

BerrState0.ar  =>
    RESET
  # !AS

BerrState0.ck  =>
    CPU_CLK

BerrState1.d  =>
    BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4 & 
      BerrState5
  # BerrState0 & !BerrState1
  # !BerrState0 & BerrState1

BerrState1.ar  =>
    RESET
  # !AS

BerrState1.ck  =>
    CPU_CLK

BerrState2.d  =>
    BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4 & 
      BerrState5
  # BerrState0 & BerrState1 & !BerrState2
  # !BerrState1 & BerrState2
  # !BerrState0 & BerrState1 & BerrState2

BerrState2.ar  =>
    RESET
  # !AS

BerrState2.ck  =>
    CPU_CLK

BerrState3.d  =>
    BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4 & 
      BerrState5
  # BerrState0 & BerrState1 & BerrState2 & !BerrState3
  # !BerrState0 & BerrState1 & BerrState2 & BerrState3
  # !BerrState2 & BerrState3
  # !BerrState1 & BerrState2 & BerrState3

BerrState3.ar  =>
    RESET
  # !AS

BerrState3.ck  =>
    CPU_CLK

BerrState4.d  =>
    BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4 & 
      BerrState5
  # BerrState0 & BerrState1 & BerrState2 & BerrState3 & !BerrState4
  # !BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4
  # !BerrState3 & BerrState4
  # BerrState1 & !BerrState2 & BerrState3 & BerrState4
  # !BerrState1 & BerrState3 & BerrState4

BerrState4.ar  =>
    RESET
  # !AS

BerrState4.ck  =>
    CPU_CLK

BerrState5.d  =>
    !BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4 & 
      BerrState5
  # BerrState0 & BerrState1 & BerrState2 & BerrState3 & BerrState4
  # BerrState1 & BerrState2 & BerrState3 & !BerrState4 & BerrState5
  # !BerrState3 & BerrState5
  # BerrState1 & !BerrState2 & BerrState3 & BerrState5
  # !BerrState1 & BerrState3 & BerrState5

BerrState5.ar  =>
    RESET
  # !AS

BerrState5.ck  =>
    CPU_CLK

BootState0.d  =>
    !BootState0
  # BootState0 & BootState1

BootState0.ar  =>
    RESET

BootState0.ck  =>
    !AS

BootState1.d  =>
    !BootState0 & BootState1
  # BootState0

BootState1.ar  =>
    RESET

BootState1.ck  =>
    !AS

CI =>
    !BootState0
  # !BootState1
  # DEV8SEL

DEV8SEL =>
    !A20 & A21 & A22 & A23 & A24 & A25 & A26 & A27 & A28 & A29 & A30 & A31 & 
      AS & FC0 & !FC1
  # !A20 & A21 & A22 & A23 & A24 & A25 & A26 & A27 & A28 & A29 & A30 & A31 & 
      AS & !FC0 & FC1

DS16_EVEN =>
    DS & RW
  # !A0 & DS

DS16_ODD =>
    DS & RW
  # A0 & DS & SIZ0 & !SIZ1
  # DS & SIZ1
  # DS & !SIZ0 & !SIZ1

DS32_LL =>
    DS & RW
  # A0 & A1 & DS
  # A0 & DS & SIZ0 & SIZ1
  # DS & !SIZ0 & !SIZ1
  # A1 & DS & SIZ1

DS32_ML =>
    DS & RW
  # !A0 & A1 & DS
  # !A1 & DS & !SIZ0 & !SIZ1
  # !A1 & DS & SIZ0 & SIZ1
  # A0 & !A1 & DS & !SIZ0

DS32_MU =>
    DS & RW
  # A0 & !A1 & DS
  # !A1 & DS & !SIZ0
  # !A1 & DS & SIZ1

DS32_UU =>
    DS & RW
  # !A0 & !A1 & DS

DS8 =>
    DS

FRAMSEL =>
    !A22 & A23 & A24 & A25 & A26 & A27 & A28 & A29 & A30 & A31 & AS & FC0 & 
      !FC1
  # !A22 & A23 & A24 & A25 & A26 & A27 & A28 & A29 & A30 & A31 & AS & !FC0 & 
      FC1

IACK =>
    A16 & A17 & A18 & A19 & FC0 & FC1 & FC2

MMIOSEL =>
    !A30 & A31 & AS & FC0 & !FC1
  # !A30 & A31 & AS & !FC0 & FC1

RAMSEL =>
    !A31 & AS & BootState0 & BootState1 & FC0 & !FC1
  # !A31 & AS & BootState0 & BootState1 & !FC0 & FC1

RD8 =>
    DS & RW

ROMSEL =>
    !A31 & AS & !BootState0 & FC0 & !FC1
  # !A31 & AS & !BootState0 & !FC0 & FC1
  # !A31 & AS & !BootState1 & FC0 & !FC1
  # !A31 & AS & !BootState1 & !FC0 & FC1
  # A20 & A21 & A22 & A23 & A24 & A25 & A26 & A27 & A28 & A29 & A30 & A31 & 
      AS & FC0 & !FC1
  # A20 & A21 & A22 & A23 & A24 & A25 & A26 & A27 & A28 & A29 & A30 & A31 & 
      AS & !FC0 & FC1

STERM =>
    0 

WR8 =>
    DS & !RW


===============================================================================
                                 Symbol Table
===============================================================================

Pin Variable                                    Pterms   Max     Min    
Pol   Name              Ext     Pin     Type     Used   Pterms  Level   
--- --------            ---     ---     ----    ------  ------  -----   

    A0                          13       V        -       -       -     
    A1                          14       V        -       -       -     
    A2                          16       V        -       -       -     
    A3                          17       V        -       -       -     
    A4                          19       V        -       -       -     
    A5                          20       V        -       -       -     
    A6                          21       V        -       -       -     
    A7                          22       V        -       -       -     
    A8                          23       V        -       -       -     
    A9                          24       V        -       -       -     
    A10                         25       V        -       -       -     
    A11                         27       V        -       -       -     
    A12                         28       V        -       -       -     
    A13                         29       V        -       -       -     
    A14                         30       V        -       -       -     
    A15                         31       V        -       -       -     
    A16                         32       V        -       -       -     
    A17                         33       V        -       -       -     
    A18                         35       V        -       -       -     
    A19                         36       V        -       -       -     
    A20                         37       V        -       -       -     
    A21                         40       V        -       -       -     
    A22                         41       V        -       -       -     
    A23                         42       V        -       -       -     
    A24                         44       V        -       -       -     
    A25                         45       V        -       -       -     
    A26                         46       V        -       -       -     
    A27                         47       V        -       -       -     
    A28                         48       V        -       -       -     
    A29                         49       V        -       -       -     
    A30                         50       V        -       -       -     
    A31                         52       V        -       -       -     
 !  AS                          1        V        -       -       -     
 !  BERR                        96       V        1       0       1     
    BerrState0                  103      N        -       -       -     
    BerrState0          d       103      M        2       0       1     
    BerrState0          ar      103      M        2       0       1     
    BerrState0          ck      103      M        1       0       1     
    BerrState1                  104      N        -       -       -     
    BerrState1          d       104      M        3       0       1     
    BerrState1          ar      104      M        2       0       1     
    BerrState1          ck      104      M        1       0       1     
    BerrState2                  105      N        -       -       -     
    BerrState2          d       105      M        4       0       1     
    BerrState2          ar      105      M        2       0       1     
    BerrState2          ck      105      M        1       0       1     
    BerrState3                  106      N        -       -       -     
    BerrState3          d       106      M        5       0       1     
    BerrState3          ar      106      M        2       0       1     
    BerrState3          ck      106      M        1       0       1     
    BerrState4                  107      N        -       -       -     
    BerrState4          d       107      M        6       0       1     
    BerrState4          ar      107      M        2       0       1     
    BerrState4          ck      107      M        1       0       1     
    BerrState5                  108      N        -       -       -     
    BerrState5          d       108      M        6       0       1     
    BerrState5          ar      108      M        2       0       1     
    BerrState5          ck      108      M        1       0       1     
    BootState0                  101      N        -       -       -     
    BootState0          d       101      M        2       0       1     
    BootState0          ar      101      M        1       0       1     
    BootState0          ck      101      M        1       0       1     
    BootState1                  102      N        -       -       -     
    BootState1          d       102      M        2       0       1     
    BootState1          ar      102      M        1       0       1     
    BootState1          ck      102      M        1       0       1     
    CI                          97       V        3       0       1     
    CPU_CLK                     90       V        -       -       -     
 !  DEV8SEL                     71       V        2       0       1     
 !  DS                          2        V        -       -       -     
 !  DS16_EVEN                   79       V        2       0       1     
 !  DS16_ODD                    80       V        4       0       1     
 !  DS32_LL                     78       V        5       0       1     
 !  DS32_ML                     77       V        5       0       1     
 !  DS32_MU                     76       V        4       0       1     
 !  DS32_UU                     75       V        2       0       1     
 !  DS8                         81       V        1       0       1     
    FC0                         6        V        -       -       -     
    FC1                         7        V        -       -       -     
    FC2                         8        V        -       -       -     
 !  FPUSEL                      68       V        -       -       -     
 !  FPU_PRESENT                 12       V        -       -       -     
    FRAMSEL                     0        I        2       -       -     
 !  FRAM_RD                     67       V        -       -       -     
 !  FRAM_WR                     65       V        -       -       -     
    IACK                        94       V        1       0       1     
 !  MMIOSEL                     70       V        2       0       1     
 !  RAMSEL                      69       V        2       0       1     
 !  RD8                         93       V        1       0       1     
 !  RESET                       89       V        -       -       -     
 !  ROMSEL                      72       V        6       0       1     
    RW                          5        V        -       -       -     
    SIZ0                        9        V        -       -       -     
    SIZ1                        10       V        -       -       -     
    STERM                       98       V        1       0       1     
 !  WR8                         92       V        1       0       1     


LEGEND    D : default variable         F : field      G : group
          I : intermediate variable    N : node       M : extended node
          U : undefined                V : variable   X : extended variable
          T : function

