/***************************TRANSMIT tx_o******************************/
module uart_tx (
    input  logic        clk,
    input  logic        rst,
    input  logic [7:0]  DLM, DLL,        // Baud rate divisor registers
    input  logic [7:0]  fifo_data_out,   // Data from TX FIFO
    input  logic        fifo_empty,      // FIFO empty flag
    output logic        tx_o,            // Serial transmit line
    output logic        fifo_rd_en       // FIFO read enable pulse
);

    // 1. Transmit State Machine
    typedef enum logic [1:0] {
        IDLE      = 2'b00,  // Line idle (high)
        START_BIT = 2'b01,  // Send start bit (0)
        DATA_BITS = 2'b10,  // Send 8 data bits (LSB first)
        STOP_BIT  = 2'b11   // Send stop bit (1)
    } tx_state_e;

    tx_state_e tx_state_c, tx_state_n;

    logic [7:0] tx_shift_reg;   // Holds byte being transmitted
    logic [2:0] tx_bit_counter; // Counts 0â€“7 data bits

    // 2. Baud Rate Generator (creates 1-cycle pulse per bit)
    wire [15:0] baud_divisor = {DLM, DLL};
    wire [31:0] rate_limit = (baud_divisor == 16'd0) ? 32'd1 
                                                     : {16'd0, baud_divisor};

    reg  [31:0] clk_counter;
    logic       tx_bit_clk_en;  // Bit timing enable pulse

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            clk_counter   <= 32'd0;
            tx_bit_clk_en <= 1'b0;
        end
        else begin
            if (clk_counter >= rate_limit - 1) begin
                clk_counter   <= 32'd0;
                tx_bit_clk_en <= 1'b1;  // Advance 1 bit
            end
            else begin
                clk_counter   <= clk_counter + 1;
                tx_bit_clk_en <= 1'b0;
            end
        end
    end

    // 3. FIFO Read Controller
    // Reads one byte from FIFO and stores it locally before transmission
    typedef enum logic {
        RD_IDLE = 1'b0,
        RD_WAIT = 1'b1
    } rd_state_e;

    rd_state_e rd_state_c;

    logic [7:0] fifo_data_reg;   // Latched FIFO byte
    logic       fifo_data_valid; // Indicates byte ready for TX

    wire fifo_data_consumed = (tx_state_c == START_BIT) && tx_bit_clk_en;

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            rd_state_c      <= RD_IDLE;
            fifo_rd_en      <= 1'b0;
            fifo_data_reg   <= 8'd0;
            fifo_data_valid <= 1'b0;
        end
        else begin
            fifo_rd_en <= 1'b0;  // Default

            case (rd_state_c)
                RD_IDLE: begin
                    // Request new byte if idle and FIFO has data
                    if ((tx_state_c == IDLE) && (!fifo_empty) && (!fifo_data_valid)) begin
                        fifo_rd_en <= 1'b1;
                        rd_state_c <= RD_WAIT;
                    end

                    if (fifo_data_consumed)
                        fifo_data_valid <= 1'b0;
                end

                RD_WAIT: begin
                    // Capture FIFO output on next clock
                    fifo_data_reg   <= fifo_data_out;
                    fifo_data_valid <= 1'b1;
                    rd_state_c      <= RD_IDLE;
                end
            endcase

            if (fifo_data_consumed)
                fifo_data_valid <= 1'b0;
        end
    end

    // 4. State + Shift Logic (advances on bit clock)
    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            tx_state_c     <= IDLE;
            tx_shift_reg   <= 8'b0;
            tx_bit_counter <= 3'd0;
        end
        else if (tx_bit_clk_en) begin
            tx_state_c <= tx_state_n;

            case (tx_state_c)
                IDLE: begin
                    tx_bit_counter <= 3'd0;
                end

                START_BIT: begin
                    // Load shift register at start of transmission
                    tx_shift_reg   <= fifo_data_reg;
                    tx_bit_counter <= 3'd0;
                end

                DATA_BITS: begin
                    // Shift right (LSB transmitted first)
                    tx_shift_reg   <= {1'b0, tx_shift_reg[7:1]};
                    tx_bit_counter <= tx_bit_counter + 1;
                end

                STOP_BIT: begin
                    tx_bit_counter <= 3'd0;
                end
            endcase
        end
    end

    // 5. Next-State Logic
    always_comb begin
        tx_state_n = tx_state_c;

        if (tx_bit_clk_en) begin
            case (tx_state_c)
                IDLE:
                    if (fifo_data_valid)
                        tx_state_n = START_BIT;

                START_BIT:
                    tx_state_n = DATA_BITS;

                DATA_BITS:
                    if (tx_bit_counter == 3'd7)
                        tx_state_n = STOP_BIT;

                STOP_BIT:
                    tx_state_n = IDLE;

                default:
                    tx_state_n = IDLE;
            endcase
        end
    end

    // 6. Serial Output Logic
    // Idle and stop bits are high, start bit is low
    assign tx_o =
        (tx_state_c == START_BIT) ? 1'b0 :
        (tx_state_c == DATA_BITS) ? tx_shift_reg[0] :
        1'b1;
endmodule
