// Seed: 861599732
module module_0;
  wire id_1;
  always_latch id_2 = ~1'h0;
  module_3 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wor   id_3
);
  always id_0 <= -1;
  module_0 modCall_1 ();
  wire id_5, id_6;
  wire id_7, id_8, id_9;
endmodule
module module_2 (
    input uwire id_0,
    output wire id_1,
    input tri id_2,
    input tri0 id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_3;
  integer id_2, id_3, id_4;
  assign id_3 = id_3;
  wire id_5;
endmodule
