#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 12:17:41 2024
# Process ID: 3616
# Current directory: C:/Development/SixteenShadesOfCpu/debug/FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18056 C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.xpr
# Log file: C:/Development/SixteenShadesOfCpu/debug/FPGA/vivado.log
# Journal file: C:/Development/SixteenShadesOfCpu/debug/FPGA\vivado.jou
# Running On        :DESKTOP-E8CIL9E
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 5600X 6-Core Processor             
# CPU Frequency     :3693 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17099 MB
# Swap memory       :9126 MB
# Total Virtual     :26226 MB
# Available Virtual :13909 MB
#-----------------------------------------------------------
start_gui
open_project C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/Moore.vhd] -no_script -reset -force -quiet
remove_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/Moore.vhd
export_ip_user_files -of_objects  [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/UART.vhd] -no_script -reset -force -quiet
remove_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/UART.vhd
export_ip_user_files -of_objects  [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/RX_SIM/new/MooreSim.vhd] -no_script -reset -force -quiet
remove_files  -fileset RX_SIM C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/RX_SIM/new/MooreSim.vhd
add_files -norecurse C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/RX_UART.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RX_UART [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close [ open C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/Debugger.vhd w ]
add_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/Debugger.vhd
update_compile_order -fileset sources_1
file mkdir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1
file mkdir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new
close [ open C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/constraints.xdc
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Debugger [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference RX_UART RX_UART_0
create_bd_cell -type module -reference Debugger Debugger_0
set_property location {0.5 -185 -138} [get_bd_cells RX_UART_0]
set_property location {1.5 181 -152} [get_bd_cells Debugger_0]
connect_bd_net [get_bd_pins RX_UART_0/data_output] [get_bd_pins Debugger_0/rx_data]
save_bd_design
update_module_reference design_1_Debugger_0_0
set_property location {2 182 -134} [get_bd_cells Debugger_0]
set_property location {2 180 -137} [get_bd_cells Debugger_0]
connect_bd_net [get_bd_pins RX_UART_0/data_valid] [get_bd_pins Debugger_0/rx_data_valid]
create_bd_port -dir O -from 3 -to 0 led
startgroup
connect_bd_net [get_bd_ports led] [get_bd_pins Debugger_0/led]
endgroup
set_property location {439 -141} [get_bd_ports led]
set_property location {424 -142} [get_bd_ports led]
create_bd_port -dir I CLK100MHZ
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins RX_UART_0/clk]
create_bd_port -dir I rx_data_in
set_property location {-373 -135} [get_bd_ports rx_data_in]
connect_bd_net [get_bd_ports rx_data_in] [get_bd_pins RX_UART_0/rx_serial_input]
set_property location {-366 -155} [get_bd_ports CLK100MHZ]
save_bd_design
create_fileset -simset Debugger
file mkdir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/Debugger/new
set_property SOURCE_SET sources_1 [get_filesets Debugger]
close [ open C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/Debugger/new/DebugSim.vhd w ]
add_files -fileset Debugger C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/Debugger/new/DebugSim.vhd
update_compile_order -fileset Debugger
make_wrapper -files [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DebugSim [get_filesets Debugger]
set_property top_lib xil_defaultlib [get_filesets Debugger]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset Debugger
launch_simulation -simset [get_filesets RX_SIM ]
source RX_Sim.tcl
run 2 ms
close_sim
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
close_sim
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property target_constrs_file C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_design
close_bd_design [get_bd_designs design_1]
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {mt25qu128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7a35t_0 ]]
close_hw_manager
open_bd_design {C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd}
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
open_bd_design {C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference TX_UART TX_UART_0
set_property location {2.5 482 -290} [get_bd_cells TX_UART_0]
set_property location {3 528 -260} [get_bd_cells TX_UART_0]
set_property location {440 -132} [get_bd_ports led]
set_property location {640 -140} [get_bd_ports led]
set_property location {1 -161 -290} [get_bd_cells TX_UART_0]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins TX_UART_0/clk]
create_bd_port -dir O tx_data_out
connect_bd_net [get_bd_ports tx_data_out] [get_bd_pins TX_UART_0/tx_output]
set_property location {636 -300} [get_bd_ports tx_data_out]
update_module_reference design_1_Debugger_0_0
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins Debugger_0/tx_data] [get_bd_pins TX_UART_0/data_in]
connect_bd_net [get_bd_pins Debugger_0/tx_data_valid] [get_bd_pins TX_UART_0/send]
set_property location {1 -180 -316} [get_bd_cells TX_UART_0]
update_module_reference design_1_Debugger_0_0
connect_bd_net [get_bd_pins TX_UART_0/send_valid] [get_bd_pins Debugger_0/tx_data_sended]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
update_module_reference design_1_Debugger_0_0
create_bd_port -dir I b1
set_property location {-393 -177} [get_bd_ports b1]
connect_bd_net [get_bd_ports b1] [get_bd_pins Debugger_0/b1]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins Debugger_0/clk]
set_property location {-392 -165} [get_bd_ports b1]
set_property location {-391 -203} [get_bd_ports b1]
set_property location {-394 -122} [get_bd_ports rx_data_in]
make_wrapper -files [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
current_wave_config {Untitled 3}
add_wave {{/DebugSim/EUT/TX_UART_0/send_valid}} 
current_wave_config {Untitled 3}
add_wave {{/DebugSim/EUT/TX_UART_0/data_in}} 
current_wave_config {Untitled 3}
add_wave {{/DebugSim/EUT/TX_UART_0/tx_output}} 
relaunch_sim
run 2 ms
relaunch_sim
run 2 ms
reset_run synth_1
update_module_reference design_1_RX_UART_0_0
update_module_reference design_1_TX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
update_module_reference design_1_Debugger_0_0
update_module_reference design_1_TX_UART_0_0
launch_runs synth_1 -jobs 12
update_module_reference design_1_TX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
close_sim
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
launch_simulation -simset [get_filesets Debugger ]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
current_wave_config {Untitled 4}
add_wave {{/DebugSim/EUT/TX_UART_0/send_valid}} 
current_wave_config {Untitled 4}
add_wave {{/DebugSim/EUT/TX_UART_0/tx_output}} 
relaunch_sim
run 2 ms
current_wave_config {Untitled 4}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/bit_counter}} 
relaunch_sim
run 2 ms
close_sim
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
current_wave_config {Untitled 5}
add_wave {{/DebugSim/EUT/TX_UART_0/send_valid}} 
current_wave_config {Untitled 5}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/bit_counter}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
update_module_reference design_1_TX_UART_0_0
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
relaunch_sim
run 2 ms
close_sim
update_module_reference design_1_TX_UART_0_0
delete_bd_objs [get_bd_nets Debugger_0_tx_data_valid]
connect_bd_net [get_bd_pins Debugger_0/tx_data_valid] [get_bd_pins TX_UART_0/data_valid]
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
save_bd_design
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
current_wave_config {Untitled 7}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/data_buffered}} 
current_wave_config {Untitled 7}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/send_valid}} 
relaunch_sim
run 2 ms
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 12
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_1_TX_UART_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
current_wave_config {Untitled 8}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/bit_counter}} 
current_wave_config {Untitled 8}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/data_buffered}} 
current_wave_config {Untitled 8}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/send_valid_s}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
update_module_reference design_1_TX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
relaunch_sim
run 2 ms
run 2 ms
current_wave_config {Untitled 9}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/data_buffered}} 
current_wave_config {Untitled 9}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/send_valid_s}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 10}
add_wave {{/DebugSim/EUT/Debugger_0/tx_data_valid}} 
relaunch_sim
run 2 ms
run 2 ms
current_wave_config {Untitled 10}
add_wave {{/DebugSim/EUT/TX_UART_0/data_valid}} 
close_sim
update_module_reference design_1_TX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
relaunch_sim
relaunch_sim
close_sim
launch_simulation -simset [get_filesets Debugger ]
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
close_sim
update_module_reference design_1_TX_UART_0_0
connect_bd_net [get_bd_pins TX_UART_0/send_data] [get_bd_pins Debugger_0/tx_data_valid]
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
close_sim
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 14}
add_wave {{/DebugSim/EUT/TX_UART_0/send_data}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
update_module_reference design_1_TX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 15}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/tx_clock}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 16}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/tx_clock}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 17}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/tx_clock}} 
current_wave_config {Untitled 17}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/current_state}} 
current_wave_config {Untitled 17}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/next_state}} 
run 2 ms
relaunch_sim
run 2 ms
run 2 ms
close_sim
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 18}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/current_state}} 
current_wave_config {Untitled 18}
add_wave {{/DebugSim/EUT/TX_UART_0/U0/tx_clock}} 
current_wave_config {Untitled 18}
add_wave {{/DebugSim/EUT/Debugger_0/tx_data_valid}} 
relaunch_sim
run 2 ms
run 2 ms
current_wave_config {Untitled 18}
add_wave {{/DebugSim/EUT/TX_UART_0/send_data}} 
close_sim
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
close_sim
reset_run synth_1
update_module_reference design_1_Debugger_0_0
update_module_reference design_1_TX_UART_0_0
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 20}
add_wave {{/DebugSim/EUT/RX_UART_0/rx_serial_input}} 
relaunch_sim
run 2 ms
run 2 ms
relaunch_sim
relaunch_sim
run 2 ms
run 2 ms
current_wave_config {Untitled 20}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/current_state}} 
current_wave_config {Untitled 20}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/next_state}} 
current_wave_config {Untitled 20}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/clock_cnt}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 21}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/current_state}} 
current_wave_config {Untitled 21}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/next_state}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
update_module_reference design_1_RX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 22}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/next_state}} 
current_wave_config {Untitled 22}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/current_state}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
launch_simulation -simset [get_filesets Debugger ]
launch_simulation -simset [get_filesets Debugger ]
launch_simulation -simset [get_filesets Debugger ]
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 23}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/current_state}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
update_module_reference design_1_RX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
close_sim
reset_run synth_1
update_module_reference design_1_Debugger_0_0
launch_runs synth_1 -jobs 12
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
delete_bd_objs [get_bd_nets Debugger_0_led] [get_bd_ports led]
save_bd_design
update_module_reference design_1_Debugger_0_0
update_module_reference design_1_Debugger_0_0
create_bd_port -dir O led0
create_bd_port -dir O led1
create_bd_port -dir O led2
create_bd_port -dir O led3
set_property location {640 -190} [get_bd_ports led0]
connect_bd_net [get_bd_ports led0] [get_bd_pins Debugger_0/led0]
connect_bd_net [get_bd_ports led1] [get_bd_pins Debugger_0/led1]
connect_bd_net [get_bd_ports led2] [get_bd_pins Debugger_0/led2]
connect_bd_net [get_bd_ports led3] [get_bd_pins Debugger_0/led3]
set_property location {636 -171} [get_bd_ports led1]
set_property location {648 -154} [get_bd_ports led2]
set_property location {649 -127} [get_bd_ports led3]
save_bd_design
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
update_module_reference design_1_RX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
open_run impl_1
close_design
update_module_reference design_1_RX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
launch_simulation -simset [get_filesets Debugger ]
update_module_reference design_1_Debugger_0_0
delete_bd_objs [get_bd_nets Debugger_0_led0] [get_bd_ports led0]
delete_bd_objs [get_bd_nets Debugger_0_led1] [get_bd_ports led1]
delete_bd_objs [get_bd_nets Debugger_0_led2] [get_bd_ports led2]
delete_bd_objs [get_bd_nets Debugger_0_led3] [get_bd_ports led3]
create_bd_port -dir O -from 3 -to 0 led
connect_bd_net [get_bd_ports led] [get_bd_pins Debugger_0/led]
set_property location {645 -168} [get_bd_ports led]
set_property location {640 -155} [get_bd_ports led]
set_property location {644 -156} [get_bd_ports led]
save_bd_design
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
current_wave_config {Untitled 25}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/current_state}} 
current_wave_config {Untitled 25}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/data_valid}} 
current_wave_config {Untitled 25}
add_wave {{/DebugSim/EUT/RX_UART_0/U0/data_out}} 
relaunch_sim
run 2 ms
run 2 ms
close_sim
update_module_reference design_1_RX_UART_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target Simulation [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets Debugger ]
source DebugSim.tcl
run 2 ms
run 2 ms
reset_run synth_1
launch_runs synth_1 -jobs 12
close_sim
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
update_module_reference design_1_Debugger_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
close [ open C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/LoopBack.vhd w ]
add_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/LoopBack.vhd
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets b1_1] [get_bd_ports b1]
delete_bd_objs [get_bd_nets Debugger_0_led] [get_bd_ports led]
delete_bd_objs [get_bd_nets Debugger_0_tx_data] [get_bd_nets Debugger_0_tx_data_valid] [get_bd_nets RX_UART_0_data_output] [get_bd_nets RX_UART_0_data_valid] [get_bd_nets TX_UART_0_send_valid] [get_bd_cells Debugger_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference LoopBack LoopBack_0
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins LoopBack_0/clk]
connect_bd_net [get_bd_pins RX_UART_0/data_output] [get_bd_pins LoopBack_0/rx_data]
connect_bd_net [get_bd_pins RX_UART_0/data_valid] [get_bd_pins LoopBack_0/rx_data_valid]
connect_bd_net [get_bd_pins LoopBack_0/tx_send_valid] [get_bd_pins TX_UART_0/send_valid]
connect_bd_net [get_bd_pins TX_UART_0/data_in] [get_bd_pins LoopBack_0/tx_data]
connect_bd_net [get_bd_pins LoopBack_0/tx_data_valid] [get_bd_pins TX_UART_0/send_data]
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_LoopBack_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
close [ open C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/NANDLAND_RX.vhd w ]
add_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/NANDLAND_RX.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference UART_RX UART_RX_0
set_property location {1 -172 -464} [get_bd_cells UART_RX_0]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins UART_RX_0/i_Clk]
connect_bd_net [get_bd_ports rx_data_in] [get_bd_pins UART_RX_0/i_RX_Serial]
set_property location {1 -185 -12} [get_bd_cells UART_RX_0]
delete_bd_objs [get_bd_nets RX_UART_0_data_valid]
delete_bd_objs [get_bd_nets RX_UART_0_data_output] [get_bd_cells RX_UART_0]
connect_bd_net [get_bd_pins UART_RX_0/o_RX_DV] [get_bd_pins LoopBack_0/rx_data_valid]
connect_bd_net [get_bd_pins UART_RX_0/o_RX_Byte] [get_bd_pins LoopBack_0/rx_data]
update_compile_order -fileset sources_1
save_bd_design
update_compile_order -fileset sources_1
update_module_reference design_1_UART_RX_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_LoopBack_0_0_synth_1 design_1_TX_UART_0_0_synth_1 design_1_UART_RX_0_0_synth_1 -jobs 12
wait_on_run design_1_LoopBack_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
wait_on_run design_1_UART_RX_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
open_run synth_1 -name synth_1
close [ open C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/loop_signal.vhd w ]
add_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/loop_signal.vhd
update_compile_order -fileset sources_1
create_bd_design "design_2"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference loop_signal loop_signal_0
close [ open C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/loop_signal_xdc.xdc w ]
add_files -fileset constrs_1 C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/loop_signal_xdc.xdc
create_bd_port -dir O tx_data_out
create_bd_port -dir I rx_data_in
connect_bd_net [get_bd_ports rx_data_in] [get_bd_pins loop_signal_0/rx_in]
connect_bd_net [get_bd_ports tx_data_out] [get_bd_pins loop_signal_0/tx_out]
make_wrapper -files [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_2/design_2.bd] -top
add_files -norecurse c:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_2_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
set_property target_constrs_file C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/loop_signal_xdc.xdc [current_fileset -constrset]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_2/design_2.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs design_2_loop_signal_0_0_synth_1 -jobs 12
reset_run synth_1
reset_run design_2_loop_signal_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_2_loop_signal_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_2_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_bd_design {C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets UART_RX_0_o_RX_Byte] [get_bd_nets UART_RX_0_o_RX_DV] [get_bd_nets LoopBack_0_tx_data] [get_bd_nets LoopBack_0_tx_data_valid] [get_bd_nets TX_UART_0_send_valid] [get_bd_cells LoopBack_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets rx_data_in_1] [get_bd_cells UART_RX_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Debugger Debugger_0
create_bd_cell -type module -reference RX_UART RX_UART_0
connect_bd_net [get_bd_ports rx_data_in] [get_bd_pins RX_UART_0/rx_serial_input]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins RX_UART_0/clk]
connect_bd_net [get_bd_pins RX_UART_0/data_output] [get_bd_pins Debugger_0/rx_data]
connect_bd_net [get_bd_pins RX_UART_0/data_valid] [get_bd_pins Debugger_0/rx_data_valid]
connect_bd_net [get_bd_pins Debugger_0/tx_data_sended] [get_bd_pins TX_UART_0/send_valid]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins Debugger_0/clk]
connect_bd_net [get_bd_pins Debugger_0/tx_data_valid] [get_bd_pins TX_UART_0/send_data]
connect_bd_net [get_bd_pins Debugger_0/tx_data] [get_bd_pins TX_UART_0/data_in]
create_bd_port -dir O -from 3 -to 0 led
connect_bd_net [get_bd_ports led] [get_bd_pins Debugger_0/led]
create_bd_port -dir I b1
connect_bd_net [get_bd_ports b1] [get_bd_pins Debugger_0/b1]
save_bd_design
set_property target_constrs_file C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
update_compile_order -fileset sources_1
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Debugger_0_0_synth_1 design_1_RX_UART_0_0_synth_1 design_1_TX_UART_0_0_synth_1 -jobs 12
wait_on_run design_1_Debugger_0_0_synth_1
wait_on_run design_1_RX_UART_0_0_synth_1
wait_on_run design_1_TX_UART_0_0_synth_1
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
current_bd_design [get_bd_designs design_2]
close_bd_design [get_bd_designs design_2]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw_manager
export_ip_user_files -of_objects  [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/LoopBack.vhd] -no_script -reset -force -quiet
remove_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/LoopBack.vhd
file delete -force C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/LoopBack.vhd
export_ip_user_files -of_objects  [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/NANDLAND_RX.vhd] -no_script -reset -force -quiet
remove_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/NANDLAND_RX.vhd
file delete -force C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/NANDLAND_RX.vhd
export_ip_user_files -of_objects  [get_files c:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
file delete -force c:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
export_ip_user_files -of_objects  [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/loop_signal_xdc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/loop_signal_xdc.xdc
file delete -force C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/constrs_1/new/loop_signal_xdc.xdc
export_ip_user_files -of_objects  [get_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_2/design_2.bd] -no_script -reset -force -quiet
remove_files  C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_2/design_2.bd
file delete -force C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/bd/design_2
file delete -force c:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.gen/sources_1/bd/design_2
