Command: vcs -full64 -sverilog -Mupdate -timescale=1ns/10ps -o vsim -top tb_top -f \
/home/ICer/AMBA/rtl/async/sim.f -l /home/ICer/AMBA/rtl/async/run/comp.log -debug_all \
-lca -kdb
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Mon Mar  6 12:53:04 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '/home/ICer/AMBA/rtl/async/tb_top.v'
Parsing design file '/home/ICer/AMBA/rtl/async/ff_async.v'
Top Level Modules:
       tb_top
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb_top
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../vsim.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../vsim ]; then chmod -x ../vsim; fi
g++  -o ../vsim    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/vsim.daidir/ -Wl,-rpath=./vsim.daidir/ \
-Wl,-rpath='$ORIGIN'/vsim.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/home/synopsys/vcs/O-2018.09-SP2/linux64/lib     _35075_archive_1.so _prev_archive_1.so \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
-lvcsnew -lsimprofile -luclinative /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../vsim up to date
CPU time: .189 seconds to compile + .115 seconds to elab + .139 seconds to link
