[2025-09-17 00:30:23] START suite=qualcomm_srv trace=srv418_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv418_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2640335 heartbeat IPC: 3.787 cumulative IPC: 3.787 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5051274 heartbeat IPC: 4.148 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5051274 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5051274 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13636403 heartbeat IPC: 1.165 cumulative IPC: 1.165 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22283046 heartbeat IPC: 1.157 cumulative IPC: 1.161 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30670107 heartbeat IPC: 1.192 cumulative IPC: 1.171 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39099073 heartbeat IPC: 1.186 cumulative IPC: 1.175 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 47939362 heartbeat IPC: 1.131 cumulative IPC: 1.166 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 56544279 heartbeat IPC: 1.162 cumulative IPC: 1.165 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 65202296 heartbeat IPC: 1.155 cumulative IPC: 1.164 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73751876 heartbeat IPC: 1.17 cumulative IPC: 1.164 (Simulation time: 00 hr 10 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv418_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 82416246 heartbeat IPC: 1.154 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 37 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 86224818 cumulative IPC: 1.16 (Simulation time: 00 hr 12 min 47 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 86224818 cumulative IPC: 1.16 (Simulation time: 00 hr 12 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv418_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.16 instructions: 100000001 cycles: 86224818
CPU 0 Branch Prediction Accuracy: 91.29% MPKI: 15.38 Average ROB Occupancy at Mispredict: 27.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2888
BRANCH_INDIRECT: 0.4193
BRANCH_CONDITIONAL: 12.94
BRANCH_DIRECT_CALL: 0.7174
BRANCH_INDIRECT_CALL: 0.51
BRANCH_RETURN: 0.5058


====Backend Stall Breakdown====
ROB_STALL: 189396
LQ_STALL: 0
SQ_STALL: 541951


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 170.52032
REPLAY_LOAD: 77.985916
NON_REPLAY_LOAD: 17.296692

== Total ==
ADDR_TRANS: 20974
REPLAY_LOAD: 11074
NON_REPLAY_LOAD: 157348

== Counts ==
ADDR_TRANS: 123
REPLAY_LOAD: 142
NON_REPLAY_LOAD: 9097

cpu0->cpu0_STLB TOTAL        ACCESS:    1783897 HIT:    1778600 MISS:       5297 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1783897 HIT:    1778600 MISS:       5297 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 198.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7733402 HIT:    6740096 MISS:     993306 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6252600 HIT:    5464741 MISS:     787859 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     544345 HIT:     364230 MISS:     180115 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     926708 HIT:     909913 MISS:      16795 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9749 HIT:       1212 MISS:       8537 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14425898 HIT:    8041065 MISS:    6384833 MSHR_MERGE:    1533142
cpu0->cpu0_L1I LOAD         ACCESS:   14425898 HIT:    8041065 MISS:    6384833 MSHR_MERGE:    1533142
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29940674 HIT:   26589067 MISS:    3351607 MSHR_MERGE:    1396575
cpu0->cpu0_L1D LOAD         ACCESS:   16923935 HIT:   15180101 MISS:    1743834 MSHR_MERGE:     342920
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13005674 HIT:   11407667 MISS:    1598007 MSHR_MERGE:    1053638
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11065 HIT:       1299 MISS:       9766 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.11 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12078029 HIT:   10348230 MISS:    1729799 MSHR_MERGE:     868010
cpu0->cpu0_ITLB LOAD         ACCESS:   12078029 HIT:   10348230 MISS:    1729799 MSHR_MERGE:     868010
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.135 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28324753 HIT:   27096503 MISS:    1228250 MSHR_MERGE:     306142
cpu0->cpu0_DTLB LOAD         ACCESS:   28324753 HIT:   27096503 MISS:    1228250 MSHR_MERGE:     306142
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.023 cycles
cpu0->LLC TOTAL        ACCESS:    1236037 HIT:    1166541 MISS:      69496 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     787859 HIT:     761692 MISS:      26167 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     180115 HIT:     141403 MISS:      38712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     259526 HIT:     259307 MISS:        219 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8537 HIT:       4139 MISS:       4398 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3885
  ROW_BUFFER_MISS:      65388
  AVG DBUS CONGESTED CYCLE: 3.641
Channel 0 WQ ROW_BUFFER_HIT:       1676
  ROW_BUFFER_MISS:      33600
  FULL:          0
Channel 0 REFRESHES ISSUED:       7186

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540474       411588        85531         5031
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6          288          435          243
  STLB miss resolved @ L2C                0          283          251          645          177
  STLB miss resolved @ LLC                0          227          456         2126          912
  STLB miss resolved @ MEM                0            4          287         1989         2409

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             152257        51051      1153666       117670          628
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          234          141           53
  STLB miss resolved @ L2C                0          168          215           78            5
  STLB miss resolved @ LLC                0           95          267          561           97
  STLB miss resolved @ MEM                0            1          136          342          165
[2025-09-17 00:43:10] END   suite=qualcomm_srv trace=srv418_ap (rc=0)
