// Seed: 243757457
module module_0 (
    output tri0 id_0,
    input  wire id_1
);
  assign id_0 = 1 - id_1;
endmodule
module module_1 (
    input uwire id_0
    , id_12,
    input tri0 id_1,
    output wire id_2,
    output tri1 id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output wor id_9,
    output wor id_10
);
  final $display(1);
  wire id_13;
  integer id_14;
  module_0(
      id_3, id_4
  );
  wire id_15;
endmodule
