#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c9572f6600 .scope module, "control_unit_tb" "control_unit_tb" 2 1;
 .timescale 0 0;
v000001c957352c90_0 .net "ALUOp", 1 0, L_000001c9573521f0;  1 drivers
v000001c957352b50_0 .net "ALUSrc", 0 0, L_000001c957352290;  1 drivers
v000001c957352d30_0 .net "Branch", 0 0, L_000001c9573525b0;  1 drivers
v000001c957352830_0 .net "MemRead", 0 0, L_000001c957352010;  1 drivers
v000001c957352dd0_0 .net "MemWrite", 0 0, L_000001c957352150;  1 drivers
v000001c957352470_0 .net "MemtoReg", 0 0, L_000001c957352a10;  1 drivers
v000001c957352f10_0 .net "RegWrite", 0 0, L_000001c9573520b0;  1 drivers
v000001c957352e70_0 .var "op", 6 0;
S_000001c9572bd390 .scope module, "uc1" "control_unit" 2 7, 3 1 0, S_000001c9572f6600;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000001c9572baf40_0 .net "ALUOp", 1 0, L_000001c9573521f0;  alias, 1 drivers
v000001c9572d28d0_0 .net "ALUSrc", 0 0, L_000001c957352290;  alias, 1 drivers
v000001c9572bd520_0 .net "Branch", 0 0, L_000001c9573525b0;  alias, 1 drivers
v000001c9572bd5c0_0 .net "MemRead", 0 0, L_000001c957352010;  alias, 1 drivers
v000001c9572bd660_0 .net "MemWrite", 0 0, L_000001c957352150;  alias, 1 drivers
v000001c9572bd700_0 .net "MemtoReg", 0 0, L_000001c957352a10;  alias, 1 drivers
v000001c9572f7a40_0 .net "RegWrite", 0 0, L_000001c9573520b0;  alias, 1 drivers
v000001c9572f7ae0_0 .net *"_ivl_9", 7 0, v000001c9572f7b80_0;  1 drivers
v000001c9572f7b80_0 .var "control_signals", 7 0;
v000001c957352bf0_0 .net "op", 6 0, v000001c957352e70_0;  1 drivers
E_000001c9573089f0 .event anyedge, v000001c957352bf0_0;
L_000001c957352290 .part v000001c9572f7b80_0, 7, 1;
L_000001c957352a10 .part v000001c9572f7b80_0, 6, 1;
L_000001c9573520b0 .part v000001c9572f7b80_0, 5, 1;
L_000001c957352010 .part v000001c9572f7b80_0, 4, 1;
L_000001c957352150 .part v000001c9572f7b80_0, 3, 1;
L_000001c9573525b0 .part v000001c9572f7b80_0, 2, 1;
L_000001c9573521f0 .part v000001c9572f7b80_0, 0, 2;
    .scope S_000001c9572bd390;
T_0 ;
    %wait E_000001c9573089f0;
    %load/vec4 v000001c957352bf0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001c9572f7b80_0, 0, 8;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v000001c9572f7b80_0, 0, 8;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001c9572f7b80_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 200, 64, 8;
    %store/vec4 v000001c9572f7b80_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 69, 64, 8;
    %store/vec4 v000001c9572f7b80_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c9572f7b80_0, 0, 8;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c9572f6600;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "control_unit.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c9572f6600 {0 0 0};
    %vpi_call 2 14 "$monitor", "ALUSrc = %b, MemtoReg = %b, RegWrite = %b, MemRead = %b, MemWrite = %b, Branch = %b, ALUOp = %b", v000001c957352b50_0, v000001c957352470_0, v000001c957352f10_0, v000001c957352830_0, v000001c957352dd0_0, v000001c957352d30_0, v000001c957352c90_0 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001c957352e70_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001c957352e70_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001c957352e70_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001c957352e70_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001c957352e70_0, 0, 7;
    %delay 5, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "control_unit_tb.v";
    "control_unit.v";
