// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_gramschmidt_kernel_gramschmidt,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.960760,HLS_SYN_LAT=15121,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=10939,HLS_SYN_LUT=13973,HLS_VERSION=2023_1_1}" *)

module kernel_gramschmidt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_we1,
        A_d1,
        A_q1,
        R_address0,
        R_ce0,
        R_we0,
        R_d0,
        Q_address0,
        Q_ce0,
        Q_we0,
        Q_d0,
        Q_q0,
        Q_address1,
        Q_ce1,
        Q_q1
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_state3 = 39'd4;
parameter    ap_ST_fsm_state4 = 39'd8;
parameter    ap_ST_fsm_state5 = 39'd16;
parameter    ap_ST_fsm_state6 = 39'd32;
parameter    ap_ST_fsm_state7 = 39'd64;
parameter    ap_ST_fsm_state8 = 39'd128;
parameter    ap_ST_fsm_state9 = 39'd256;
parameter    ap_ST_fsm_state10 = 39'd512;
parameter    ap_ST_fsm_state11 = 39'd1024;
parameter    ap_ST_fsm_state12 = 39'd2048;
parameter    ap_ST_fsm_state13 = 39'd4096;
parameter    ap_ST_fsm_state14 = 39'd8192;
parameter    ap_ST_fsm_state15 = 39'd16384;
parameter    ap_ST_fsm_state16 = 39'd32768;
parameter    ap_ST_fsm_state17 = 39'd65536;
parameter    ap_ST_fsm_state18 = 39'd131072;
parameter    ap_ST_fsm_state19 = 39'd262144;
parameter    ap_ST_fsm_state20 = 39'd524288;
parameter    ap_ST_fsm_state21 = 39'd1048576;
parameter    ap_ST_fsm_state22 = 39'd2097152;
parameter    ap_ST_fsm_state23 = 39'd4194304;
parameter    ap_ST_fsm_state24 = 39'd8388608;
parameter    ap_ST_fsm_state25 = 39'd16777216;
parameter    ap_ST_fsm_state26 = 39'd33554432;
parameter    ap_ST_fsm_state27 = 39'd67108864;
parameter    ap_ST_fsm_state28 = 39'd134217728;
parameter    ap_ST_fsm_state29 = 39'd268435456;
parameter    ap_ST_fsm_state30 = 39'd536870912;
parameter    ap_ST_fsm_state31 = 39'd1073741824;
parameter    ap_ST_fsm_state32 = 39'd2147483648;
parameter    ap_ST_fsm_state33 = 39'd4294967296;
parameter    ap_ST_fsm_state34 = 39'd8589934592;
parameter    ap_ST_fsm_state35 = 39'd17179869184;
parameter    ap_ST_fsm_state36 = 39'd34359738368;
parameter    ap_ST_fsm_state37 = 39'd68719476736;
parameter    ap_ST_fsm_state38 = 39'd137438953472;
parameter    ap_ST_fsm_state39 = 39'd274877906944;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [9:0] A_address1;
output   A_ce1;
output   A_we1;
output  [31:0] A_d1;
input  [31:0] A_q1;
output  [9:0] R_address0;
output   R_ce0;
output   R_we0;
output  [31:0] R_d0;
output  [9:0] Q_address0;
output   Q_ce0;
output   Q_we0;
output  [31:0] Q_d0;
input  [31:0] Q_q0;
output  [9:0] Q_address1;
output   Q_ce1;
input  [31:0] Q_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] A_address0;
reg A_ce0;
reg A_we0;
reg A_ce1;
reg A_we1;
reg[9:0] R_address0;
reg R_ce0;
reg R_we0;
reg[31:0] R_d0;
reg[9:0] Q_address0;
reg Q_ce0;
reg Q_we0;
reg[9:0] Q_address1;
reg Q_ce1;

(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] k_1_reg_705;
wire    ap_CS_fsm_state2;
wire   [23:0] grp_sqrt_fixed_32_16_s_fu_302_ap_return;
reg   [23:0] ref_tmp_reg_726;
wire    ap_CS_fsm_state23;
wire   [23:0] select_ln31_fu_386_p3;
reg   [23:0] select_ln31_reg_732;
wire    ap_CS_fsm_state24;
wire   [9:0] zext_ln30_5_fu_393_p1;
reg   [9:0] zext_ln30_5_reg_738;
wire    ap_CS_fsm_state25;
wire   [9:0] sub_ln30_fu_414_p2;
reg   [9:0] sub_ln30_reg_745;
wire    ap_CS_fsm_state27;
wire   [6:0] zext_ln30_2_fu_453_p1;
reg   [6:0] zext_ln30_2_reg_760;
wire    ap_CS_fsm_state28;
reg   [31:0] Q_load_reg_776;
reg   [31:0] Q_load_1_reg_781;
wire   [7:0] zext_ln30_3_fu_478_p1;
reg   [7:0] zext_ln30_3_reg_786;
wire    ap_CS_fsm_state29;
reg   [31:0] Q_load_2_reg_803;
reg   [31:0] Q_load_3_reg_808;
wire    ap_CS_fsm_state30;
reg   [31:0] Q_load_4_reg_823;
reg   [31:0] Q_load_5_reg_828;
wire   [8:0] zext_ln30_1_fu_527_p1;
reg   [8:0] zext_ln30_1_reg_833;
wire    ap_CS_fsm_state31;
reg   [31:0] Q_load_6_reg_850;
reg   [31:0] Q_load_7_reg_855;
wire    ap_CS_fsm_state32;
reg   [31:0] Q_load_8_reg_870;
reg   [31:0] Q_load_9_reg_875;
wire    ap_CS_fsm_state33;
reg   [31:0] Q_load_10_reg_890;
reg   [31:0] Q_load_11_reg_895;
wire    ap_CS_fsm_state34;
reg   [31:0] Q_load_12_reg_910;
reg   [31:0] Q_load_13_reg_915;
wire    ap_CS_fsm_state35;
reg   [31:0] Q_load_14_reg_930;
reg   [31:0] Q_load_15_reg_935;
wire    ap_CS_fsm_state36;
reg   [31:0] Q_load_16_reg_950;
reg   [31:0] Q_load_17_reg_955;
reg   [31:0] Q_load_18_reg_960;
wire    ap_CS_fsm_state37;
reg   [31:0] Q_load_19_reg_965;
reg   [4:0] indvars_iv467_load_reg_970;
wire    ap_CS_fsm_state38;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_done;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_idle;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_ready;
wire   [9:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_A_address0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_A_ce0;
wire   [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_nrm_out;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_nrm_out_ap_vld;
wire  signed [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_din0;
wire  signed [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_din1;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_ce;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_done;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_idle;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_ready;
wire   [9:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_A_address0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_A_ce0;
wire   [9:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_address0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_ce0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_we0;
wire   [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_d0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_done;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_idle;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_ready;
wire   [9:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_address0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_ce0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_we0;
wire   [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_d0;
wire   [9:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_address1;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_ce1;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_we1;
wire   [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_d1;
wire   [9:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_address0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_ce0;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_we0;
wire   [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_d0;
wire  signed [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_din0;
wire  signed [31:0] grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_din1;
wire    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_ce;
reg    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start_reg;
wire    ap_CS_fsm_state26;
reg    grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start_reg;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln30_7_fu_426_p1;
wire   [63:0] zext_ln34_fu_435_p1;
wire   [63:0] zext_ln38_fu_448_p1;
wire   [63:0] zext_ln38_24_fu_462_p1;
wire   [63:0] zext_ln38_25_fu_473_p1;
wire   [63:0] zext_ln38_26_fu_487_p1;
wire   [63:0] zext_ln38_27_fu_498_p1;
wire   [63:0] zext_ln38_28_fu_508_p1;
wire   [63:0] zext_ln38_29_fu_522_p1;
wire   [63:0] zext_ln38_30_fu_536_p1;
wire   [63:0] zext_ln38_31_fu_547_p1;
wire   [63:0] zext_ln38_32_fu_557_p1;
wire   [63:0] zext_ln38_33_fu_567_p1;
wire   [63:0] zext_ln38_34_fu_577_p1;
wire   [63:0] zext_ln38_35_fu_591_p1;
wire   [63:0] zext_ln38_36_fu_605_p1;
wire   [63:0] zext_ln38_37_fu_619_p1;
wire   [63:0] zext_ln38_38_fu_635_p1;
wire   [63:0] zext_ln38_39_fu_645_p1;
wire   [63:0] zext_ln38_40_fu_655_p1;
wire   [63:0] zext_ln38_41_fu_665_p1;
reg   [4:0] indvars_iv467_fu_100;
wire   [4:0] add_ln25_fu_674_p2;
reg   [4:0] k_fu_104;
wire   [4:0] add_ln34_fu_366_p2;
wire   [0:0] icmp_ln34_fu_360_p2;
wire   [31:0] zext_ln30_fu_431_p1;
wire   [0:0] icmp_ln31_fu_381_p2;
wire   [5:0] tmp_52_fu_403_p3;
wire   [9:0] tmp_fu_396_p3;
wire   [9:0] zext_ln30_6_fu_410_p1;
wire   [9:0] add_ln30_fu_420_p2;
wire   [5:0] zext_ln30_4_fu_439_p1;
wire   [5:0] add_ln38_19_fu_442_p2;
wire   [6:0] add_ln38_20_fu_456_p2;
wire   [6:0] add_ln38_21_fu_467_p2;
wire   [7:0] add_ln38_22_fu_481_p2;
wire   [7:0] add_ln38_23_fu_492_p2;
wire   [7:0] add_ln38_24_fu_503_p2;
wire   [6:0] add_ln38_25_fu_513_p2;
wire  signed [7:0] sext_ln38_fu_518_p1;
wire   [8:0] add_ln38_26_fu_530_p2;
wire   [8:0] add_ln38_27_fu_541_p2;
wire   [8:0] add_ln38_28_fu_552_p2;
wire   [8:0] add_ln38_29_fu_562_p2;
wire   [8:0] add_ln38_30_fu_572_p2;
wire   [7:0] add_ln38_31_fu_582_p2;
wire  signed [8:0] sext_ln38_44_fu_587_p1;
wire   [7:0] add_ln38_32_fu_596_p2;
wire  signed [8:0] sext_ln38_45_fu_601_p1;
wire   [6:0] add_ln38_33_fu_610_p2;
wire  signed [8:0] sext_ln38_46_fu_615_p1;
wire   [5:0] tmp_53_fu_624_p3;
wire  signed [8:0] sext_ln38_47_fu_631_p1;
wire   [9:0] add_ln38_34_fu_640_p2;
wire   [9:0] add_ln38_35_fu_650_p2;
wire   [9:0] add_ln38_36_fu_660_p2;
wire   [47:0] grp_fu_975_p2;
reg  signed [31:0] grp_fu_975_p0;
reg  signed [31:0] grp_fu_975_p1;
reg    grp_fu_975_ce;
reg   [38:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'd1;
#0 grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start_reg = 1'b0;
#0 grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start_reg = 1'b0;
#0 grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start_reg = 1'b0;
end

kernel_gramschmidt_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2 grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start),
    .ap_done(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_done),
    .ap_idle(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_idle),
    .ap_ready(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_ready),
    .zext_ln34(k_1_reg_705),
    .A_address0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_A_address0),
    .A_ce0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_A_ce0),
    .A_q0(A_q0),
    .nrm_out(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_nrm_out),
    .nrm_out_ap_vld(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_nrm_out_ap_vld),
    .grp_fu_975_p_din0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_din0),
    .grp_fu_975_p_din1(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_din1),
    .grp_fu_975_p_dout0(grp_fu_975_p2),
    .grp_fu_975_p_ce(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_ce)
);

kernel_gramschmidt_sqrt_fixed_32_16_s grp_sqrt_fixed_32_16_s_fu_302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_val(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_nrm_out),
    .ap_return(grp_sqrt_fixed_32_16_s_fu_302_ap_return)
);

kernel_gramschmidt_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3 grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start),
    .ap_done(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_done),
    .ap_idle(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_idle),
    .ap_ready(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_ready),
    .zext_ln34(k_1_reg_705),
    .A_address0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_A_address0),
    .A_ce0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_A_ce0),
    .A_q0(A_q0),
    .Q_address0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_address0),
    .Q_ce0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_ce0),
    .Q_we0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_we0),
    .Q_d0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_d0),
    .conv_i236_cast21(select_ln31_reg_732)
);

kernel_gramschmidt_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4 grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start),
    .ap_done(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_done),
    .ap_idle(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_idle),
    .ap_ready(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_ready),
    .zext_ln34_1(indvars_iv467_load_reg_970),
    .A_address0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_address0),
    .A_ce0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_ce0),
    .A_we0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_we0),
    .A_d0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_d0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_address1),
    .A_ce1(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_ce1),
    .A_we1(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_we1),
    .A_d1(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_d1),
    .A_q1(A_q1),
    .sub_ln30(sub_ln30_reg_745),
    .R_address0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_address0),
    .R_ce0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_ce0),
    .R_we0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_we0),
    .R_d0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_d0),
    .sext_ln38(Q_load_reg_776),
    .sext_ln38_1(Q_load_1_reg_781),
    .sext_ln38_2(Q_load_2_reg_803),
    .sext_ln38_3(Q_load_3_reg_808),
    .sext_ln38_4(Q_load_4_reg_823),
    .sext_ln38_5(Q_load_5_reg_828),
    .sext_ln38_6(Q_load_6_reg_850),
    .sext_ln38_7(Q_load_7_reg_855),
    .sext_ln38_8(Q_load_8_reg_870),
    .sext_ln38_9(Q_load_9_reg_875),
    .sext_ln38_10(Q_load_10_reg_890),
    .sext_ln38_11(Q_load_11_reg_895),
    .sext_ln38_12(Q_load_12_reg_910),
    .sext_ln38_13(Q_load_13_reg_915),
    .sext_ln38_14(Q_load_14_reg_930),
    .sext_ln38_15(Q_load_15_reg_935),
    .sext_ln38_16(Q_load_16_reg_950),
    .sext_ln38_17(Q_load_17_reg_955),
    .sext_ln38_18(Q_load_18_reg_960),
    .sext_ln34(Q_load_19_reg_965),
    .grp_fu_975_p_din0(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_din0),
    .grp_fu_975_p_din1(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_din1),
    .grp_fu_975_p_dout0(grp_fu_975_p2),
    .grp_fu_975_p_ce(grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_ce)
);

kernel_gramschmidt_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_975_p0),
    .din1(grp_fu_975_p1),
    .ce(grp_fu_975_ce),
    .dout(grp_fu_975_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_ready == 1'b1)) begin
            grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_ready == 1'b1)) begin
            grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_ready == 1'b1)) begin
            grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv467_fu_100 <= 5'd1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        indvars_iv467_fu_100 <= add_ln25_fu_674_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_104 <= 5'd0;
    end else if (((icmp_ln34_fu_360_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_fu_104 <= add_ln34_fu_366_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        Q_load_10_reg_890 <= Q_q1;
        Q_load_11_reg_895 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        Q_load_12_reg_910 <= Q_q1;
        Q_load_13_reg_915 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        Q_load_14_reg_930 <= Q_q1;
        Q_load_15_reg_935 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        Q_load_16_reg_950 <= Q_q1;
        Q_load_17_reg_955 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        Q_load_18_reg_960 <= Q_q1;
        Q_load_19_reg_965 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        Q_load_1_reg_781 <= Q_q0;
        Q_load_reg_776 <= Q_q1;
        zext_ln30_2_reg_760[4 : 0] <= zext_ln30_2_fu_453_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        Q_load_2_reg_803 <= Q_q1;
        Q_load_3_reg_808 <= Q_q0;
        zext_ln30_3_reg_786[4 : 0] <= zext_ln30_3_fu_478_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Q_load_4_reg_823 <= Q_q1;
        Q_load_5_reg_828 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        Q_load_6_reg_850 <= Q_q1;
        Q_load_7_reg_855 <= Q_q0;
        zext_ln30_1_reg_833[4 : 0] <= zext_ln30_1_fu_527_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        Q_load_8_reg_870 <= Q_q1;
        Q_load_9_reg_875 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        indvars_iv467_load_reg_970 <= indvars_iv467_fu_100;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        k_1_reg_705 <= k_fu_104;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ref_tmp_reg_726 <= grp_sqrt_fixed_32_16_s_fu_302_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        select_ln31_reg_732 <= select_ln31_fu_386_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sub_ln30_reg_745[9 : 1] <= sub_ln30_fu_414_p2[9 : 1];
        zext_ln30_5_reg_738[4 : 0] <= zext_ln30_5_fu_393_p1[4 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        A_address0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        A_address0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        A_ce0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        A_ce0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_ce0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        A_ce1 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        A_we0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        A_we1 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_we1;
    end else begin
        A_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        Q_address0 = zext_ln38_41_fu_665_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        Q_address0 = zext_ln38_39_fu_645_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        Q_address0 = zext_ln38_37_fu_619_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        Q_address0 = zext_ln38_35_fu_591_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        Q_address0 = zext_ln38_33_fu_567_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        Q_address0 = zext_ln38_31_fu_547_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Q_address0 = zext_ln38_29_fu_522_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        Q_address0 = zext_ln38_27_fu_498_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        Q_address0 = zext_ln38_25_fu_473_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        Q_address0 = zext_ln38_fu_448_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        Q_address0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_address0;
    end else begin
        Q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        Q_address1 = zext_ln38_40_fu_655_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        Q_address1 = zext_ln38_38_fu_635_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        Q_address1 = zext_ln38_36_fu_605_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        Q_address1 = zext_ln38_34_fu_577_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        Q_address1 = zext_ln38_32_fu_557_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        Q_address1 = zext_ln38_30_fu_536_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Q_address1 = zext_ln38_28_fu_508_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        Q_address1 = zext_ln38_26_fu_487_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        Q_address1 = zext_ln38_24_fu_462_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        Q_address1 = zext_ln34_fu_435_p1;
    end else begin
        Q_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        Q_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        Q_ce0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_ce0;
    end else begin
        Q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        Q_ce1 = 1'b1;
    end else begin
        Q_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        Q_we0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_we0;
    end else begin
        Q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        R_address0 = zext_ln30_7_fu_426_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        R_address0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_address0;
    end else begin
        R_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        R_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        R_ce0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_ce0;
    end else begin
        R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        R_d0 = zext_ln30_fu_431_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        R_d0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_d0;
    end else begin
        R_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        R_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        R_we0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_R_we0;
    end else begin
        R_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln34_fu_360_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_360_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_975_ce = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_975_ce = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_ce;
    end else begin
        grp_fu_975_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_975_p0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_975_p0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_din0;
    end else begin
        grp_fu_975_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_975_p1 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_grp_fu_975_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_975_p1 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_grp_fu_975_p_din1;
    end else begin
        grp_fu_975_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln34_fu_360_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address1 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_address1;

assign A_d0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_d0;

assign A_d1 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_A_d1;

assign Q_d0 = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_Q_d0;

assign add_ln25_fu_674_p2 = (indvars_iv467_fu_100 + 5'd1);

assign add_ln30_fu_420_p2 = (sub_ln30_fu_414_p2 + zext_ln30_5_fu_393_p1);

assign add_ln34_fu_366_p2 = (k_fu_104 + 5'd1);

assign add_ln38_19_fu_442_p2 = (zext_ln30_4_fu_439_p1 + 6'd30);

assign add_ln38_20_fu_456_p2 = (zext_ln30_2_fu_453_p1 + 7'd60);

assign add_ln38_21_fu_467_p2 = ($signed(zext_ln30_2_fu_453_p1) + $signed(7'd90));

assign add_ln38_22_fu_481_p2 = (zext_ln30_3_fu_478_p1 + 8'd120);

assign add_ln38_23_fu_492_p2 = ($signed(zext_ln30_3_fu_478_p1) + $signed(8'd150));

assign add_ln38_24_fu_503_p2 = ($signed(zext_ln30_3_reg_786) + $signed(8'd180));

assign add_ln38_25_fu_513_p2 = ($signed(zext_ln30_2_reg_760) + $signed(7'd82));

assign add_ln38_26_fu_530_p2 = (zext_ln30_1_fu_527_p1 + 9'd240);

assign add_ln38_27_fu_541_p2 = ($signed(zext_ln30_1_fu_527_p1) + $signed(9'd270));

assign add_ln38_28_fu_552_p2 = ($signed(zext_ln30_1_reg_833) + $signed(9'd300));

assign add_ln38_29_fu_562_p2 = ($signed(zext_ln30_1_reg_833) + $signed(9'd330));

assign add_ln38_30_fu_572_p2 = ($signed(zext_ln30_1_reg_833) + $signed(9'd360));

assign add_ln38_31_fu_582_p2 = ($signed(zext_ln30_3_reg_786) + $signed(8'd134));

assign add_ln38_32_fu_596_p2 = ($signed(zext_ln30_3_reg_786) + $signed(8'd164));

assign add_ln38_33_fu_610_p2 = ($signed(zext_ln30_2_reg_760) + $signed(7'd66));

assign add_ln38_34_fu_640_p2 = (zext_ln30_5_reg_738 + 10'd510);

assign add_ln38_35_fu_650_p2 = ($signed(zext_ln30_5_reg_738) + $signed(10'd540));

assign add_ln38_36_fu_660_p2 = ($signed(zext_ln30_5_reg_738) + $signed(10'd570));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_28_2_fu_294_ap_start_reg;

assign grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_32_3_fu_307_ap_start_reg;

assign grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start = grp_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4_fu_317_ap_start_reg;

assign icmp_ln31_fu_381_p2 = ((ref_tmp_reg_726 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_360_p2 = ((k_fu_104 == 5'd30) ? 1'b1 : 1'b0);

assign select_ln31_fu_386_p3 = ((icmp_ln31_fu_381_p2[0:0] == 1'b1) ? 24'd1 : ref_tmp_reg_726);

assign sext_ln38_44_fu_587_p1 = $signed(add_ln38_31_fu_582_p2);

assign sext_ln38_45_fu_601_p1 = $signed(add_ln38_32_fu_596_p2);

assign sext_ln38_46_fu_615_p1 = $signed(add_ln38_33_fu_610_p2);

assign sext_ln38_47_fu_631_p1 = $signed(tmp_53_fu_624_p3);

assign sext_ln38_fu_518_p1 = $signed(add_ln38_25_fu_513_p2);

assign sub_ln30_fu_414_p2 = (tmp_fu_396_p3 - zext_ln30_6_fu_410_p1);

assign tmp_52_fu_403_p3 = {{k_1_reg_705}, {1'd0}};

assign tmp_53_fu_624_p3 = {{1'd1}, {k_1_reg_705}};

assign tmp_fu_396_p3 = {{k_1_reg_705}, {5'd0}};

assign zext_ln30_1_fu_527_p1 = k_1_reg_705;

assign zext_ln30_2_fu_453_p1 = k_1_reg_705;

assign zext_ln30_3_fu_478_p1 = k_1_reg_705;

assign zext_ln30_4_fu_439_p1 = k_1_reg_705;

assign zext_ln30_5_fu_393_p1 = k_1_reg_705;

assign zext_ln30_6_fu_410_p1 = tmp_52_fu_403_p3;

assign zext_ln30_7_fu_426_p1 = add_ln30_fu_420_p2;

assign zext_ln30_fu_431_p1 = select_ln31_reg_732;

assign zext_ln34_fu_435_p1 = k_1_reg_705;

assign zext_ln38_24_fu_462_p1 = add_ln38_20_fu_456_p2;

assign zext_ln38_25_fu_473_p1 = add_ln38_21_fu_467_p2;

assign zext_ln38_26_fu_487_p1 = add_ln38_22_fu_481_p2;

assign zext_ln38_27_fu_498_p1 = add_ln38_23_fu_492_p2;

assign zext_ln38_28_fu_508_p1 = add_ln38_24_fu_503_p2;

assign zext_ln38_29_fu_522_p1 = $unsigned(sext_ln38_fu_518_p1);

assign zext_ln38_30_fu_536_p1 = add_ln38_26_fu_530_p2;

assign zext_ln38_31_fu_547_p1 = add_ln38_27_fu_541_p2;

assign zext_ln38_32_fu_557_p1 = add_ln38_28_fu_552_p2;

assign zext_ln38_33_fu_567_p1 = add_ln38_29_fu_562_p2;

assign zext_ln38_34_fu_577_p1 = add_ln38_30_fu_572_p2;

assign zext_ln38_35_fu_591_p1 = $unsigned(sext_ln38_44_fu_587_p1);

assign zext_ln38_36_fu_605_p1 = $unsigned(sext_ln38_45_fu_601_p1);

assign zext_ln38_37_fu_619_p1 = $unsigned(sext_ln38_46_fu_615_p1);

assign zext_ln38_38_fu_635_p1 = $unsigned(sext_ln38_47_fu_631_p1);

assign zext_ln38_39_fu_645_p1 = add_ln38_34_fu_640_p2;

assign zext_ln38_40_fu_655_p1 = add_ln38_35_fu_650_p2;

assign zext_ln38_41_fu_665_p1 = add_ln38_36_fu_660_p2;

assign zext_ln38_fu_448_p1 = add_ln38_19_fu_442_p2;

always @ (posedge ap_clk) begin
    zext_ln30_5_reg_738[9:5] <= 5'b00000;
    sub_ln30_reg_745[0] <= 1'b0;
    zext_ln30_2_reg_760[6:5] <= 2'b00;
    zext_ln30_3_reg_786[7:5] <= 3'b000;
    zext_ln30_1_reg_833[8:5] <= 4'b0000;
end

endmodule //kernel_gramschmidt
