// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module IDWT (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        C_0_offset,
        C_1_offset,
        C_2_offset,
        C_3_offset,
        C_4_offset,
        C_5_offset,
        C_6_offset,
        C_7_offset
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [31:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [7:0] m_axi_C_0_WDATA;
output  [0:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [31:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [7:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [31:0] C_0_offset;
input  [31:0] C_1_offset;
input  [31:0] C_2_offset;
input  [31:0] C_3_offset;
input  [31:0] C_4_offset;
input  [31:0] C_5_offset;
input  [31:0] C_6_offset;
input  [31:0] C_7_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_C_0_AWVALID;
reg[31:0] m_axi_C_0_AWADDR;
reg m_axi_C_0_WVALID;
reg[7:0] m_axi_C_0_WDATA;
reg m_axi_C_0_BREADY;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    C_0_blk_n_AW;
wire    ap_CS_fsm_state5;
reg   [3:0] tmp_7_reg_1212;
reg    C_0_blk_n_W;
wire    ap_CS_fsm_state6;
reg    C_0_blk_n_B;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state15;
reg   [3:0] tmp_6_reg_1298;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state21;
reg   [0:0] icmp_ln272_reg_1320;
wire  signed [32:0] sext_ln247_fu_554_p1;
reg  signed [32:0] sext_ln247_reg_1106;
wire  signed [32:0] sext_ln247_1_fu_558_p1;
reg  signed [32:0] sext_ln247_1_reg_1112;
wire  signed [32:0] sext_ln247_2_fu_562_p1;
reg  signed [32:0] sext_ln247_2_reg_1118;
wire  signed [32:0] sext_ln247_3_fu_566_p1;
reg  signed [32:0] sext_ln247_3_reg_1124;
wire  signed [32:0] sext_ln247_4_fu_570_p1;
reg  signed [32:0] sext_ln247_4_reg_1130;
wire  signed [32:0] sext_ln247_5_fu_574_p1;
reg  signed [32:0] sext_ln247_5_reg_1136;
wire  signed [32:0] sext_ln247_6_fu_578_p1;
reg  signed [32:0] sext_ln247_6_reg_1142;
wire  signed [32:0] sext_ln221_2_fu_582_p1;
reg  signed [32:0] sext_ln221_2_reg_1148;
wire   [8:0] levCols_fu_602_p2;
reg   [8:0] levCols_reg_1157;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_5_fu_594_p3;
wire   [9:0] levRows_fu_608_p2;
reg   [9:0] levRows_reg_1163;
reg   [8:0] trunc_ln_reg_1168;
wire   [8:0] j_fu_630_p2;
reg   [8:0] j_reg_1176;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln228_fu_636_p2;
reg   [0:0] icmp_ln228_reg_1181;
wire   [0:0] icmp_ln226_fu_624_p2;
wire   [18:0] zext_ln243_fu_641_p1;
reg   [18:0] zext_ln243_reg_1185;
wire   [8:0] o_fu_651_p2;
reg   [8:0] o_reg_1193;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln245_fu_657_p2;
wire   [0:0] icmp_ln243_fu_645_p2;
wire   [18:0] add_ln245_fu_662_p2;
reg   [18:0] add_ln245_reg_1202;
reg   [31:0] C_7_addr_reg_1216;
reg   [31:0] C_7_addr_1_reg_1222;
reg   [31:0] C_7_addr_2_reg_1228;
reg   [31:0] C_7_addr_3_reg_1234;
reg   [31:0] C_7_addr_4_reg_1240;
reg   [31:0] C_7_addr_5_reg_1246;
reg   [31:0] C_7_addr_6_reg_1252;
reg   [31:0] C_7_addr_7_reg_1258;
wire   [7:0] tempc_q0;
reg   [7:0] tempc_load_reg_1264;
reg    ap_predicate_op119_writereq_state5;
reg    ap_block_state5_io;
wire   [8:0] select_ln243_fu_854_p3;
wire    ap_CS_fsm_state12;
wire   [18:0] add_ln252_fu_862_p2;
reg   [18:0] add_ln252_reg_1281;
wire    ap_CS_fsm_state13;
wire   [8:0] i_fu_874_p2;
reg   [8:0] i_reg_1289;
wire   [0:0] icmp_ln254_fu_880_p2;
reg   [0:0] icmp_ln254_reg_1294;
wire   [0:0] icmp_ln252_fu_868_p2;
wire   [18:0] add_ln274_fu_919_p2;
reg   [18:0] add_ln274_reg_1302;
wire   [1:0] k_fu_925_p2;
wire   [9:0] o_1_fu_937_p2;
reg   [9:0] o_1_reg_1315;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln272_fu_943_p2;
wire   [0:0] icmp_ln270_fu_931_p2;
reg   [31:0] C_7_addr_8_reg_1324;
reg   [31:0] C_7_addr_9_reg_1330;
reg   [31:0] C_7_addr_10_reg_1336;
reg   [31:0] C_7_addr_11_reg_1342;
reg   [31:0] C_7_addr_12_reg_1348;
reg   [31:0] C_7_addr_13_reg_1354;
reg   [31:0] C_7_addr_14_reg_1360;
reg   [31:0] C_7_addr_15_reg_1366;
wire   [8:0] select_ln252_fu_1098_p3;
wire   [7:0] tempr_q0;
reg   [7:0] tempr_load_reg_1382;
reg    ap_predicate_op251_writereq_state15;
reg    ap_block_state15_io;
wire   [9:0] tempr_address0;
reg    tempr_ce0;
wire   [8:0] tempc_address0;
reg    tempc_ce0;
reg  signed [1:0] k_0_reg_452;
reg   [8:0] j_0_reg_464;
reg   [8:0] o_0_reg_475;
reg   [18:0] phi_mul_reg_486;
reg   [8:0] phi_urem_reg_497;
reg   [8:0] i1_0_reg_509;
reg   [18:0] phi_mul99_reg_520;
reg   [8:0] phi_urem101_reg_531;
reg   [9:0] o5_0_reg_543;
reg    ap_predicate_op292_writeresp_state21;
reg    ap_predicate_op294_writeresp_state21;
reg    ap_predicate_op296_writeresp_state21;
reg    ap_predicate_op298_writeresp_state21;
reg    ap_predicate_op300_writeresp_state21;
reg    ap_predicate_op302_writeresp_state21;
reg    ap_predicate_op304_writeresp_state21;
reg    ap_predicate_op306_writeresp_state21;
reg    ap_block_state21;
wire   [63:0] zext_ln247_fu_668_p1;
wire   [63:0] zext_ln274_fu_948_p1;
wire  signed [63:0] sext_ln247_7_fu_727_p1;
wire  signed [63:0] sext_ln247_8_fu_742_p1;
wire  signed [63:0] sext_ln247_9_fu_757_p1;
wire  signed [63:0] sext_ln247_10_fu_772_p1;
wire  signed [63:0] sext_ln247_11_fu_787_p1;
wire  signed [63:0] sext_ln247_12_fu_802_p1;
wire  signed [63:0] sext_ln247_13_fu_817_p1;
wire  signed [63:0] sext_ln247_14_fu_832_p1;
wire  signed [63:0] sext_ln274_fu_971_p1;
wire  signed [63:0] sext_ln274_1_fu_986_p1;
wire  signed [63:0] sext_ln274_2_fu_1001_p1;
wire  signed [63:0] sext_ln274_3_fu_1016_p1;
wire  signed [63:0] sext_ln274_4_fu_1031_p1;
wire  signed [63:0] sext_ln274_5_fu_1046_p1;
wire  signed [63:0] sext_ln274_6_fu_1061_p1;
wire  signed [63:0] sext_ln274_7_fu_1076_p1;
reg    ap_predicate_op174_writeresp_state11;
reg    ap_block_state11;
reg    ap_predicate_op127_write_state6;
reg    ap_block_state6_io;
reg    ap_predicate_op259_write_state16;
reg    ap_block_state16_io;
wire  signed [8:0] sext_ln221_1_fu_590_p1;
wire  signed [9:0] sext_ln221_fu_586_p1;
wire   [17:0] tmp_3_fu_683_p3;
wire   [15:0] tmp_4_fu_695_p3;
wire   [18:0] zext_ln247_2_fu_703_p1;
wire   [18:0] zext_ln247_1_fu_691_p1;
wire   [18:0] add_ln247_fu_707_p2;
wire   [18:0] add_ln247_1_fu_713_p2;
wire   [32:0] zext_ln247_3_fu_718_p1;
wire   [32:0] add_ln247_2_fu_722_p2;
wire   [32:0] add_ln247_3_fu_737_p2;
wire   [32:0] add_ln247_4_fu_752_p2;
wire   [32:0] add_ln247_5_fu_767_p2;
wire   [32:0] add_ln247_6_fu_782_p2;
wire   [32:0] add_ln247_7_fu_797_p2;
wire   [32:0] add_ln247_8_fu_812_p2;
wire   [32:0] add_ln247_9_fu_827_p2;
wire   [8:0] add_ln243_1_fu_842_p2;
wire   [0:0] icmp_ln243_1_fu_848_p2;
wire   [17:0] tmp_fu_895_p3;
wire   [15:0] tmp_2_fu_907_p3;
wire   [18:0] zext_ln274_2_fu_915_p1;
wire   [18:0] zext_ln274_1_fu_903_p1;
wire   [18:0] zext_ln274_3_fu_953_p1;
wire   [18:0] add_ln274_1_fu_957_p2;
wire   [32:0] zext_ln274_4_fu_962_p1;
wire   [32:0] add_ln274_2_fu_966_p2;
wire   [32:0] add_ln274_3_fu_981_p2;
wire   [32:0] add_ln274_4_fu_996_p2;
wire   [32:0] add_ln274_5_fu_1011_p2;
wire   [32:0] add_ln274_6_fu_1026_p2;
wire   [32:0] add_ln274_7_fu_1041_p2;
wire   [32:0] add_ln274_8_fu_1056_p2;
wire   [32:0] add_ln274_9_fu_1071_p2;
wire   [8:0] add_ln252_2_fu_1086_p2;
wire   [0:0] icmp_ln252_1_fu_1092_p2;
reg   [20:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
end

IDWT_tempr #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
tempr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempr_address0),
    .ce0(tempr_ce0),
    .q0(tempr_q0)
);

IDWT_tempc #(
    .DataWidth( 8 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
tempc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempc_address0),
    .ce0(tempc_ce0),
    .q0(tempc_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln226_fu_624_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_0_reg_509 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln254_reg_1294 == 1'd0) | (icmp_ln270_fu_931_p2 == 1'd1)))) begin
        i1_0_reg_509 <= i_reg_1289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln228_reg_1181 == 1'd0) | (icmp_ln243_fu_645_p2 == 1'd1)))) begin
        j_0_reg_464 <= j_reg_1176;
    end else if (((tmp_5_fu_594_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_464 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_868_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        k_0_reg_452 <= k_fu_925_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_0_reg_452 <= 2'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_868_p2 == 1'd0) & (icmp_ln254_fu_880_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        o5_0_reg_543 <= 10'd0;
    end else if ((~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (1'b1 == ap_CS_fsm_state21))) begin
        o5_0_reg_543 <= o_1_reg_1315;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln226_fu_624_p2 == 1'd0) & (icmp_ln228_fu_636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        o_0_reg_475 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        o_0_reg_475 <= o_reg_1193;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln226_fu_624_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul99_reg_520 <= 19'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln254_reg_1294 == 1'd0) | (icmp_ln270_fu_931_p2 == 1'd1)))) begin
        phi_mul99_reg_520 <= add_ln252_reg_1281;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln226_fu_624_p2 == 1'd0) & (icmp_ln228_fu_636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_486 <= 19'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        phi_mul_reg_486 <= add_ln245_reg_1202;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln226_fu_624_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_urem101_reg_531 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln254_reg_1294 == 1'd0) | (icmp_ln270_fu_931_p2 == 1'd1)))) begin
        phi_urem101_reg_531 <= select_ln252_fu_1098_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln226_fu_624_p2 == 1'd0) & (icmp_ln228_fu_636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_urem_reg_497 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        phi_urem_reg_497 <= select_ln243_fu_854_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln270_fu_931_p2 == 1'd0) & (icmp_ln272_fu_943_p2 == 1'd1) & (icmp_ln254_reg_1294 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        C_7_addr_10_reg_1336 <= sext_ln274_2_fu_1001_p1;
        C_7_addr_11_reg_1342 <= sext_ln274_3_fu_1016_p1;
        C_7_addr_12_reg_1348 <= sext_ln274_4_fu_1031_p1;
        C_7_addr_13_reg_1354 <= sext_ln274_5_fu_1046_p1;
        C_7_addr_14_reg_1360 <= sext_ln274_6_fu_1061_p1;
        C_7_addr_15_reg_1366 <= sext_ln274_7_fu_1076_p1;
        C_7_addr_8_reg_1324 <= sext_ln274_fu_971_p1;
        C_7_addr_9_reg_1330 <= sext_ln274_1_fu_986_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln243_fu_645_p2 == 1'd0) & (icmp_ln245_fu_657_p2 == 1'd1) & (icmp_ln228_reg_1181 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        C_7_addr_1_reg_1222 <= sext_ln247_8_fu_742_p1;
        C_7_addr_2_reg_1228 <= sext_ln247_9_fu_757_p1;
        C_7_addr_3_reg_1234 <= sext_ln247_10_fu_772_p1;
        C_7_addr_4_reg_1240 <= sext_ln247_11_fu_787_p1;
        C_7_addr_5_reg_1246 <= sext_ln247_12_fu_802_p1;
        C_7_addr_6_reg_1252 <= sext_ln247_13_fu_817_p1;
        C_7_addr_7_reg_1258 <= sext_ln247_14_fu_832_p1;
        C_7_addr_reg_1216 <= sext_ln247_7_fu_727_p1;
        tmp_7_reg_1212 <= {{phi_mul_reg_486[18:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln243_fu_645_p2 == 1'd0) & (icmp_ln228_reg_1181 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln245_reg_1202 <= add_ln245_fu_662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln252_reg_1281 <= add_ln252_fu_862_p2;
        i_reg_1289 <= i_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_868_p2 == 1'd0) & (icmp_ln254_fu_880_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        add_ln274_reg_1302[18 : 7] <= add_ln274_fu_919_p2[18 : 7];
        tmp_6_reg_1298 <= {{phi_mul99_reg_520[18:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln226_fu_624_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln228_reg_1181 <= icmp_ln228_fu_636_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        icmp_ln254_reg_1294 <= icmp_ln254_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln270_fu_931_p2 == 1'd0) & (icmp_ln254_reg_1294 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        icmp_ln272_reg_1320 <= icmp_ln272_fu_943_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_1176 <= j_fu_630_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_594_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        levCols_reg_1157 <= levCols_fu_602_p2;
        levRows_reg_1163 <= levRows_fu_608_p2;
        trunc_ln_reg_1168 <= {{levRows_fu_608_p2[9:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln254_reg_1294 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        o_1_reg_1315 <= o_1_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln228_reg_1181 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        o_reg_1193 <= o_fu_651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sext_ln221_2_reg_1148 <= sext_ln221_2_fu_582_p1;
        sext_ln247_1_reg_1112 <= sext_ln247_1_fu_558_p1;
        sext_ln247_2_reg_1118 <= sext_ln247_2_fu_562_p1;
        sext_ln247_3_reg_1124 <= sext_ln247_3_fu_566_p1;
        sext_ln247_4_reg_1130 <= sext_ln247_4_fu_570_p1;
        sext_ln247_5_reg_1136 <= sext_ln247_5_fu_574_p1;
        sext_ln247_6_reg_1142 <= sext_ln247_6_fu_578_p1;
        sext_ln247_reg_1106 <= sext_ln247_fu_554_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        tempc_load_reg_1264 <= tempc_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15))) begin
        tempr_load_reg_1382 <= tempr_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln226_fu_624_p2 == 1'd0) & (icmp_ln228_fu_636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        zext_ln243_reg_1185[8 : 0] <= zext_ln243_fu_641_p1[8 : 0];
    end
end

always @ (*) begin
    if (((~(tmp_6_reg_1298 == 4'd6) & ~(tmp_6_reg_1298 == 4'd5) & ~(tmp_6_reg_1298 == 4'd4) & ~(tmp_6_reg_1298 == 4'd3) & ~(tmp_6_reg_1298 == 4'd2) & ~(tmp_6_reg_1298 == 4'd1) & ~(tmp_6_reg_1298 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd6)) | ((1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd5)) | ((1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd4)) | ((1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd3)) | ((1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd2)) | ((1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd1)) | ((tmp_6_reg_1298 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(tmp_7_reg_1212 == 4'd6) & ~(tmp_7_reg_1212 == 4'd5) & ~(tmp_7_reg_1212 == 4'd4) & ~(tmp_7_reg_1212 == 4'd3) & ~(tmp_7_reg_1212 == 4'd2) & ~(tmp_7_reg_1212 == 4'd1) & ~(tmp_7_reg_1212 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd6)) | ((1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd5)) | ((1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd4)) | ((1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd3)) | ((1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd2)) | ((1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        C_0_blk_n_AW = m_axi_C_0_AWREADY;
    end else begin
        C_0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((~(tmp_6_reg_1298 == 4'd6) & ~(tmp_6_reg_1298 == 4'd5) & ~(tmp_6_reg_1298 == 4'd4) & ~(tmp_6_reg_1298 == 4'd3) & ~(tmp_6_reg_1298 == 4'd2) & ~(tmp_6_reg_1298 == 4'd1) & ~(tmp_6_reg_1298 == 4'd0) & (icmp_ln272_reg_1320 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln272_reg_1320 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (tmp_6_reg_1298 == 4'd6)) | ((icmp_ln272_reg_1320 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (tmp_6_reg_1298 == 4'd5)) | ((icmp_ln272_reg_1320 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (tmp_6_reg_1298 == 4'd4)) | ((icmp_ln272_reg_1320 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (tmp_6_reg_1298 == 4'd3)) | ((icmp_ln272_reg_1320 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (tmp_6_reg_1298 == 4'd2)) | ((icmp_ln272_reg_1320 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (tmp_6_reg_1298 == 4'd1)) | ((tmp_6_reg_1298 == 4'd0) & (icmp_ln272_reg_1320 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | (~(tmp_7_reg_1212 == 4'd6) & ~(tmp_7_reg_1212 == 4'd5) & ~(tmp_7_reg_1212 == 4'd4) & ~(tmp_7_reg_1212 == 4'd3) & ~(tmp_7_reg_1212 == 4'd2) & ~(tmp_7_reg_1212 == 4'd1) & ~(tmp_7_reg_1212 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd6)) | ((1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd5)) | ((1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd4)) | ((1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd3)) | ((1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd2)) | ((1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        C_0_blk_n_B = m_axi_C_0_BVALID;
    end else begin
        C_0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((~(tmp_6_reg_1298 == 4'd6) & ~(tmp_6_reg_1298 == 4'd5) & ~(tmp_6_reg_1298 == 4'd4) & ~(tmp_6_reg_1298 == 4'd3) & ~(tmp_6_reg_1298 == 4'd2) & ~(tmp_6_reg_1298 == 4'd1) & ~(tmp_6_reg_1298 == 4'd0) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd6)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd5)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd4)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd3)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd2)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd1)) | ((tmp_6_reg_1298 == 4'd0) & (1'b1 == ap_CS_fsm_state16)) | (~(tmp_7_reg_1212 == 4'd6) & ~(tmp_7_reg_1212 == 4'd5) & ~(tmp_7_reg_1212 == 4'd4) & ~(tmp_7_reg_1212 == 4'd3) & ~(tmp_7_reg_1212 == 4'd2) & ~(tmp_7_reg_1212 == 4'd1) & ~(tmp_7_reg_1212 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd6)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd5)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd4)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd3)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd2)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        C_0_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_594_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_fu_594_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state15_io) & (ap_predicate_op251_writereq_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_C_0_AWADDR = C_7_addr_15_reg_1366;
    end else if (((tmp_6_reg_1298 == 4'd0) & (1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_C_0_AWADDR = C_7_addr_8_reg_1324;
    end else if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd1))) begin
        m_axi_C_0_AWADDR = C_7_addr_9_reg_1330;
    end else if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd2))) begin
        m_axi_C_0_AWADDR = C_7_addr_10_reg_1336;
    end else if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd3))) begin
        m_axi_C_0_AWADDR = C_7_addr_11_reg_1342;
    end else if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd4))) begin
        m_axi_C_0_AWADDR = C_7_addr_12_reg_1348;
    end else if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd5))) begin
        m_axi_C_0_AWADDR = C_7_addr_13_reg_1354;
    end else if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd6))) begin
        m_axi_C_0_AWADDR = C_7_addr_14_reg_1360;
    end else if (((1'b0 == ap_block_state5_io) & (ap_predicate_op119_writereq_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_C_0_AWADDR = C_7_addr_7_reg_1258;
    end else if (((tmp_7_reg_1212 == 4'd0) & (1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_C_0_AWADDR = C_7_addr_reg_1216;
    end else if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd1))) begin
        m_axi_C_0_AWADDR = C_7_addr_1_reg_1222;
    end else if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd2))) begin
        m_axi_C_0_AWADDR = C_7_addr_2_reg_1228;
    end else if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd3))) begin
        m_axi_C_0_AWADDR = C_7_addr_3_reg_1234;
    end else if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd4))) begin
        m_axi_C_0_AWADDR = C_7_addr_4_reg_1240;
    end else if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd5))) begin
        m_axi_C_0_AWADDR = C_7_addr_5_reg_1246;
    end else if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd6))) begin
        m_axi_C_0_AWADDR = C_7_addr_6_reg_1252;
    end else begin
        m_axi_C_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state15_io) & (ap_predicate_op251_writereq_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd6)) | ((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd5)) | ((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd4)) | ((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd3)) | ((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd2)) | ((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (tmp_6_reg_1298 == 4'd1)) | ((tmp_6_reg_1298 == 4'd0) & (1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15)) | ((1'b0 == ap_block_state5_io) & (ap_predicate_op119_writereq_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd6)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd5)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd4)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd3)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd2)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5)))) begin
        m_axi_C_0_AWVALID = 1'b1;
    end else begin
        m_axi_C_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (ap_predicate_op306_writeresp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (ap_predicate_op304_writeresp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (ap_predicate_op302_writeresp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (ap_predicate_op300_writeresp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (ap_predicate_op298_writeresp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (ap_predicate_op296_writeresp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (ap_predicate_op294_writeresp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (ap_predicate_op292_writeresp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (ap_predicate_op174_writeresp_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd6)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd5)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd4)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd3)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd2)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state11) & (tmp_7_reg_1212 == 4'd1)) | (~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (tmp_7_reg_1212 == 4'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        m_axi_C_0_BREADY = 1'b1;
    end else begin
        m_axi_C_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op259_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd6)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd5)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd4)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd3)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd2)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd1)) | ((tmp_6_reg_1298 == 4'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        m_axi_C_0_WDATA = tempr_load_reg_1382;
    end else if ((((ap_predicate_op127_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd6)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd5)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd4)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd3)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd2)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        m_axi_C_0_WDATA = tempc_load_reg_1264;
    end else begin
        m_axi_C_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state16_io) & (ap_predicate_op259_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((1'b0 == ap_block_state16_io) & (1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd6)) | ((1'b0 == ap_block_state16_io) & (1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd5)) | ((1'b0 == ap_block_state16_io) & (1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd4)) | ((1'b0 == ap_block_state16_io) & (1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd3)) | ((1'b0 == ap_block_state16_io) & (1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd2)) | ((1'b0 == ap_block_state16_io) & (1'b1 == ap_CS_fsm_state16) & (tmp_6_reg_1298 == 4'd1)) | ((tmp_6_reg_1298 == 4'd0) & (1'b0 == ap_block_state16_io) & (1'b1 == ap_CS_fsm_state16)) | ((1'b0 == ap_block_state6_io) & (ap_predicate_op127_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state6_io) & (1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd6)) | ((1'b0 == ap_block_state6_io) & (1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd5)) | ((1'b0 == ap_block_state6_io) & (1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd4)) | ((1'b0 == ap_block_state6_io) & (1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd3)) | ((1'b0 == ap_block_state6_io) & (1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd2)) | ((1'b0 == ap_block_state6_io) & (1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (1'b0 == ap_block_state6_io) & (1'b1 == ap_CS_fsm_state6)))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tempc_ce0 = 1'b1;
    end else begin
        tempc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tempr_ce0 = 1'b1;
    end else begin
        tempr_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_5_fu_594_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln226_fu_624_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln228_reg_1181 == 1'd0) | (icmp_ln243_fu_645_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln243_fu_645_p2 == 1'd0) & (icmp_ln245_fu_657_p2 == 1'd0) & (icmp_ln228_reg_1181 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_io) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if ((~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln252_fu_868_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln254_reg_1294 == 1'd0) | (icmp_ln270_fu_931_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((icmp_ln270_fu_931_p2 == 1'd0) & (icmp_ln272_fu_943_p2 == 1'd0) & (icmp_ln254_reg_1294 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16_io) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if ((~(((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1))) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln243_1_fu_842_p2 = (phi_urem_reg_497 + 9'd1);

assign add_ln245_fu_662_p2 = (phi_mul_reg_486 + 19'd547);

assign add_ln247_1_fu_713_p2 = (add_ln247_fu_707_p2 + zext_ln243_reg_1185);

assign add_ln247_2_fu_722_p2 = ($signed(sext_ln247_reg_1106) + $signed(zext_ln247_3_fu_718_p1));

assign add_ln247_3_fu_737_p2 = ($signed(sext_ln247_1_reg_1112) + $signed(zext_ln247_3_fu_718_p1));

assign add_ln247_4_fu_752_p2 = ($signed(sext_ln247_2_reg_1118) + $signed(zext_ln247_3_fu_718_p1));

assign add_ln247_5_fu_767_p2 = ($signed(sext_ln247_3_reg_1124) + $signed(zext_ln247_3_fu_718_p1));

assign add_ln247_6_fu_782_p2 = ($signed(sext_ln247_4_reg_1130) + $signed(zext_ln247_3_fu_718_p1));

assign add_ln247_7_fu_797_p2 = ($signed(sext_ln247_5_reg_1136) + $signed(zext_ln247_3_fu_718_p1));

assign add_ln247_8_fu_812_p2 = ($signed(sext_ln247_6_reg_1142) + $signed(zext_ln247_3_fu_718_p1));

assign add_ln247_9_fu_827_p2 = ($signed(sext_ln221_2_reg_1148) + $signed(zext_ln247_3_fu_718_p1));

assign add_ln247_fu_707_p2 = (zext_ln247_2_fu_703_p1 + zext_ln247_1_fu_691_p1);

assign add_ln252_2_fu_1086_p2 = (phi_urem101_reg_531 + 9'd1);

assign add_ln252_fu_862_p2 = (phi_mul99_reg_520 + 19'd547);

assign add_ln274_1_fu_957_p2 = (add_ln274_reg_1302 + zext_ln274_3_fu_953_p1);

assign add_ln274_2_fu_966_p2 = ($signed(sext_ln247_reg_1106) + $signed(zext_ln274_4_fu_962_p1));

assign add_ln274_3_fu_981_p2 = ($signed(sext_ln247_1_reg_1112) + $signed(zext_ln274_4_fu_962_p1));

assign add_ln274_4_fu_996_p2 = ($signed(sext_ln247_2_reg_1118) + $signed(zext_ln274_4_fu_962_p1));

assign add_ln274_5_fu_1011_p2 = ($signed(sext_ln247_3_reg_1124) + $signed(zext_ln274_4_fu_962_p1));

assign add_ln274_6_fu_1026_p2 = ($signed(sext_ln247_4_reg_1130) + $signed(zext_ln274_4_fu_962_p1));

assign add_ln274_7_fu_1041_p2 = ($signed(sext_ln247_5_reg_1136) + $signed(zext_ln274_4_fu_962_p1));

assign add_ln274_8_fu_1056_p2 = ($signed(sext_ln247_6_reg_1142) + $signed(zext_ln274_4_fu_962_p1));

assign add_ln274_9_fu_1071_p2 = ($signed(sext_ln221_2_reg_1148) + $signed(zext_ln274_4_fu_962_p1));

assign add_ln274_fu_919_p2 = (zext_ln274_2_fu_915_p1 + zext_ln274_1_fu_903_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state11 = (((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op174_writeresp_state11 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_BVALID == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state15_io = (((m_axi_C_0_AWREADY == 1'b0) & (ap_predicate_op251_writereq_state15 == 1'b1)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_6_reg_1298 == 4'd6)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_6_reg_1298 == 4'd5)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_6_reg_1298 == 4'd4)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_6_reg_1298 == 4'd3)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_6_reg_1298 == 4'd2)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_6_reg_1298 == 4'd1)) | ((tmp_6_reg_1298 == 4'd0) & (m_axi_C_0_AWREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state16_io = (((m_axi_C_0_WREADY == 1'b0) & (ap_predicate_op259_write_state16 == 1'b1)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_6_reg_1298 == 4'd6)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_6_reg_1298 == 4'd5)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_6_reg_1298 == 4'd4)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_6_reg_1298 == 4'd3)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_6_reg_1298 == 4'd2)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_6_reg_1298 == 4'd1)) | ((tmp_6_reg_1298 == 4'd0) & (m_axi_C_0_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state21 = (((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op306_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op304_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op302_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op300_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op298_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op296_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op294_writeresp_state21 == 1'b1)) | ((m_axi_C_0_BVALID == 1'b0) & (ap_predicate_op292_writeresp_state21 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_io = (((m_axi_C_0_AWREADY == 1'b0) & (ap_predicate_op119_writereq_state5 == 1'b1)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_AWREADY == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_AWREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state6_io = (((m_axi_C_0_WREADY == 1'b0) & (ap_predicate_op127_write_state6 == 1'b1)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_7_reg_1212 == 4'd6)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_7_reg_1212 == 4'd5)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_7_reg_1212 == 4'd4)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_7_reg_1212 == 4'd3)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_7_reg_1212 == 4'd2)) | ((m_axi_C_0_WREADY == 1'b0) & (tmp_7_reg_1212 == 4'd1)) | ((tmp_7_reg_1212 == 4'd0) & (m_axi_C_0_WREADY == 1'b0)));
end

always @ (*) begin
    ap_predicate_op119_writereq_state5 = (~(tmp_7_reg_1212 == 4'd6) & ~(tmp_7_reg_1212 == 4'd5) & ~(tmp_7_reg_1212 == 4'd4) & ~(tmp_7_reg_1212 == 4'd3) & ~(tmp_7_reg_1212 == 4'd2) & ~(tmp_7_reg_1212 == 4'd1) & ~(tmp_7_reg_1212 == 4'd0));
end

always @ (*) begin
    ap_predicate_op127_write_state6 = (~(tmp_7_reg_1212 == 4'd6) & ~(tmp_7_reg_1212 == 4'd5) & ~(tmp_7_reg_1212 == 4'd4) & ~(tmp_7_reg_1212 == 4'd3) & ~(tmp_7_reg_1212 == 4'd2) & ~(tmp_7_reg_1212 == 4'd1) & ~(tmp_7_reg_1212 == 4'd0));
end

always @ (*) begin
    ap_predicate_op174_writeresp_state11 = (~(tmp_7_reg_1212 == 4'd6) & ~(tmp_7_reg_1212 == 4'd5) & ~(tmp_7_reg_1212 == 4'd4) & ~(tmp_7_reg_1212 == 4'd3) & ~(tmp_7_reg_1212 == 4'd2) & ~(tmp_7_reg_1212 == 4'd1) & ~(tmp_7_reg_1212 == 4'd0));
end

always @ (*) begin
    ap_predicate_op251_writereq_state15 = (~(tmp_6_reg_1298 == 4'd6) & ~(tmp_6_reg_1298 == 4'd5) & ~(tmp_6_reg_1298 == 4'd4) & ~(tmp_6_reg_1298 == 4'd3) & ~(tmp_6_reg_1298 == 4'd2) & ~(tmp_6_reg_1298 == 4'd1) & ~(tmp_6_reg_1298 == 4'd0));
end

always @ (*) begin
    ap_predicate_op259_write_state16 = (~(tmp_6_reg_1298 == 4'd6) & ~(tmp_6_reg_1298 == 4'd5) & ~(tmp_6_reg_1298 == 4'd4) & ~(tmp_6_reg_1298 == 4'd3) & ~(tmp_6_reg_1298 == 4'd2) & ~(tmp_6_reg_1298 == 4'd1) & ~(tmp_6_reg_1298 == 4'd0));
end

always @ (*) begin
    ap_predicate_op292_writeresp_state21 = ((icmp_ln272_reg_1320 == 1'd1) & (tmp_6_reg_1298 == 4'd6));
end

always @ (*) begin
    ap_predicate_op294_writeresp_state21 = ((icmp_ln272_reg_1320 == 1'd1) & (tmp_6_reg_1298 == 4'd5));
end

always @ (*) begin
    ap_predicate_op296_writeresp_state21 = ((icmp_ln272_reg_1320 == 1'd1) & (tmp_6_reg_1298 == 4'd4));
end

always @ (*) begin
    ap_predicate_op298_writeresp_state21 = ((icmp_ln272_reg_1320 == 1'd1) & (tmp_6_reg_1298 == 4'd3));
end

always @ (*) begin
    ap_predicate_op300_writeresp_state21 = ((icmp_ln272_reg_1320 == 1'd1) & (tmp_6_reg_1298 == 4'd2));
end

always @ (*) begin
    ap_predicate_op302_writeresp_state21 = ((icmp_ln272_reg_1320 == 1'd1) & (tmp_6_reg_1298 == 4'd1));
end

always @ (*) begin
    ap_predicate_op304_writeresp_state21 = ((tmp_6_reg_1298 == 4'd0) & (icmp_ln272_reg_1320 == 1'd1));
end

always @ (*) begin
    ap_predicate_op306_writeresp_state21 = (~(tmp_6_reg_1298 == 4'd6) & ~(tmp_6_reg_1298 == 4'd5) & ~(tmp_6_reg_1298 == 4'd4) & ~(tmp_6_reg_1298 == 4'd3) & ~(tmp_6_reg_1298 == 4'd2) & ~(tmp_6_reg_1298 == 4'd1) & ~(tmp_6_reg_1298 == 4'd0) & (icmp_ln272_reg_1320 == 1'd1));
end

assign i_fu_874_p2 = (i1_0_reg_509 + 9'd1);

assign icmp_ln226_fu_624_p2 = ((j_0_reg_464 == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln228_fu_636_p2 = ((j_0_reg_464 < trunc_ln_reg_1168) ? 1'b1 : 1'b0);

assign icmp_ln243_1_fu_848_p2 = ((add_ln243_1_fu_842_p2 < 9'd60) ? 1'b1 : 1'b0);

assign icmp_ln243_fu_645_p2 = ((o_0_reg_475 == 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln245_fu_657_p2 = ((o_0_reg_475 < levCols_reg_1157) ? 1'b1 : 1'b0);

assign icmp_ln252_1_fu_1092_p2 = ((add_ln252_2_fu_1086_p2 < 9'd60) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_868_p2 = ((i1_0_reg_509 == 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln254_fu_880_p2 = ((i1_0_reg_509 < levCols_reg_1157) ? 1'b1 : 1'b0);

assign icmp_ln270_fu_931_p2 = ((o5_0_reg_543 == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_943_p2 = ((o5_0_reg_543 < levRows_reg_1163) ? 1'b1 : 1'b0);

assign j_fu_630_p2 = (j_0_reg_464 + 9'd1);

assign k_fu_925_p2 = ($signed(k_0_reg_452) + $signed(2'd3));

assign levCols_fu_602_p2 = 9'd480 >> sext_ln221_1_fu_590_p1;

assign levRows_fu_608_p2 = 10'd640 >> sext_ln221_fu_586_p1;

assign m_axi_C_0_ARADDR = 32'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd1;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 1'd1;

assign m_axi_C_0_WUSER = 1'd0;

assign o_1_fu_937_p2 = (o5_0_reg_543 + 10'd1);

assign o_fu_651_p2 = (o_0_reg_475 + 9'd1);

assign select_ln243_fu_854_p3 = ((icmp_ln243_1_fu_848_p2[0:0] === 1'b1) ? add_ln243_1_fu_842_p2 : 9'd0);

assign select_ln252_fu_1098_p3 = ((icmp_ln252_1_fu_1092_p2[0:0] === 1'b1) ? add_ln252_2_fu_1086_p2 : 9'd0);

assign sext_ln221_1_fu_590_p1 = k_0_reg_452;

assign sext_ln221_2_fu_582_p1 = $signed(C_7_offset);

assign sext_ln221_fu_586_p1 = k_0_reg_452;

assign sext_ln247_10_fu_772_p1 = $signed(add_ln247_5_fu_767_p2);

assign sext_ln247_11_fu_787_p1 = $signed(add_ln247_6_fu_782_p2);

assign sext_ln247_12_fu_802_p1 = $signed(add_ln247_7_fu_797_p2);

assign sext_ln247_13_fu_817_p1 = $signed(add_ln247_8_fu_812_p2);

assign sext_ln247_14_fu_832_p1 = $signed(add_ln247_9_fu_827_p2);

assign sext_ln247_1_fu_558_p1 = $signed(C_1_offset);

assign sext_ln247_2_fu_562_p1 = $signed(C_2_offset);

assign sext_ln247_3_fu_566_p1 = $signed(C_3_offset);

assign sext_ln247_4_fu_570_p1 = $signed(C_4_offset);

assign sext_ln247_5_fu_574_p1 = $signed(C_5_offset);

assign sext_ln247_6_fu_578_p1 = $signed(C_6_offset);

assign sext_ln247_7_fu_727_p1 = $signed(add_ln247_2_fu_722_p2);

assign sext_ln247_8_fu_742_p1 = $signed(add_ln247_3_fu_737_p2);

assign sext_ln247_9_fu_757_p1 = $signed(add_ln247_4_fu_752_p2);

assign sext_ln247_fu_554_p1 = $signed(C_0_offset);

assign sext_ln274_1_fu_986_p1 = $signed(add_ln274_3_fu_981_p2);

assign sext_ln274_2_fu_1001_p1 = $signed(add_ln274_4_fu_996_p2);

assign sext_ln274_3_fu_1016_p1 = $signed(add_ln274_5_fu_1011_p2);

assign sext_ln274_4_fu_1031_p1 = $signed(add_ln274_6_fu_1026_p2);

assign sext_ln274_5_fu_1046_p1 = $signed(add_ln274_7_fu_1041_p2);

assign sext_ln274_6_fu_1061_p1 = $signed(add_ln274_8_fu_1056_p2);

assign sext_ln274_7_fu_1076_p1 = $signed(add_ln274_9_fu_1071_p2);

assign sext_ln274_fu_971_p1 = $signed(add_ln274_2_fu_966_p2);

assign tempc_address0 = zext_ln247_fu_668_p1;

assign tempr_address0 = zext_ln274_fu_948_p1;

assign tmp_2_fu_907_p3 = {{phi_urem101_reg_531}, {7'd0}};

assign tmp_3_fu_683_p3 = {{phi_urem_reg_497}, {9'd0}};

assign tmp_4_fu_695_p3 = {{phi_urem_reg_497}, {7'd0}};

assign tmp_5_fu_594_p3 = k_0_reg_452[32'd1];

assign tmp_fu_895_p3 = {{phi_urem101_reg_531}, {9'd0}};

assign zext_ln243_fu_641_p1 = j_0_reg_464;

assign zext_ln247_1_fu_691_p1 = tmp_3_fu_683_p3;

assign zext_ln247_2_fu_703_p1 = tmp_4_fu_695_p3;

assign zext_ln247_3_fu_718_p1 = add_ln247_1_fu_713_p2;

assign zext_ln247_fu_668_p1 = o_0_reg_475;

assign zext_ln274_1_fu_903_p1 = tmp_fu_895_p3;

assign zext_ln274_2_fu_915_p1 = tmp_2_fu_907_p3;

assign zext_ln274_3_fu_953_p1 = o5_0_reg_543;

assign zext_ln274_4_fu_962_p1 = add_ln274_1_fu_957_p2;

assign zext_ln274_fu_948_p1 = o5_0_reg_543;

always @ (posedge ap_clk) begin
    zext_ln243_reg_1185[18:9] <= 10'b0000000000;
    add_ln274_reg_1302[6:0] <= 7'b0000000;
end

endmodule //IDWT
