// Seed: 2543994929
module module_0 #(
    parameter id_37 = 32'd58,
    parameter id_38 = 32'd1
) (
    id_1,
    id_2,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_36;
  inout wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  output wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  defparam id_37.id_38 = 1;
  wand id_39 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_16 = ~id_11 == 1;
  wire id_23;
  always @(posedge 1) begin
    id_22 <= id_13;
  end
  always @(1) begin
    id_3 <= id_21;
    if (1 && 1) id_14 <= 1;
    else assert (id_5);
  end
  module_0(
      id_1,
      id_23,
      id_2,
      id_16,
      id_7,
      id_1,
      id_15,
      id_2,
      id_2,
      id_23,
      id_12,
      id_7,
      id_7,
      id_23,
      id_7,
      id_1,
      id_11,
      id_23,
      id_20,
      id_10,
      id_7,
      id_18,
      id_19,
      id_23,
      id_23,
      id_23,
      id_7,
      id_7,
      id_18,
      id_10,
      id_18,
      id_1,
      id_7,
      id_7,
      id_1,
      id_23
  );
endmodule
