<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    destructor="destructor"
    formalValues="F"
    httpvis="F"
    imagefile="pse.pse"
    library="peripheral"
    name="axi-timer"
    nbyte="F"
    recursive="F"
    releasestatus="0"
    saveRestore="F"
    vendor="xilinx.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="Xilinx AXI Timer"/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="Resolution of this timer is limited to the simulation time slice (aka quantum) size"/>
    </docsection>
    <docsection name="doc_3"
        text="Reference">
        <doctext name="txt"
            text="pg079-axi-timer, Vivado Design Suite, October t, 2016"/>
    </docsection>
    <formalattribute defaultvalue="125"
        max="1000"
        min="1"
        name="frequency"
        type="double">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify frequency of the counters in MHz (default 125MHz)"/>
        </docsection>
    </formalattribute>
    <formalattribute defaultvalue="32"
        name="width"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the size of the timer registers (default 32)"/>
        </docsection>
    </formalattribute>
    <formalattribute defaultvalue="True"
        name="timer1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable for timer 1 (default enabled)"/>
        </docsection>
    </formalattribute>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="sp"
        size="0x20">
        <addressblock name="ab"
            size="0x20"
            width="32">
            <localmemory name="reserved0"
                offset="0xc"
                readfunction="regNoDefinitionRead"
                size="0x4"
                writefunction="regNoDefinitionWrite"/>
            <localmemory name="reserved1"
                offset="0x1c"
                readfunction="regNoDefinitionRead"
                size="0x4"
                writefunction="regNoDefinitionWrite"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TCSR0"
                nbyte="F"
                readfunction="ReadTCSR0"
                userdata="0x00"
                width="32"
                writefunction="WriteTCSR0">
                <field access="rw"
                    name="MDT0"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="UDT0"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="GENT0"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="CAPT0"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="ARHT0"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="LOAD0"
                    width="1"/>
                <field access="rw"
                    bitoffset="6"
                    name="ENIT0"
                    width="1"/>
                <field access="rw"
                    bitoffset="7"
                    name="ENT0"
                    width="1"/>
                <field access="rw"
                    bitoffset="8"
                    name="T0INT"
                    width="1"/>
                <field access="rw"
                    bitoffset="9"
                    name="PWMA0"
                    width="1"/>
                <field access="rw"
                    bitoffset="10"
                    name="ENALL0"
                    width="1"/>
                <field access="rw"
                    bitoffset="11"
                    name="CASC0"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TLR0"
                nbyte="F"
                offset="0x4"
                readfunction="ReadTLR0"
                userdata="0x04"
                width="32"
                writefunction="WriteTLR0">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="TCR0"
                nbyte="F"
                offset="0x8"
                readfunction="ReadTCR0"
                userdata="0x08"
                width="32">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TCSR1"
                nbyte="F"
                offset="0x10"
                readfunction="ReadTCSR1"
                userdata="0x10"
                width="32"
                writefunction="WriteTCSR1">
                <field access="rw"
                    name="MDT1"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="UDT1"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="GENT1"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="CAPT1"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="ARHT1"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="LOAD1"
                    width="1"/>
                <field access="rw"
                    bitoffset="6"
                    name="ENIT1"
                    width="1"/>
                <field access="rw"
                    bitoffset="7"
                    name="ENT1"
                    width="1"/>
                <field access="rw"
                    bitoffset="8"
                    name="T1INT"
                    width="1"/>
                <field access="rw"
                    bitoffset="9"
                    name="PWMA1"
                    width="1"/>
                <field access="rw"
                    bitoffset="10"
                    name="ENALL1"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TLR1"
                nbyte="F"
                offset="0x14"
                readfunction="ReadTLR1"
                userdata="0x14"
                width="32"
                writefunction="WriteTLR1">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="TCR1"
                nbyte="F"
                offset="0x18"
                readfunction="ReadTCR1"
                userdata="0x18"
                width="32">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
        </addressblock>
    </busslaveport>
    <netport name="Interrupt"
        type="output"/>
    <formalattribute defaultvalue="little"
        name="endian"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the endian of the processor interface (default little endian)"/>
        </docsection>
    </formalattribute>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
