<html><body><samp><pre>
<!@TC:1691521638>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-SJU2CBQ

# Tue Aug 08 16:07:18 2023

#Implementation: synthesis

<a name=compilerReport25></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1691521639> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport26></a>Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1691521639> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1691521639> | Setting time resolution to ps
@N: : <a href="C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd:22:7:22:21:@N::@XP_MSG">four_bit_adder.vhd(22)</a><!@TM:1691521639> | Top entity is set to four_bit_adder.
File C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\numeric_bit.vhd changed - recompiling
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1691521639> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd:22:7:22:21:@N:CD630:@XP_MSG">four_bit_adder.vhd(22)</a><!@TM:1691521639> | Synthesizing work.four_bit_adder.behavioral.
<a name=error27></a><font color=red>@E:<a href="@E:CD297:@XP_HELP">CD297</a> : <a href="C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd:37:10:37:12:@E:CD297:@XP_MSG">four_bit_adder.vhd(37)</a><!@TM:1691521639> | Width mismatch, location has width 2, value 1</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 08 16:07:19 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 08 16:07:19 2023

###########################################################]

</pre></samp></body></html>
