# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.5 [s].
acom -O3 -e 100 -work expandfulladdr -2002  $dsn/src/addr.vhd $dsn/src/eightbitaddr.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\expandfulladdr\expandfulladdr\src\addr.vhd
# Compile Entity "fulladd"
# Compile Architecture "simple" of Entity "fulladd"
# File: d:\Projects\expandfulladdr\expandfulladdr\src\eightbitaddr.vhd
# Compile Entity "eightbitaddr"
# Compile Architecture "behavial" of Entity "eightbitaddr"
# Compile success 0 Errors 0 Warnings  Analysis time :  6.0 [s]
asim -O5 +access +r +m+eightbitaddr eightbitaddr behavial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0013 eightbitaddr.vhd (27): Index -1 is out of range (6 downto 0) of "carry".
# ELAB2: Last instance before error: /eightbitaddr/p1__0/gi
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work expandfulladdr -2002  $dsn/src/addr.vhd $dsn/src/eightbitaddr.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\expandfulladdr\expandfulladdr\src\addr.vhd
# Compile Entity "fulladd"
# Compile Architecture "simple" of Entity "fulladd"
# File: d:\Projects\expandfulladdr\expandfulladdr\src\eightbitaddr.vhd
# Compile Entity "eightbitaddr"
# Compile Architecture "behavial" of Entity "eightbitaddr"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+eightbitaddr eightbitaddr behavial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0013 eightbitaddr.vhd (19): Index -1 is out of range (6 downto 0) of "carry".
# ELAB2: Last instance before error: /eightbitaddr/g1__0/gi
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work expandfulladdr -2002  $dsn/src/addr.vhd $dsn/src/eightbitaddr.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\expandfulladdr\expandfulladdr\src\addr.vhd
# Compile Entity "fulladd"
# Compile Architecture "simple" of Entity "fulladd"
# File: d:\Projects\expandfulladdr\expandfulladdr\src\eightbitaddr.vhd
# Compile Entity "eightbitaddr"
# Compile Architecture "behavial" of Entity "eightbitaddr"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+eightbitaddr eightbitaddr behavial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0013 eightbitaddr.vhd (19): Index -1 is out of range (6 downto 0) of "carry".
# ELAB2: Last instance before error: /eightbitaddr/p1__0/gi
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work expandfulladdr -2002  $dsn/src/addr.vhd $dsn/src/eightbitaddr.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\expandfulladdr\expandfulladdr\src\addr.vhd
# Compile Entity "fulladd"
# Compile Architecture "simple" of Entity "fulladd"
# File: d:\Projects\expandfulladdr\expandfulladdr\src\eightbitaddr.vhd
# Compile Entity "eightbitaddr"
# Compile Architecture "behavial" of Entity "eightbitaddr"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
asim -O5 +access +r +m+eightbitaddr eightbitaddr behavial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7083 kB (elbread=1280 elab2=5653 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Projects\expandfulladdr\expandfulladdr\src\wave.asdb
#  10:15, 2017年10月5日
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Projects/expandfulladdr/expandfulladdr/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 10 ns
# KERNEL: stopped at time: 10 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work expandfulladdr -2002  $dsn/src/addr.vhd $dsn/src/eightbitaddr.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\expandfulladdr\expandfulladdr\src\addr.vhd
# Compile Entity "fulladd"
# Compile Architecture "simple" of Entity "fulladd"
# File: d:\Projects\expandfulladdr\expandfulladdr\src\eightbitaddr.vhd
# Compile Entity "eightbitaddr"
# Compile Architecture "behavial" of Entity "eightbitaddr"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
# KERNEL: Warning: KERNEL_0291 Signal '/eightbitaddr/x1' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Projects/expandfulladdr/expandfulladdr/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/eightbitaddr/y1' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/eightbitaddr/cin' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/eightbitaddr/sum' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/eightbitaddr/cout' has already been traced.
# 0 signal(s) traced.
run 10 ns
# KERNEL: stopped at time: 20 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work expandfulladdr -2002  $dsn/src/addr.vhd $dsn/src/eightbitaddr.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\expandfulladdr\expandfulladdr\src\addr.vhd
# Compile Entity "fulladd"
# Compile Architecture "simple" of Entity "fulladd"
# File: d:\Projects\expandfulladdr\expandfulladdr\src\eightbitaddr.vhd
# Compile Entity "eightbitaddr"
# Compile Architecture "behavial" of Entity "eightbitaddr"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+eightbitaddr eightbitaddr behavial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7082 kB (elbread=1280 elab2=5652 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Projects\expandfulladdr\expandfulladdr\src\wave.asdb
#  10:24, 2017年10月5日
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Projects/expandfulladdr/expandfulladdr/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 10 ns
# KERNEL: stopped at time: 10 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work expandfulladdr -2002  $dsn/src/addr.vhd $dsn/src/eightbitaddr.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\expandfulladdr\expandfulladdr\src\addr.vhd
# Compile Entity "fulladd"
# Compile Architecture "simple" of Entity "fulladd"
# File: d:\Projects\expandfulladdr\expandfulladdr\src\eightbitaddr.vhd
# Compile Entity "eightbitaddr"
# Compile Architecture "behavial" of Entity "eightbitaddr"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+eightbitaddr eightbitaddr behavial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7082 kB (elbread=1280 elab2=5652 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Projects\expandfulladdr\expandfulladdr\src\wave.asdb
#  10:26, 2017年10月5日
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Projects/expandfulladdr/expandfulladdr/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 10 ns
# KERNEL: stopped at time: 10 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work expandfulladdr -2002  $dsn/src/addr.vhd $dsn/src/eightbitaddr.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\expandfulladdr\expandfulladdr\src\addr.vhd
# Compile Entity "fulladd"
# Compile Architecture "simple" of Entity "fulladd"
# File: d:\Projects\expandfulladdr\expandfulladdr\src\eightbitaddr.vhd
# Compile Entity "eightbitaddr"
# Compile Architecture "behavial" of Entity "eightbitaddr"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+eightbitaddr eightbitaddr behavial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7082 kB (elbread=1280 elab2=5652 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Projects\expandfulladdr\expandfulladdr\src\wave.asdb
#  10:27, 2017年10月5日
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Projects/expandfulladdr/expandfulladdr/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 10 ns
# KERNEL: stopped at time: 10 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 20 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
run 10 ns
# KERNEL: stopped at time: 30 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Error: You do not have valid license to run C Code Debug.
# Error: Contact Aldec for ordering information sales@aldec.com
# Waveform file 'untitled.awc' connected to 'd:/Projects/expandfulladdr/expandfulladdr/src/untitled.asdb'.
# Adding file d:\Projects\expandfulladdr\expandfulladdr\src\untitled.asdb ... Done
# Adding file d:\Projects\expandfulladdr\expandfulladdr\src\untitled.awc ... Done
