# Generated by Yosys 0.38+54 (git sha1 f8d4d7128, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model diffeq_f_systemC
.inputs aport[0] aport[1] aport[2] aport[3] aport[4] aport[5] aport[6] aport[7] aport[8] aport[9] aport[10] aport[11] aport[12] aport[13] aport[14] aport[15] aport[16] aport[17] aport[18] aport[19] aport[20] aport[21] aport[22] aport[23] aport[24] aport[25] aport[26] aport[27] aport[28] aport[29] aport[30] aport[31] dxport[0] dxport[1] dxport[2] dxport[3] dxport[4] dxport[5] dxport[6] dxport[7] dxport[8] dxport[9] dxport[10] dxport[11] dxport[12] dxport[13] dxport[14] dxport[15] dxport[16] dxport[17] dxport[18] dxport[19] dxport[20] dxport[21] dxport[22] dxport[23] dxport[24] dxport[25] dxport[26] dxport[27] dxport[28] dxport[29] dxport[30] dxport[31] clk reset
.outputs xport[0] xport[1] xport[2] xport[3] xport[4] xport[5] xport[6] xport[7] xport[8] xport[9] xport[10] xport[11] xport[12] xport[13] xport[14] xport[15] xport[16] xport[17] xport[18] xport[19] xport[20] xport[21] xport[22] xport[23] xport[24] xport[25] xport[26] xport[27] xport[28] xport[29] xport[30] xport[31] yport[0] yport[1] yport[2] yport[3] yport[4] yport[5] yport[6] yport[7] yport[8] yport[9] yport[10] yport[11] yport[12] yport[13] yport[14] yport[15] yport[16] yport[17] yport[18] yport[19] yport[20] yport[21] yport[22] yport[23] yport[24] yport[25] yport[26] yport[27] yport[28] yport[29] yport[30] yport[31] uport[0] uport[1] uport[2] uport[3] uport[4] uport[5] uport[6] uport[7] uport[8] uport[9] uport[10] uport[11] uport[12] uport[13] uport[14] uport[15] uport[16] uport[17] uport[18] uport[19] uport[20] uport[21] uport[22] uport[23] uport[24] uport[25] uport[26] uport[27] uport[28] uport[29] uport[30] uport[31]
.names $false
.names $true
1
.names $undef
.names uport[0] reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0] $abc$2169$new_n356 $0\uport[31:0][0]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names $abc$2169$new_n383 $abc$2169$new_n374 $abc$2169$new_n387 $abc$2169$new_n674 $abc$2169$new_n357 $abc$2169$new_n368 $abc$2169$new_n356
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001000 1
001001 1
001010 1
001011 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011110 1
101100 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111110 1
.names aport[14] aport[15] xport[14] xport[15] $abc$2169$new_n358 $abc$2169$new_n357
00001 1
00011 1
00101 1
00111 1
01011 1
01111 1
10011 1
10101 1
10111 1
11111 1
.names $abc$2169$new_n367 aport[12] xport[12] $abc$2169$new_n359 aport[13] xport[13] $abc$2169$new_n358
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100100 1
100101 1
100111 1
101000 1
101001 1
101011 1
101100 1
101101 1
101111 1
111100 1
111101 1
111111 1
.names aport[10] aport[11] xport[10] xport[11] $abc$2169$new_n360 $abc$2169$new_n359
00000 1
00010 1
00100 1
00110 1
01010 1
01110 1
10010 1
10100 1
10110 1
11110 1
.names $abc$2169$new_n366 aport[8] aport[9] xport[8] xport[9] $abc$2169$new_n361 $abc$2169$new_n360
100000 1
101000 1
101001 1
101010 1
101100 1
101101 1
110000 1
110001 1
110100 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
.names aport[6] aport[7] xport[6] xport[7] $abc$2169$new_n362 $abc$2169$new_n361
00000 1
00010 1
00100 1
00110 1
01010 1
01110 1
10010 1
10100 1
10110 1
11110 1
.names $abc$2169$new_n365 aport[4] xport[4] $abc$2169$new_n363 aport[5] xport[5] $abc$2169$new_n362
100000 1
100001 1
100010 1
100011 1
100110 1
101010 1
101110 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111110 1
.names xport[2] aport[2] aport[3] xport[3] $abc$2169$new_n364 $abc$2169$new_n363
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names xport[0] aport[0] aport[1] xport[1] $abc$2169$new_n364
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names aport[7] xport[7] aport[6] xport[6] xport[5] aport[5] $abc$2169$new_n365
000000 1
000001 1
000011 1
001100 1
001101 1
001111 1
110000 1
110001 1
110011 1
111100 1
111101 1
111111 1
.names aport[11] xport[11] aport[10] xport[10] $abc$2169$new_n366
0000 1
0011 1
1100 1
1111 1
.names aport[15] xport[15] aport[14] xport[14] xport[13] aport[13] $abc$2169$new_n367
000000 1
000001 1
000011 1
001100 1
001101 1
001111 1
110000 1
110001 1
110011 1
111100 1
111101 1
111111 1
.names $abc$2169$new_n373 $abc$2169$new_n372 $abc$2169$new_n369 $abc$2169$new_n368
111 1
.names $abc$2169$new_n370 $abc$2169$new_n371 aport[1] xport[1] aport[0] xport[0] $abc$2169$new_n369
110000 1
110011 1
111100 1
111111 1
.names $abc$2169$new_n366 aport[9] xport[9] aport[8] xport[8] $abc$2169$new_n370
10000 1
10011 1
11100 1
11111 1
.names aport[3] xport[3] aport[2] xport[2] $abc$2169$new_n371
0000 1
0011 1
1100 1
1111 1
.names $abc$2169$new_n367 xport[12] aport[12] aport[13] xport[13] $abc$2169$new_n372
10000 1
10001 1
10011 1
11100 1
11101 1
11111 1
.names $abc$2169$new_n365 xport[4] aport[4] aport[5] xport[5] $abc$2169$new_n373
10000 1
10001 1
10011 1
11100 1
11101 1
11111 1
.names $abc$2169$new_n674 aport[22] aport[23] xport[22] xport[23] $abc$2169$new_n379 $abc$2169$new_n374
100000 1
100010 1
100100 1
100110 1
101000 1
101001 1
101010 1
101100 1
101101 1
101110 1
110000 1
110001 1
110010 1
110100 1
110110 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
.names $abc$2169$new_n382 aport[20] xport[20] $abc$2169$new_n380 aport[21] xport[21] $abc$2169$new_n379
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100100 1
100101 1
100111 1
101000 1
101001 1
101011 1
101100 1
101101 1
101111 1
111100 1
111101 1
111111 1
.names xport[18] aport[18] aport[19] xport[19] $abc$2169$new_n381 $abc$2169$new_n380
00000 1
00010 1
00011 1
00110 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names aport[16] aport[17] xport[16] xport[17] $abc$2169$new_n381
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names aport[23] xport[23] aport[22] xport[22] xport[21] aport[21] $abc$2169$new_n382
000000 1
000001 1
000011 1
001100 1
001101 1
001111 1
110000 1
110001 1
110011 1
111100 1
111101 1
111111 1
.names xport[30] aport[30] aport[31] xport[31] $abc$2169$new_n384 $abc$2169$new_n383
00000 1
00010 1
00011 1
00110 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names aport[28] aport[29] xport[28] xport[29] $abc$2169$new_n385 $abc$2169$new_n384
00000 1
01000 1
01001 1
01010 1
01100 1
01101 1
10000 1
10001 1
10100 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names xport[26] aport[26] aport[27] xport[27] $abc$2169$new_n386 $abc$2169$new_n385
00000 1
00010 1
00011 1
00110 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names aport[24] aport[25] xport[24] xport[25] $abc$2169$new_n386
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names $abc$2169$new_n388 $abc$2169$new_n389 aport[17] xport[17] aport[16] xport[16] $abc$2169$new_n387
110000 1
110011 1
111100 1
111111 1
.names $abc$2169$new_n382 xport[20] aport[20] aport[21] xport[21] $abc$2169$new_n388
10000 1
10001 1
10011 1
11100 1
11101 1
11111 1
.names aport[19] xport[19] aport[18] xport[18] $abc$2169$new_n389
0000 1
0011 1
1100 1
1111 1
.names $abc$2169$new_n356 reset $abc$2169$new_n391 uport[1] $0\uport[31:0][1]
0001 1
0011 1
1010 1
1011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[1] uport[1] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0] uport[0] $abc$2169$new_n391
000010 1
000100 1
000110 1
000111 1
001000 1
001001 1
001011 1
001101 1
010000 1
010001 1
010011 1
010101 1
011010 1
011100 1
011110 1
011111 1
100000 1
100001 1
100011 1
100101 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111000 1
111001 1
111011 1
111101 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[2] $abc$2169$new_n394 $abc$2169$new_n393 uport[2] $0\uport[31:0][2]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[1] uport[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0] uport[0] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[1] $abc$2169$new_n393
000001 1
000010 1
000011 1
000101 1
000111 1
001101 1
001110 1
001111 1
010011 1
011001 1
011011 1
011111 1
100011 1
101001 1
101011 1
101111 1
110001 1
110010 1
110011 1
110101 1
110111 1
111101 1
111110 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[2] uport[2] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[1] uport[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0] uport[0] $abc$2169$new_n394
000010 1
001000 1
001001 1
001010 1
001011 1
001110 1
010000 1
010001 1
010011 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011111 1
100000 1
100001 1
100011 1
100100 1
100101 1
100110 1
100111 1
101100 1
101101 1
101111 1
110010 1
111000 1
111001 1
111010 1
111011 1
111110 1
.names reset $abc$2169$new_n396 $0\uport[31:0][3]
00 1
.names uport[3] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] $abc$2169$new_n398 $abc$2169$new_n397 $abc$2169$new_n356 $abc$2169$new_n396
000000 1
000001 1
000010 1
000100 1
000110 1
000111 1
001000 1
001010 1
001011 1
001100 1
001101 1
001110 1
010000 1
010010 1
010011 1
010100 1
010101 1
010110 1
011000 1
011001 1
011010 1
011100 1
011110 1
011111 1
100011 1
100101 1
101001 1
101111 1
110001 1
110111 1
111011 1
111101 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[2] $abc$2169$new_n394 $abc$2169$new_n393 $abc$2169$new_n397
001 1
100 1
101 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[2] uport[0] uport[2] uport[1] $abc$2169$new_n398
001000 1
001001 1
001100 1
001101 1
010000 1
010100 1
011000 1
011001 1
011010 1
011100 1
011101 1
011110 1
100000 1
101000 1
101001 1
101010 1
101100 1
101101 1
110000 1
110001 1
110100 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[4] $abc$2169$new_n402 $abc$2169$new_n400 uport[4] $0\uport[31:0][4]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2169$new_n401 $abc$2169$new_n398 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[2] $abc$2169$new_n394 $abc$2169$new_n393 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[3] $abc$2169$new_n400
000011 1
001001 1
001011 1
001111 1
010001 1
010010 1
010011 1
010101 1
010111 1
011000 1
011001 1
011010 1
011011 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100101 1
100111 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
110011 1
111001 1
111011 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] uport[3] $abc$2169$new_n401
00 1
11 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[4] uport[4] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] uport[3] $abc$2169$new_n398 $abc$2169$new_n402
00001 1
00100 1
00101 1
00111 1
01000 1
01010 1
01011 1
01110 1
10000 1
10010 1
10011 1
10110 1
11001 1
11100 1
11101 1
11111 1
.names $abc$2169$new_n356 reset $abc$2169$new_n404 uport[5] $0\uport[31:0][5]
0001 1
0011 1
1010 1
1011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[5] $abc$2169$new_n405 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[4] $abc$2169$new_n402 $abc$2169$new_n400 $abc$2169$new_n404
00001 1
00100 1
00101 1
00111 1
01000 1
01010 1
01011 1
01110 1
10000 1
10010 1
10011 1
10110 1
11001 1
11100 1
11101 1
11111 1
.names $abc$2169$new_n406 uport[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[4] uport[4] $abc$2169$new_n398 $abc$2169$new_n405
000000 1
000010 1
000011 1
000110 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010110 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[5] uport[5] $abc$2169$new_n406
00 1
11 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[6] $abc$2169$new_n409 $abc$2169$new_n408 uport[6] $0\uport[31:0][6]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[4] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[5] $abc$2169$new_n402 $abc$2169$new_n405 $abc$2169$new_n400 $abc$2169$new_n408
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[6] uport[6] $abc$2169$new_n411 $abc$2169$new_n410 $abc$2169$new_n409
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$2169$new_n406 uport[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[4] uport[4] $abc$2169$new_n398 $abc$2169$new_n410
100000 1
100010 1
100011 1
100110 1
101010 1
101011 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111000 1
111010 1
111011 1
111110 1
.names uport[5] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[5] $abc$2169$new_n411
10 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[7] $abc$2169$new_n414 $abc$2169$new_n413 uport[7] $0\uport[31:0][7]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[6] $abc$2169$new_n409 $abc$2169$new_n408 $abc$2169$new_n413
001 1
100 1
101 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[7] uport[7] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[6] uport[6] $abc$2169$new_n411 $abc$2169$new_n410 $abc$2169$new_n414
000000 1
001000 1
001001 1
001010 1
001011 1
001100 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101101 1
101110 1
101111 1
110000 1
111000 1
111001 1
111010 1
111011 1
111100 1
.names $abc$2169$new_n356 reset $abc$2169$new_n417 $abc$2169$new_n416 uport[8] $0\uport[31:0][8]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[6] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[7] $abc$2169$new_n409 $abc$2169$new_n414 $abc$2169$new_n408 $abc$2169$new_n416
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] uport[8] $abc$2169$new_n418 $abc$2169$new_n417
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[6] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[7] $abc$2169$new_n411 $abc$2169$new_n410 uport[7] uport[6] $abc$2169$new_n418
000000 1
010000 1
010001 1
010010 1
010100 1
010101 1
011000 1
011001 1
011100 1
011101 1
100000 1
100001 1
100100 1
101000 1
101100 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names $abc$2169$new_n356 reset $abc$2169$new_n421 $abc$2169$new_n420 uport[9] $0\uport[31:0][9]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] uport[8] $abc$2169$new_n418 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[8] $abc$2169$new_n416 $abc$2169$new_n420
00001 1
00010 1
00011 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[9] $abc$2169$new_n422 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] uport[8] $abc$2169$new_n418 $abc$2169$new_n421
00001 1
00100 1
00101 1
00111 1
01000 1
01010 1
01011 1
01110 1
10000 1
10010 1
10011 1
10110 1
11001 1
11100 1
11101 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[9] uport[9] $abc$2169$new_n422
00 1
11 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[10] $abc$2169$new_n426 $abc$2169$new_n424 uport[10] $0\uport[31:0][10]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100000 1
100001 1
100110 1
100111 1
101010 1
101011 1
101100 1
101101 1
.names $abc$2169$new_n425 $abc$2169$new_n417 $abc$2169$new_n421 $abc$2169$new_n416 $abc$2169$new_n424
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1110 1
.names $abc$2169$new_n422 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] uport[8] $abc$2169$new_n418 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[9] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[8] $abc$2169$new_n425
000010 1
000011 1
000101 1
000110 1
000111 1
001011 1
001110 1
001111 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011010 1
011011 1
011101 1
011110 1
011111 1
100000 1
100001 1
100010 1
100011 1
100111 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110011 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111111 1
.names $abc$2169$new_n427 uport[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[9] uport[9] $abc$2169$new_n418 $abc$2169$new_n426
000000 1
000010 1
000011 1
000110 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010110 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[10] uport[10] $abc$2169$new_n427
00 1
11 1
.names $abc$2169$new_n356 reset $abc$2169$new_n429 $abc$2169$new_n433 $abc$2169$new_n430 uport[11] $0\uport[31:0][11]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[10] $abc$2169$new_n426 $abc$2169$new_n417 $abc$2169$new_n421 $abc$2169$new_n416 $abc$2169$new_n425 $abc$2169$new_n429
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001111 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110001 1
110011 1
110101 1
110111 1
111001 1
111011 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[11] uport[11] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[11] $abc$2169$new_n432 $abc$2169$new_n431 $abc$2169$new_n430
00000 1
01001 1
01010 1
01011 1
10001 1
10010 1
10011 1
11000 1
.names $abc$2169$new_n427 uport[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[9] uport[9] $abc$2169$new_n418 $abc$2169$new_n431
100000 1
100010 1
100011 1
100110 1
101010 1
101011 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111000 1
111010 1
111011 1
111110 1
.names uport[10] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[10] $abc$2169$new_n432
10 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[11] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[11] uport[11] $abc$2169$new_n432 $abc$2169$new_n431 $abc$2169$new_n433
10001 1
10010 1
10011 1
10100 1
11000 1
11101 1
11110 1
11111 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[12] $abc$2169$new_n436 $abc$2169$new_n435 uport[12] $0\uport[31:0][12]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2169$new_n430 $abc$2169$new_n429 $abc$2169$new_n433 $abc$2169$new_n435
001 1
010 1
011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[12] uport[12] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[11] uport[11] $abc$2169$new_n432 $abc$2169$new_n431 $abc$2169$new_n436
000000 1
001000 1
001001 1
001010 1
001011 1
001100 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101101 1
101110 1
101111 1
110000 1
111000 1
111001 1
111010 1
111011 1
111100 1
.names $abc$2169$new_n356 reset $abc$2169$new_n438 uport[13] $0\uport[31:0][13]
0001 1
0011 1
1010 1
1011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[13] $abc$2169$new_n441 $abc$2169$new_n440 $abc$2169$new_n439 $abc$2169$new_n438
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names $abc$2169$new_n430 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[12] $abc$2169$new_n436 $abc$2169$new_n433 $abc$2169$new_n429 $abc$2169$new_n439
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
01101 1
01110 1
01111 1
11000 1
11001 1
11010 1
11011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[11] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[12] $abc$2169$new_n432 $abc$2169$new_n431 uport[12] uport[11] $abc$2169$new_n440
000000 1
010000 1
010001 1
010010 1
010100 1
010101 1
011000 1
011001 1
011100 1
011101 1
100000 1
100001 1
100100 1
101000 1
101100 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[13] uport[13] $abc$2169$new_n441
00 1
11 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[14] $abc$2169$new_n444 $abc$2169$new_n443 uport[14] $0\uport[31:0][14]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2169$new_n441 $abc$2169$new_n440 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[13] $abc$2169$new_n439 $abc$2169$new_n443
0011 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[14] uport[14] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[13] uport[13] $abc$2169$new_n440 $abc$2169$new_n444
00001 1
00100 1
00101 1
00111 1
01000 1
01010 1
01011 1
01110 1
10000 1
10010 1
10011 1
10110 1
11001 1
11100 1
11101 1
11111 1
.names $abc$2169$new_n356 reset $abc$2169$new_n446 uport[15] $0\uport[31:0][15]
0001 1
0011 1
1010 1
1011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[15] $abc$2169$new_n449 $abc$2169$new_n448 $abc$2169$new_n447 $abc$2169$new_n446
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names $abc$2169$new_n441 $abc$2169$new_n440 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[13] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[14] $abc$2169$new_n444 $abc$2169$new_n439 $abc$2169$new_n447
000100 1
000101 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011001 1
011100 1
011101 1
011110 1
011111 1
100001 1
100100 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[14] uport[13] uport[14] $abc$2169$new_n440 $abc$2169$new_n448
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[15] uport[15] $abc$2169$new_n449
00 1
11 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[16] $abc$2169$new_n452 $abc$2169$new_n451 uport[16] $0\uport[31:0][16]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2169$new_n449 $abc$2169$new_n448 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[15] $abc$2169$new_n447 $abc$2169$new_n451
0011 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[16] uport[16] $abc$2169$new_n455 $abc$2169$new_n453 $abc$2169$new_n452
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$2169$new_n449 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[14] uport[13] uport[14] $abc$2169$new_n440 $abc$2169$new_n453
100001 1
101000 1
101001 1
101011 1
101100 1
101101 1
110000 1
110001 1
110101 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[15] uport[15] $abc$2169$new_n455
10 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[17] $abc$2169$new_n458 $abc$2169$new_n457 uport[17] $0\uport[31:0][17]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100000 1
100001 1
100110 1
100111 1
101010 1
101011 1
101100 1
101101 1
.names $abc$2169$new_n449 $abc$2169$new_n448 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[15] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[16] $abc$2169$new_n452 $abc$2169$new_n447 $abc$2169$new_n457
000100 1
000101 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011001 1
011100 1
011101 1
011110 1
011111 1
100001 1
100100 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[17] uport[17] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[16] uport[16] $abc$2169$new_n455 $abc$2169$new_n453 $abc$2169$new_n458
000000 1
000100 1
000101 1
000110 1
000111 1
001100 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
110000 1
110100 1
110101 1
110110 1
110111 1
111100 1
.names $abc$2169$new_n356 reset $abc$2169$new_n461 $abc$2169$new_n460 uport[18] $0\uport[31:0][18]
00001 1
00011 1
00101 1
00111 1
10010 1
10011 1
10100 1
10101 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[17] $abc$2169$new_n458 $abc$2169$new_n457 $abc$2169$new_n460
000 1
001 1
010 1
100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] uport[18] $abc$2169$new_n462 $abc$2169$new_n461
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names $abc$2169$new_n453 $abc$2169$new_n455 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[16] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[17] uport[17] uport[16] $abc$2169$new_n462
000000 1
000001 1
000010 1
000011 1
000110 1
000111 1
001001 1
001010 1
001011 1
001111 1
010001 1
010010 1
010011 1
010111 1
011010 1
011011 1
100001 1
100010 1
100011 1
100111 1
101010 1
101011 1
110001 1
110010 1
110011 1
110111 1
111010 1
111011 1
.names $abc$2169$new_n356 reset $abc$2169$new_n464 $abc$2169$new_n465 uport[19] $0\uport[31:0][19]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] uport[18] $abc$2169$new_n462 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[18] $abc$2169$new_n460 $abc$2169$new_n464
00010 1
00100 1
00110 1
00111 1
01000 1
01010 1
01011 1
01110 1
10000 1
10010 1
10011 1
10110 1
11010 1
11100 1
11110 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[19] $abc$2169$new_n466 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] uport[18] $abc$2169$new_n462 $abc$2169$new_n465
00000 1
00100 1
00101 1
00110 1
01001 1
01010 1
01011 1
01111 1
10001 1
10010 1
10011 1
10111 1
11000 1
11100 1
11101 1
11110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[19] uport[19] $abc$2169$new_n466
00 1
11 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[20] $abc$2169$new_n470 $abc$2169$new_n468 uport[20] $0\uport[31:0][20]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2169$new_n461 $abc$2169$new_n465 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[17] $abc$2169$new_n458 $abc$2169$new_n457 $abc$2169$new_n469 $abc$2169$new_n468
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010010 1
010100 1
010110 1
011000 1
011010 1
011100 1
011110 1
100000 1
100010 1
100100 1
100110 1
101000 1
101010 1
101100 1
101110 1
110110 1
111010 1
111100 1
111110 1
.names $abc$2169$new_n466 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] uport[18] $abc$2169$new_n462 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[19] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[18] $abc$2169$new_n469
000000 1
000100 1
000101 1
001000 1
001001 1
001100 1
001101 1
001110 1
010100 1
011000 1
011100 1
011101 1
100000 1
100001 1
100010 1
101100 1
110000 1
110001 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
.names $abc$2169$new_n471 uport[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[19] uport[19] $abc$2169$new_n462 $abc$2169$new_n470
000001 1
000010 1
000011 1
000111 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010110 1
010111 1
011001 1
011010 1
011011 1
011111 1
100000 1
100100 1
100101 1
100110 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111000 1
111100 1
111101 1
111110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[20] uport[20] $abc$2169$new_n471
00 1
11 1
.names $abc$2169$new_n356 reset $abc$2169$new_n473 $abc$2169$new_n474 uport[21] $0\uport[31:0][21]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[20] $abc$2169$new_n470 $abc$2169$new_n468 $abc$2169$new_n473
001 1
100 1
101 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[21] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[21] uport[21] $abc$2169$new_n476 $abc$2169$new_n475 $abc$2169$new_n474
00001 1
00010 1
00011 1
00100 1
01000 1
01101 1
01110 1
01111 1
10000 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11100 1
.names $abc$2169$new_n471 uport[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[19] uport[19] $abc$2169$new_n462 $abc$2169$new_n475
100001 1
100010 1
100011 1
100111 1
101010 1
101011 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111001 1
111010 1
111011 1
111111 1
.names uport[20] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[20] $abc$2169$new_n476
10 1
.names $abc$2169$new_n356 reset $abc$2169$new_n481 $abc$2169$new_n478 uport[22] $0\uport[31:0][22]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $abc$2169$new_n479 $abc$2169$new_n473 $abc$2169$new_n474 $abc$2169$new_n478
000 1
010 1
011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[21] uport[21] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[21] $abc$2169$new_n476 $abc$2169$new_n475 $abc$2169$new_n479
00000 1
01001 1
01010 1
01011 1
10001 1
10010 1
10011 1
11000 1
.names $abc$2169$new_n481 $abc$2169$new_n474 $abc$2169$new_n470 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[20] $abc$2169$new_n468 $abc$2169$new_n479 $abc$2169$new_n480
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110000 1
110001 1
110011 1
110101 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[22] $abc$2169$new_n482 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[21] uport[21] $abc$2169$new_n476 $abc$2169$new_n475 $abc$2169$new_n481
000000 1
001000 1
001001 1
001010 1
001011 1
001100 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101101 1
101110 1
101111 1
110000 1
111000 1
111001 1
111010 1
111011 1
111100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[22] uport[22] $abc$2169$new_n482
00 1
11 1
.names $abc$2169$new_n356 reset $abc$2169$new_n486 $abc$2169$new_n480 $abc$2169$new_n484 uport[23] $0\uport[31:0][23]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
.names $abc$2169$new_n481 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[22] $abc$2169$new_n484
00 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] uport[23] $abc$2169$new_n487 $abc$2169$new_n486
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[21] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[22] $abc$2169$new_n476 $abc$2169$new_n475 uport[22] uport[21] $abc$2169$new_n487
000000 1
010000 1
010001 1
010010 1
010100 1
010101 1
011000 1
011001 1
011100 1
011101 1
100000 1
100001 1
100100 1
101000 1
101100 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names $abc$2169$new_n356 reset $abc$2169$new_n489 $abc$2169$new_n491 uport[24] $0\uport[31:0][24]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $abc$2169$new_n490 $abc$2169$new_n486 $abc$2169$new_n484 $abc$2169$new_n480 $abc$2169$new_n489
0000 1
0001 1
0010 1
0011 1
0100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] uport[23] $abc$2169$new_n487 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[23] $abc$2169$new_n490
0010 1
0100 1
1000 1
1110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[24] uport[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] uport[23] $abc$2169$new_n487 $abc$2169$new_n491
000000 1
000010 1
000011 1
000110 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101010 1
101011 1
101110 1
110000 1
110010 1
110011 1
110110 1
111001 1
111100 1
111101 1
111111 1
.names $abc$2169$new_n356 reset $abc$2169$new_n493 $abc$2169$new_n495 uport[25] $0\uport[31:0][25]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $abc$2169$new_n491 $abc$2169$new_n490 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[24] $abc$2169$new_n486 $abc$2169$new_n484 $abc$2169$new_n480 $abc$2169$new_n493
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100000 1
100001 1
100010 1
100011 1
100100 1
101000 1
101001 1
101010 1
101011 1
101100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[25] $abc$2169$new_n497 $abc$2169$new_n496 $abc$2169$new_n495
001 1
010 1
100 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[24] uport[23] uport[24] $abc$2169$new_n487 $abc$2169$new_n496
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[25] uport[25] $abc$2169$new_n497
00 1
11 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[26] $abc$2169$new_n501 $abc$2169$new_n499 uport[26] $0\uport[31:0][26]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2169$new_n500 $abc$2169$new_n493 $abc$2169$new_n495 $abc$2169$new_n499
000 1
010 1
011 1
.names $abc$2169$new_n496 $abc$2169$new_n497 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[25] $abc$2169$new_n500
000 1
110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[26] uport[26] $abc$2169$new_n504 $abc$2169$new_n502 $abc$2169$new_n501
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$2169$new_n497 uport[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[24] uport[24] $abc$2169$new_n487 $abc$2169$new_n502
100000 1
100010 1
100011 1
100110 1
101010 1
101011 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111000 1
111010 1
111011 1
111110 1
.names uport[25] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[25] $abc$2169$new_n504
10 1
.names $abc$2169$new_n356 reset $abc$2169$new_n508 $abc$2169$new_n506 uport[27] $0\uport[31:0][27]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[26] $abc$2169$new_n501 $abc$2169$new_n499 $abc$2169$new_n506
001 1
100 1
101 1
111 1
.names $abc$2169$new_n508 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[26] $abc$2169$new_n501 $abc$2169$new_n495 $abc$2169$new_n493 $abc$2169$new_n500 $abc$2169$new_n507
100001 1
100011 1
100100 1
100101 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
111001 1
111011 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[27] $abc$2169$new_n509 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[26] uport[26] $abc$2169$new_n504 $abc$2169$new_n502 $abc$2169$new_n508
000000 1
001000 1
001001 1
001010 1
001011 1
001100 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101101 1
101110 1
101111 1
110000 1
111000 1
111001 1
111010 1
111011 1
111100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] uport[27] $abc$2169$new_n509
00 1
11 1
.names $abc$2169$new_n356 reset $abc$2169$new_n513 $abc$2169$new_n507 $abc$2169$new_n511 uport[28] $0\uport[31:0][28]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
.names $abc$2169$new_n512 $abc$2169$new_n509 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[27] $abc$2169$new_n511
000 1
110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[26] $abc$2169$new_n502 $abc$2169$new_n504 uport[26] $abc$2169$new_n512
0000 1
1000 1
1001 1
1010 1
1100 1
1110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[28] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[28] uport[28] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] uport[27] $abc$2169$new_n512 $abc$2169$new_n513
000000 1
000010 1
000011 1
000110 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101010 1
101011 1
101110 1
110000 1
110010 1
110011 1
110110 1
111001 1
111100 1
111101 1
111111 1
.names $abc$2169$new_n356 reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[29] $abc$2169$new_n517 $abc$2169$new_n515 uport[29] $0\uport[31:0][29]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2169$new_n516 $abc$2169$new_n513 $abc$2169$new_n511 $abc$2169$new_n507 $abc$2169$new_n515
0000 1
0001 1
0010 1
0011 1
0100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[28] uport[28] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[28] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] uport[27] $abc$2169$new_n512 $abc$2169$new_n516
000001 1
000100 1
000101 1
000111 1
010000 1
010010 1
010011 1
010110 1
100000 1
100010 1
100011 1
100110 1
110001 1
110100 1
110101 1
110111 1
.names $abc$2169$new_n518 uport[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[28] uport[28] $abc$2169$new_n512 $abc$2169$new_n517
000000 1
000010 1
000011 1
000110 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010110 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[29] uport[29] $abc$2169$new_n518
00 1
11 1
.names $abc$2169$new_n356 reset $abc$2169$new_n520 $abc$2169$new_n521 uport[30] $0\uport[31:0][30]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $abc$2169$new_n516 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[29] $abc$2169$new_n517 $abc$2169$new_n511 $abc$2169$new_n507 $abc$2169$new_n513 $abc$2169$new_n520
000000 1
000001 1
000010 1
000100 1
000110 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011000 1
011001 1
011010 1
011100 1
011110 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[30] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[30] uport[30] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[29] uport[29] $abc$2169$new_n522 $abc$2169$new_n521
000000 1
000010 1
000011 1
000110 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101010 1
101011 1
101110 1
110000 1
110010 1
110011 1
110110 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[28] uport[27] uport[28] $abc$2169$new_n512 $abc$2169$new_n522
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $abc$2169$new_n527 $abc$2169$new_n525 $abc$2169$new_n521 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[30] $abc$2169$new_n520 $abc$2169$new_n356 $0\uport[31:0][31]
100000 1
100010 1
100100 1
100101 1
100110 1
100111 1
101000 1
101010 1
101011 1
101100 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names $abc$2169$new_n526 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[29] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[30] uport[29] uport[30] $abc$2169$new_n522 $abc$2169$new_n525
000001 1
001000 1
001001 1
001011 1
001100 1
001101 1
010000 1
010001 1
010101 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011111 1
100000 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101010 1
101110 1
101111 1
110010 1
110011 1
110100 1
110110 1
110111 1
111110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[31] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[31] uport[31] $abc$2169$new_n526
001 1
010 1
100 1
111 1
.names reset $abc$2169$new_n356 uport[31] $abc$2169$new_n527
001 1
010 1
011 1
.names yport[0] reset temp[0] $abc$2169$new_n356 $0\yport[31:0][0]
0011 1
1000 1
1001 1
1010 1
.names yport[1] reset temp[1] temp[0] yport[0] $abc$2169$new_n356 $0\yport[31:0][1]
000111 1
001001 1
001011 1
001101 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
101000 1
101010 1
101100 1
101110 1
101111 1
.names yport[2] reset temp[2] $abc$2169$new_n531 $abc$2169$new_n356 $0\yport[31:0][2]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names yport[0] temp[0] temp[1] yport[1] $abc$2169$new_n531
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names yport[3] reset temp[3] $abc$2169$new_n533 $abc$2169$new_n356 $0\yport[31:0][3]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names yport[0] temp[0] temp[1] temp[2] yport[2] yport[1] $abc$2169$new_n533
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
011000 1
011001 1
011010 1
011100 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101010 1
101100 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names reset $abc$2169$new_n535 $0\yport[31:0][4]
00 1
.names yport[4] temp[4] temp[3] yport[3] $abc$2169$new_n533 $abc$2169$new_n356 $abc$2169$new_n535
000000 1
000001 1
000010 1
000011 1
000100 1
000110 1
000111 1
001000 1
001010 1
001011 1
001100 1
001110 1
010000 1
010010 1
010100 1
010101 1
010110 1
011000 1
011001 1
011010 1
011100 1
011101 1
011110 1
011111 1
100101 1
101001 1
101101 1
101111 1
110001 1
110011 1
110111 1
111011 1
.names yport[5] reset temp[5] $abc$2169$new_n537 $abc$2169$new_n356 $0\yport[31:0][5]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[3] yport[3] temp[4] yport[4] $abc$2169$new_n533 $abc$2169$new_n537
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names yport[6] reset temp[6] $abc$2169$new_n356 $abc$2169$new_n541 $abc$2169$new_n539 $0\yport[31:0][6]
000101 1
000110 1
000111 1
001100 1
100000 1
100001 1
100010 1
100011 1
100100 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
.names $abc$2169$new_n540 temp[3] yport[3] temp[4] yport[4] $abc$2169$new_n533 $abc$2169$new_n539
100110 1
100111 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names temp[5] yport[5] $abc$2169$new_n540
01 1
10 1
.names temp[5] yport[5] $abc$2169$new_n541
11 1
.names yport[7] reset temp[7] $abc$2169$new_n543 $abc$2169$new_n356 $0\yport[31:0][7]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n541 $abc$2169$new_n539 temp[6] yport[6] $abc$2169$new_n543
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names yport[8] reset temp[8] $abc$2169$new_n545 $abc$2169$new_n356 $0\yport[31:0][8]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n539 $abc$2169$new_n541 temp[6] temp[7] yport[7] yport[6] $abc$2169$new_n545
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names yport[9] reset temp[9] $abc$2169$new_n547 $abc$2169$new_n356 $0\yport[31:0][9]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[8] yport[8] $abc$2169$new_n545 $abc$2169$new_n547
000 1
001 1
011 1
101 1
.names yport[10] reset temp[10] $abc$2169$new_n549 $abc$2169$new_n356 $0\yport[31:0][10]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[9] yport[9] $abc$2169$new_n547 $abc$2169$new_n549
010 1
100 1
110 1
111 1
.names yport[11] reset temp[11] $abc$2169$new_n551 $abc$2169$new_n356 $0\yport[31:0][11]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n554 $abc$2169$new_n552 $abc$2169$new_n551
00 1
.names $abc$2169$new_n553 temp[8] yport[8] temp[9] yport[9] $abc$2169$new_n545 $abc$2169$new_n552
100110 1
100111 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names temp[10] yport[10] $abc$2169$new_n553
01 1
10 1
.names temp[10] yport[10] $abc$2169$new_n554
11 1
.names yport[12] reset temp[12] $abc$2169$new_n556 $abc$2169$new_n356 $0\yport[31:0][12]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[11] yport[11] $abc$2169$new_n551 $abc$2169$new_n556
010 1
100 1
110 1
111 1
.names yport[13] reset temp[13] $abc$2169$new_n558 $abc$2169$new_n356 $0\yport[31:0][13]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n552 $abc$2169$new_n554 temp[11] temp[12] yport[12] yport[11] $abc$2169$new_n558
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names yport[14] reset temp[14] $abc$2169$new_n560 $abc$2169$new_n356 $0\yport[31:0][14]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[13] yport[13] $abc$2169$new_n558 $abc$2169$new_n560
010 1
100 1
110 1
111 1
.names yport[15] reset temp[15] $abc$2169$new_n562 $abc$2169$new_n356 $0\yport[31:0][15]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[13] yport[13] temp[14] yport[14] $abc$2169$new_n558 $abc$2169$new_n562
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names yport[16] reset temp[16] $abc$2169$new_n564 $abc$2169$new_n356 $0\yport[31:0][16]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[15] yport[15] $abc$2169$new_n562 $abc$2169$new_n564
010 1
100 1
110 1
111 1
.names yport[17] reset temp[17] $abc$2169$new_n566 $abc$2169$new_n356 $0\yport[31:0][17]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[16] yport[16] $abc$2169$new_n564 $abc$2169$new_n566
000 1
001 1
010 1
100 1
.names yport[18] reset temp[18] $abc$2169$new_n356 $abc$2169$new_n570 $abc$2169$new_n568 $0\yport[31:0][18]
000100 1
001101 1
001110 1
001111 1
100000 1
100001 1
100010 1
100011 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
.names $abc$2169$new_n569 temp[15] yport[15] temp[16] yport[16] $abc$2169$new_n562 $abc$2169$new_n568
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001011 1
001101 1
010000 1
010001 1
010011 1
010101 1
011000 1
011001 1
.names temp[17] yport[17] $abc$2169$new_n569
11 1
.names temp[17] yport[17] $abc$2169$new_n570
00 1
.names yport[19] reset temp[19] $abc$2169$new_n572 $abc$2169$new_n356 $0\yport[31:0][19]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[18] $abc$2169$new_n568 $abc$2169$new_n570 yport[18] $abc$2169$new_n572
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1110 1
.names yport[20] reset temp[20] $abc$2169$new_n574 $abc$2169$new_n356 $0\yport[31:0][20]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[18] temp[19] $abc$2169$new_n570 $abc$2169$new_n568 yport[19] yport[18] $abc$2169$new_n574
000011 1
010001 1
010010 1
010011 1
010110 1
010111 1
011010 1
011011 1
011110 1
011111 1
100010 1
100011 1
100111 1
101011 1
101111 1
110000 1
110001 1
110010 1
110011 1
110101 1
110110 1
110111 1
111001 1
111010 1
111011 1
111101 1
111110 1
111111 1
.names yport[21] reset temp[21] $abc$2169$new_n576 $abc$2169$new_n356 $0\yport[31:0][21]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[20] yport[20] $abc$2169$new_n574 $abc$2169$new_n576
000 1
001 1
010 1
100 1
.names yport[22] reset temp[22] $abc$2169$new_n578 $abc$2169$new_n356 $0\yport[31:0][22]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[21] yport[21] $abc$2169$new_n576 $abc$2169$new_n578
010 1
100 1
110 1
111 1
.names yport[23] reset temp[23] $abc$2169$new_n580 $abc$2169$new_n356 $0\yport[31:0][23]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n583 $abc$2169$new_n581 $abc$2169$new_n580
00 1
.names $abc$2169$new_n582 temp[20] yport[20] temp[21] yport[21] $abc$2169$new_n574 $abc$2169$new_n581
100110 1
100111 1
101011 1
101101 1
101110 1
101111 1
110011 1
110101 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names temp[22] yport[22] $abc$2169$new_n582
01 1
10 1
.names temp[22] yport[22] $abc$2169$new_n583
11 1
.names yport[24] reset temp[24] $abc$2169$new_n585 $abc$2169$new_n356 $0\yport[31:0][24]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[23] yport[23] $abc$2169$new_n580 $abc$2169$new_n585
010 1
100 1
110 1
111 1
.names yport[25] reset temp[25] $abc$2169$new_n587 $abc$2169$new_n356 $0\yport[31:0][25]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n581 $abc$2169$new_n583 temp[23] temp[24] yport[24] yport[23] $abc$2169$new_n587
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names yport[26] reset temp[26] $abc$2169$new_n589 $abc$2169$new_n356 $0\yport[31:0][26]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[25] yport[25] $abc$2169$new_n587 $abc$2169$new_n589
000 1
001 1
011 1
101 1
.names yport[27] reset temp[27] $abc$2169$new_n591 $abc$2169$new_n356 $0\yport[31:0][27]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[25] yport[25] temp[26] yport[26] $abc$2169$new_n587 $abc$2169$new_n591
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names yport[28] reset temp[28] $abc$2169$new_n593 $abc$2169$new_n356 $0\yport[31:0][28]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[27] yport[27] $abc$2169$new_n591 $abc$2169$new_n593
000 1
001 1
011 1
101 1
.names yport[29] reset temp[29] $abc$2169$new_n595 $abc$2169$new_n356 $0\yport[31:0][29]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[27] yport[27] temp[28] yport[28] $abc$2169$new_n591 $abc$2169$new_n595
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names yport[30] reset temp[30] $abc$2169$new_n597 $abc$2169$new_n356 $0\yport[31:0][30]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[29] yport[29] $abc$2169$new_n595 $abc$2169$new_n597
000 1
001 1
011 1
101 1
.names yport[31] reset temp[31] $abc$2169$new_n599 $abc$2169$new_n356 $0\yport[31:0][31]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[29] yport[29] temp[30] yport[30] $abc$2169$new_n595 $abc$2169$new_n599
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[0] reset dxport[0] $abc$2169$new_n356 $0\xport[31:0][0]
0011 1
1000 1
1001 1
1010 1
.names xport[1] reset dxport[1] dxport[0] xport[0] $abc$2169$new_n356 $0\xport[31:0][1]
000111 1
001001 1
001011 1
001101 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
101000 1
101010 1
101100 1
101110 1
101111 1
.names xport[2] reset dxport[2] $abc$2169$new_n603 $abc$2169$new_n356 $0\xport[31:0][2]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names xport[0] dxport[0] dxport[1] xport[1] $abc$2169$new_n603
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names xport[3] reset dxport[3] $abc$2169$new_n605 $abc$2169$new_n356 $0\xport[31:0][3]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names xport[0] dxport[0] dxport[1] dxport[2] xport[2] xport[1] $abc$2169$new_n605
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
011000 1
011001 1
011010 1
011100 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101010 1
101100 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names reset $abc$2169$new_n607 $0\xport[31:0][4]
00 1
.names xport[4] dxport[4] dxport[3] xport[3] $abc$2169$new_n605 $abc$2169$new_n356 $abc$2169$new_n607
000000 1
000001 1
000010 1
000011 1
000100 1
000110 1
000111 1
001000 1
001010 1
001011 1
001100 1
001110 1
010000 1
010010 1
010100 1
010101 1
010110 1
011000 1
011001 1
011010 1
011100 1
011101 1
011110 1
011111 1
100101 1
101001 1
101101 1
101111 1
110001 1
110011 1
110111 1
111011 1
.names xport[5] reset dxport[5] $abc$2169$new_n609 $abc$2169$new_n356 $0\xport[31:0][5]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[3] xport[3] dxport[4] xport[4] $abc$2169$new_n605 $abc$2169$new_n609
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[6] reset dxport[6] $abc$2169$new_n356 $abc$2169$new_n613 $abc$2169$new_n611 $0\xport[31:0][6]
000101 1
000110 1
000111 1
001100 1
100000 1
100001 1
100010 1
100011 1
100100 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
.names $abc$2169$new_n612 dxport[3] xport[3] dxport[4] xport[4] $abc$2169$new_n605 $abc$2169$new_n611
100110 1
100111 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names dxport[5] xport[5] $abc$2169$new_n612
01 1
10 1
.names dxport[5] xport[5] $abc$2169$new_n613
11 1
.names xport[7] reset dxport[7] $abc$2169$new_n615 $abc$2169$new_n356 $0\xport[31:0][7]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n613 $abc$2169$new_n611 dxport[6] xport[6] $abc$2169$new_n615
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names xport[8] reset dxport[8] $abc$2169$new_n617 $abc$2169$new_n356 $0\xport[31:0][8]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n611 $abc$2169$new_n613 dxport[6] dxport[7] xport[7] xport[6] $abc$2169$new_n617
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names xport[9] reset dxport[9] $abc$2169$new_n619 $abc$2169$new_n356 $0\xport[31:0][9]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[8] xport[8] $abc$2169$new_n617 $abc$2169$new_n619
000 1
001 1
011 1
101 1
.names xport[10] reset dxport[10] $abc$2169$new_n621 $abc$2169$new_n356 $0\xport[31:0][10]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[9] xport[9] $abc$2169$new_n619 $abc$2169$new_n621
010 1
100 1
110 1
111 1
.names xport[11] reset dxport[11] $abc$2169$new_n623 $abc$2169$new_n356 $0\xport[31:0][11]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n626 $abc$2169$new_n624 $abc$2169$new_n623
00 1
.names $abc$2169$new_n625 dxport[8] xport[8] dxport[9] xport[9] $abc$2169$new_n617 $abc$2169$new_n624
100110 1
100111 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names dxport[10] xport[10] $abc$2169$new_n625
01 1
10 1
.names dxport[10] xport[10] $abc$2169$new_n626
11 1
.names xport[12] reset dxport[12] $abc$2169$new_n628 $abc$2169$new_n356 $0\xport[31:0][12]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[11] xport[11] $abc$2169$new_n623 $abc$2169$new_n628
010 1
100 1
110 1
111 1
.names xport[13] reset dxport[13] $abc$2169$new_n630 $abc$2169$new_n356 $0\xport[31:0][13]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n624 $abc$2169$new_n626 dxport[11] dxport[12] xport[12] xport[11] $abc$2169$new_n630
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names xport[14] reset dxport[14] $abc$2169$new_n632 $abc$2169$new_n356 $0\xport[31:0][14]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[13] xport[13] $abc$2169$new_n630 $abc$2169$new_n632
010 1
100 1
110 1
111 1
.names xport[15] reset dxport[15] $abc$2169$new_n634 $abc$2169$new_n356 $0\xport[31:0][15]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[13] xport[13] dxport[14] xport[14] $abc$2169$new_n630 $abc$2169$new_n634
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[16] reset dxport[16] $abc$2169$new_n636 $abc$2169$new_n356 $0\xport[31:0][16]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[15] xport[15] $abc$2169$new_n634 $abc$2169$new_n636
010 1
100 1
110 1
111 1
.names xport[17] reset dxport[17] $abc$2169$new_n638 $abc$2169$new_n356 $0\xport[31:0][17]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[16] xport[16] $abc$2169$new_n636 $abc$2169$new_n638
000 1
001 1
010 1
100 1
.names xport[18] reset dxport[18] $abc$2169$new_n356 $abc$2169$new_n642 $abc$2169$new_n640 $0\xport[31:0][18]
000100 1
001101 1
001110 1
001111 1
100000 1
100001 1
100010 1
100011 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
.names $abc$2169$new_n641 dxport[15] xport[15] dxport[16] xport[16] $abc$2169$new_n634 $abc$2169$new_n640
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001011 1
001101 1
010000 1
010001 1
010011 1
010101 1
011000 1
011001 1
.names dxport[17] xport[17] $abc$2169$new_n641
11 1
.names dxport[17] xport[17] $abc$2169$new_n642
00 1
.names xport[19] reset dxport[19] $abc$2169$new_n644 $abc$2169$new_n356 $0\xport[31:0][19]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[18] $abc$2169$new_n640 $abc$2169$new_n642 xport[18] $abc$2169$new_n644
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1110 1
.names xport[20] reset dxport[20] $abc$2169$new_n646 $abc$2169$new_n356 $0\xport[31:0][20]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[18] dxport[19] $abc$2169$new_n642 $abc$2169$new_n640 xport[19] xport[18] $abc$2169$new_n646
000011 1
010001 1
010010 1
010011 1
010110 1
010111 1
011010 1
011011 1
011110 1
011111 1
100010 1
100011 1
100111 1
101011 1
101111 1
110000 1
110001 1
110010 1
110011 1
110101 1
110110 1
110111 1
111001 1
111010 1
111011 1
111101 1
111110 1
111111 1
.names xport[21] reset dxport[21] $abc$2169$new_n648 $abc$2169$new_n356 $0\xport[31:0][21]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[20] xport[20] $abc$2169$new_n646 $abc$2169$new_n648
000 1
001 1
010 1
100 1
.names xport[22] reset dxport[22] $abc$2169$new_n650 $abc$2169$new_n356 $0\xport[31:0][22]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[21] xport[21] $abc$2169$new_n648 $abc$2169$new_n650
010 1
100 1
110 1
111 1
.names xport[23] reset dxport[23] $abc$2169$new_n652 $abc$2169$new_n356 $0\xport[31:0][23]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n655 $abc$2169$new_n653 $abc$2169$new_n652
00 1
.names $abc$2169$new_n654 dxport[20] xport[20] dxport[21] xport[21] $abc$2169$new_n646 $abc$2169$new_n653
100110 1
100111 1
101011 1
101101 1
101110 1
101111 1
110011 1
110101 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names dxport[22] xport[22] $abc$2169$new_n654
01 1
10 1
.names dxport[22] xport[22] $abc$2169$new_n655
11 1
.names xport[24] reset dxport[24] $abc$2169$new_n657 $abc$2169$new_n356 $0\xport[31:0][24]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[23] xport[23] $abc$2169$new_n652 $abc$2169$new_n657
010 1
100 1
110 1
111 1
.names xport[25] reset dxport[25] $abc$2169$new_n659 $abc$2169$new_n356 $0\xport[31:0][25]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2169$new_n653 $abc$2169$new_n655 dxport[23] dxport[24] xport[24] xport[23] $abc$2169$new_n659
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names xport[26] reset dxport[26] $abc$2169$new_n661 $abc$2169$new_n356 $0\xport[31:0][26]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[25] xport[25] $abc$2169$new_n659 $abc$2169$new_n661
000 1
001 1
011 1
101 1
.names xport[27] reset dxport[27] $abc$2169$new_n663 $abc$2169$new_n356 $0\xport[31:0][27]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[25] xport[25] dxport[26] xport[26] $abc$2169$new_n659 $abc$2169$new_n663
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[28] reset dxport[28] $abc$2169$new_n665 $abc$2169$new_n356 $0\xport[31:0][28]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[27] xport[27] $abc$2169$new_n663 $abc$2169$new_n665
000 1
001 1
011 1
101 1
.names xport[29] reset dxport[29] $abc$2169$new_n667 $abc$2169$new_n356 $0\xport[31:0][29]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[27] xport[27] dxport[28] xport[28] $abc$2169$new_n663 $abc$2169$new_n667
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[30] reset dxport[30] $abc$2169$new_n669 $abc$2169$new_n356 $0\xport[31:0][30]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[29] xport[29] $abc$2169$new_n667 $abc$2169$new_n669
000 1
001 1
011 1
101 1
.names xport[31] reset dxport[31] $abc$2169$new_n671 $abc$2169$new_n356 $0\xport[31:0][31]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[29] xport[29] dxport[30] xport[30] $abc$2169$new_n667 $abc$2169$new_n671
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names aport[28] xport[28] aport[27] xport[27] aport[26] xport[26] $abc$2169$new_n672
000000 1
000011 1
001100 1
001111 1
110000 1
110011 1
111100 1
111111 1
.names aport[31] xport[31] aport[30] xport[30] aport[29] xport[29] $abc$2169$new_n673
000000 1
000011 1
001100 1
001111 1
110000 1
110011 1
111100 1
111111 1
.names $abc$2169$new_n673 $abc$2169$new_n672 aport[25] xport[25] aport[24] xport[24] $abc$2169$new_n674
110000 1
110011 1
111100 1
111111 1
.latch $0\xport[31:0][0] xport[0] re clk 2
.latch $0\xport[31:0][1] xport[1] re clk 2
.latch $0\xport[31:0][2] xport[2] re clk 2
.latch $0\xport[31:0][3] xport[3] re clk 2
.latch $0\xport[31:0][4] xport[4] re clk 2
.latch $0\xport[31:0][5] xport[5] re clk 2
.latch $0\xport[31:0][6] xport[6] re clk 2
.latch $0\xport[31:0][7] xport[7] re clk 2
.latch $0\xport[31:0][8] xport[8] re clk 2
.latch $0\xport[31:0][9] xport[9] re clk 2
.latch $0\xport[31:0][10] xport[10] re clk 2
.latch $0\xport[31:0][11] xport[11] re clk 2
.latch $0\xport[31:0][12] xport[12] re clk 2
.latch $0\xport[31:0][13] xport[13] re clk 2
.latch $0\xport[31:0][14] xport[14] re clk 2
.latch $0\xport[31:0][15] xport[15] re clk 2
.latch $0\xport[31:0][16] xport[16] re clk 2
.latch $0\xport[31:0][17] xport[17] re clk 2
.latch $0\xport[31:0][18] xport[18] re clk 2
.latch $0\xport[31:0][19] xport[19] re clk 2
.latch $0\xport[31:0][20] xport[20] re clk 2
.latch $0\xport[31:0][21] xport[21] re clk 2
.latch $0\xport[31:0][22] xport[22] re clk 2
.latch $0\xport[31:0][23] xport[23] re clk 2
.latch $0\xport[31:0][24] xport[24] re clk 2
.latch $0\xport[31:0][25] xport[25] re clk 2
.latch $0\xport[31:0][26] xport[26] re clk 2
.latch $0\xport[31:0][27] xport[27] re clk 2
.latch $0\xport[31:0][28] xport[28] re clk 2
.latch $0\xport[31:0][29] xport[29] re clk 2
.latch $0\xport[31:0][30] xport[30] re clk 2
.latch $0\xport[31:0][31] xport[31] re clk 2
.latch $0\yport[31:0][0] yport[0] re clk 2
.latch $0\yport[31:0][1] yport[1] re clk 2
.latch $0\yport[31:0][2] yport[2] re clk 2
.latch $0\yport[31:0][3] yport[3] re clk 2
.latch $0\yport[31:0][4] yport[4] re clk 2
.latch $0\yport[31:0][5] yport[5] re clk 2
.latch $0\yport[31:0][6] yport[6] re clk 2
.latch $0\yport[31:0][7] yport[7] re clk 2
.latch $0\yport[31:0][8] yport[8] re clk 2
.latch $0\yport[31:0][9] yport[9] re clk 2
.latch $0\yport[31:0][10] yport[10] re clk 2
.latch $0\yport[31:0][11] yport[11] re clk 2
.latch $0\yport[31:0][12] yport[12] re clk 2
.latch $0\yport[31:0][13] yport[13] re clk 2
.latch $0\yport[31:0][14] yport[14] re clk 2
.latch $0\yport[31:0][15] yport[15] re clk 2
.latch $0\yport[31:0][16] yport[16] re clk 2
.latch $0\yport[31:0][17] yport[17] re clk 2
.latch $0\yport[31:0][18] yport[18] re clk 2
.latch $0\yport[31:0][19] yport[19] re clk 2
.latch $0\yport[31:0][20] yport[20] re clk 2
.latch $0\yport[31:0][21] yport[21] re clk 2
.latch $0\yport[31:0][22] yport[22] re clk 2
.latch $0\yport[31:0][23] yport[23] re clk 2
.latch $0\yport[31:0][24] yport[24] re clk 2
.latch $0\yport[31:0][25] yport[25] re clk 2
.latch $0\yport[31:0][26] yport[26] re clk 2
.latch $0\yport[31:0][27] yport[27] re clk 2
.latch $0\yport[31:0][28] yport[28] re clk 2
.latch $0\yport[31:0][29] yport[29] re clk 2
.latch $0\yport[31:0][30] yport[30] re clk 2
.latch $0\yport[31:0][31] yport[31] re clk 2
.latch $0\uport[31:0][0] uport[0] re clk 2
.latch $0\uport[31:0][1] uport[1] re clk 2
.latch $0\uport[31:0][2] uport[2] re clk 2
.latch $0\uport[31:0][3] uport[3] re clk 2
.latch $0\uport[31:0][4] uport[4] re clk 2
.latch $0\uport[31:0][5] uport[5] re clk 2
.latch $0\uport[31:0][6] uport[6] re clk 2
.latch $0\uport[31:0][7] uport[7] re clk 2
.latch $0\uport[31:0][8] uport[8] re clk 2
.latch $0\uport[31:0][9] uport[9] re clk 2
.latch $0\uport[31:0][10] uport[10] re clk 2
.latch $0\uport[31:0][11] uport[11] re clk 2
.latch $0\uport[31:0][12] uport[12] re clk 2
.latch $0\uport[31:0][13] uport[13] re clk 2
.latch $0\uport[31:0][14] uport[14] re clk 2
.latch $0\uport[31:0][15] uport[15] re clk 2
.latch $0\uport[31:0][16] uport[16] re clk 2
.latch $0\uport[31:0][17] uport[17] re clk 2
.latch $0\uport[31:0][18] uport[18] re clk 2
.latch $0\uport[31:0][19] uport[19] re clk 2
.latch $0\uport[31:0][20] uport[20] re clk 2
.latch $0\uport[31:0][21] uport[21] re clk 2
.latch $0\uport[31:0][22] uport[22] re clk 2
.latch $0\uport[31:0][23] uport[23] re clk 2
.latch $0\uport[31:0][24] uport[24] re clk 2
.latch $0\uport[31:0][25] uport[25] re clk 2
.latch $0\uport[31:0][26] uport[26] re clk 2
.latch $0\uport[31:0][27] uport[27] re clk 2
.latch $0\uport[31:0][28] uport[28] re clk 2
.latch $0\uport[31:0][29] uport[29] re clk 2
.latch $0\uport[31:0][30] uport[30] re clk 2
.latch $0\uport[31:0][31] uport[31] re clk 2
.subckt mult_36 A[35]=uport[0] A[34]=uport[1] A[33]=uport[2] A[32]=uport[3] A[31]=uport[4] A[30]=uport[5] A[29]=uport[6] A[28]=uport[7] A[27]=uport[8] A[26]=uport[9] A[25]=uport[10] A[24]=uport[11] A[23]=uport[12] A[22]=uport[13] A[21]=uport[14] A[20]=uport[15] A[19]=uport[16] A[18]=uport[17] A[17]=uport[18] A[16]=uport[19] A[15]=uport[20] A[14]=uport[21] A[13]=uport[22] A[12]=uport[23] A[11]=uport[24] A[10]=uport[25] A[9]=uport[26] A[8]=uport[27] A[7]=uport[28] A[6]=uport[29] A[5]=uport[30] A[4]=uport[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=dxport[0] B[34]=dxport[1] B[33]=dxport[2] B[32]=dxport[3] B[31]=dxport[4] B[30]=dxport[5] B[29]=dxport[6] B[28]=dxport[7] B[27]=dxport[8] B[26]=dxport[9] B[25]=dxport[10] B[24]=dxport[11] B[23]=dxport[12] B[22]=dxport[13] B[21]=dxport[14] B[20]=dxport[15] B[19]=dxport[16] B[18]=dxport[17] B[17]=dxport[18] B[16]=dxport[19] B[15]=dxport[20] B[14]=dxport[21] B[13]=dxport[22] B[12]=dxport[23] B[11]=dxport[24] B[10]=dxport[25] B[9]=dxport[26] B[8]=dxport[27] B[7]=dxport[28] B[6]=dxport[29] B[5]=dxport[30] B[4]=dxport[31] B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=temp[0] Y[70]=temp[1] Y[69]=temp[2] Y[68]=temp[3] Y[67]=temp[4] Y[66]=temp[5] Y[65]=temp[6] Y[64]=temp[7] Y[63]=temp[8] Y[62]=temp[9] Y[61]=temp[10] Y[60]=temp[11] Y[59]=temp[12] Y[58]=temp[13] Y[57]=temp[14] Y[56]=temp[15] Y[55]=temp[16] Y[54]=temp[17] Y[53]=temp[18] Y[52]=temp[19] Y[51]=temp[20] Y[50]=temp[21] Y[49]=temp[22] Y[48]=temp[23] Y[47]=temp[24] Y[46]=temp[25] Y[45]=temp[26] Y[44]=temp[27] Y[43]=temp[28] Y[42]=temp[29] Y[41]=temp[30] Y[40]=temp[31] Y[39]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[39] Y[38]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[38] Y[37]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[37] Y[36]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[36] Y[35]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[35] Y[34]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[34] Y[33]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[33] Y[32]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[32] Y[31]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[31] Y[30]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[30] Y[29]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[29] Y[28]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[28] Y[27]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[27] Y[26]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[26] Y[25]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[25] Y[24]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[24] Y[23]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[23] Y[22]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[22] Y[21]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[21] Y[20]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[20] Y[19]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[19] Y[18]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[18] Y[17]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[17] Y[16]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[16] Y[15]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[15] Y[14]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[14] Y[13]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[13] Y[12]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[12] Y[11]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[11] Y[10]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[10] Y[9]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[9] Y[8]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[8] Y[7]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[7] Y[6]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[6] Y[5]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[5] Y[4]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[4] Y[3]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[3] Y[2]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[2] Y[1]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[1] Y[0]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[0]
.subckt mult_36 A[35]=yport[0] A[34]=yport[1] A[33]=yport[2] A[32]=yport[3] A[31]=yport[4] A[30]=yport[5] A[29]=yport[6] A[28]=yport[7] A[27]=yport[8] A[26]=yport[9] A[25]=yport[10] A[24]=yport[11] A[23]=yport[12] A[22]=yport[13] A[21]=yport[14] A[20]=yport[15] A[19]=yport[16] A[18]=yport[17] A[17]=yport[18] A[16]=yport[19] A[15]=yport[20] A[14]=yport[21] A[13]=yport[22] A[12]=yport[23] A[11]=yport[24] A[10]=yport[25] A[9]=yport[26] A[8]=yport[27] A[7]=yport[28] A[6]=yport[29] A[5]=yport[30] A[4]=yport[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=$true B[34]=$true B[33]=$false B[32]=$false B[31]=$false B[30]=$false B[29]=$false B[28]=$false B[27]=$false B[26]=$false B[25]=$false B[24]=$false B[23]=$false B[22]=$false B[21]=$false B[20]=$false B[19]=$false B[18]=$false B[17]=$false B[16]=$false B[15]=$false B[14]=$false B[13]=$false B[12]=$false B[11]=$false B[10]=$false B[9]=$false B[8]=$false B[7]=$false B[6]=$false B[5]=$false B[4]=$false B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0] Y[70]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[1] Y[69]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[2] Y[68]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[3] Y[67]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[4] Y[66]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[5] Y[65]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[6] Y[64]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[7] Y[63]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[8] Y[62]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[9] Y[61]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[10] Y[60]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[11] Y[59]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[12] Y[58]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[13] Y[57]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[14] Y[56]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[15] Y[55]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[16] Y[54]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[17] Y[53]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[18] Y[52]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[19] Y[51]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[20] Y[50]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[21] Y[49]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[22] Y[48]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[23] Y[47]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[24] Y[46]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[25] Y[45]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[26] Y[44]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[27] Y[43]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[28] Y[42]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[29] Y[41]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[30] Y[40]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[31] Y[39]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[39] Y[38]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[38] Y[37]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[37] Y[36]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[36] Y[35]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[35] Y[34]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[34] Y[33]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[33] Y[32]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[32] Y[31]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[31] Y[30]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[30] Y[29]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[29] Y[28]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[28] Y[27]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[27] Y[26]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[26] Y[25]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[25] Y[24]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[24] Y[23]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[23] Y[22]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[22] Y[21]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[21] Y[20]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[20] Y[19]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[19] Y[18]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[18] Y[17]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[17] Y[16]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[16] Y[15]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[15] Y[14]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[14] Y[13]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[13] Y[12]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[12] Y[11]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[11] Y[10]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[10] Y[9]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[9] Y[8]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[8] Y[7]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[7] Y[6]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[6] Y[5]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[5] Y[4]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[4] Y[3]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[3] Y[2]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[2] Y[1]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[1] Y[0]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[0]
.subckt mult_36 A[35]=dxport[0] A[34]=dxport[1] A[33]=dxport[2] A[32]=dxport[3] A[31]=dxport[4] A[30]=dxport[5] A[29]=dxport[6] A[28]=dxport[7] A[27]=dxport[8] A[26]=dxport[9] A[25]=dxport[10] A[24]=dxport[11] A[23]=dxport[12] A[22]=dxport[13] A[21]=dxport[14] A[20]=dxport[15] A[19]=dxport[16] A[18]=dxport[17] A[17]=dxport[18] A[16]=dxport[19] A[15]=dxport[20] A[14]=dxport[21] A[13]=dxport[22] A[12]=dxport[23] A[11]=dxport[24] A[10]=dxport[25] A[9]=dxport[26] A[8]=dxport[27] A[7]=dxport[28] A[6]=dxport[29] A[5]=dxport[30] A[4]=dxport[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0] B[34]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[1] B[33]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[2] B[32]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[3] B[31]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[4] B[30]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[5] B[29]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[6] B[28]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[7] B[27]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[8] B[26]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[9] B[25]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[10] B[24]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[11] B[23]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[12] B[22]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[13] B[21]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[14] B[20]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[15] B[19]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[16] B[18]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[17] B[17]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[18] B[16]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[19] B[15]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[20] B[14]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[21] B[13]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[22] B[12]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[23] B[11]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[24] B[10]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[25] B[9]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[26] B[8]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[27] B[7]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[28] B[6]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[29] B[5]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[30] B[4]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[31] B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0] Y[70]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[1] Y[69]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[2] Y[68]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[3] Y[67]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[4] Y[66]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[5] Y[65]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[6] Y[64]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[7] Y[63]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[8] Y[62]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[9] Y[61]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[10] Y[60]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[11] Y[59]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[12] Y[58]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[13] Y[57]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[14] Y[56]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[15] Y[55]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[16] Y[54]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[17] Y[53]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[18] Y[52]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[19] Y[51]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[20] Y[50]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[21] Y[49]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[22] Y[48]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[23] Y[47]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[24] Y[46]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[25] Y[45]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[26] Y[44]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[27] Y[43]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[28] Y[42]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[29] Y[41]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[30] Y[40]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[31] Y[39]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[39] Y[38]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[38] Y[37]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[37] Y[36]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[36] Y[35]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[35] Y[34]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[34] Y[33]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[33] Y[32]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[32] Y[31]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[31] Y[30]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[30] Y[29]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[29] Y[28]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[28] Y[27]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[27] Y[26]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[26] Y[25]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[25] Y[24]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[24] Y[23]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[23] Y[22]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[22] Y[21]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[21] Y[20]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[20] Y[19]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[19] Y[18]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[18] Y[17]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[17] Y[16]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[16] Y[15]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[15] Y[14]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[14] Y[13]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[13] Y[12]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[12] Y[11]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[11] Y[10]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[10] Y[9]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[9] Y[8]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[8] Y[7]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[7] Y[6]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[6] Y[5]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[5] Y[4]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[4] Y[3]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[3] Y[2]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[2] Y[1]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[1] Y[0]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[0]
.subckt mult_36 A[35]=xport[0] A[34]=xport[1] A[33]=xport[2] A[32]=xport[3] A[31]=xport[4] A[30]=xport[5] A[29]=xport[6] A[28]=xport[7] A[27]=xport[8] A[26]=xport[9] A[25]=xport[10] A[24]=xport[11] A[23]=xport[12] A[22]=xport[13] A[21]=xport[14] A[20]=xport[15] A[19]=xport[16] A[18]=xport[17] A[17]=xport[18] A[16]=xport[19] A[15]=xport[20] A[14]=xport[21] A[13]=xport[22] A[12]=xport[23] A[11]=xport[24] A[10]=xport[25] A[9]=xport[26] A[8]=xport[27] A[7]=xport[28] A[6]=xport[29] A[5]=xport[30] A[4]=xport[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=$true B[34]=$false B[33]=$true B[32]=$false B[31]=$false B[30]=$false B[29]=$false B[28]=$false B[27]=$false B[26]=$false B[25]=$false B[24]=$false B[23]=$false B[22]=$false B[21]=$false B[20]=$false B[19]=$false B[18]=$false B[17]=$false B[16]=$false B[15]=$false B[14]=$false B[13]=$false B[12]=$false B[11]=$false B[10]=$false B[9]=$false B[8]=$false B[7]=$false B[6]=$false B[5]=$false B[4]=$false B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0] Y[70]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[1] Y[69]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[2] Y[68]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[3] Y[67]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[4] Y[66]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[5] Y[65]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[6] Y[64]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[7] Y[63]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[8] Y[62]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[9] Y[61]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[10] Y[60]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[11] Y[59]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[12] Y[58]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[13] Y[57]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[14] Y[56]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[15] Y[55]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[16] Y[54]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[17] Y[53]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[18] Y[52]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[19] Y[51]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[20] Y[50]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[21] Y[49]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[22] Y[48]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[23] Y[47]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[24] Y[46]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[25] Y[45]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[26] Y[44]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[27] Y[43]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[28] Y[42]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[29] Y[41]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[30] Y[40]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[31] Y[39]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[39] Y[38]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[38] Y[37]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[37] Y[36]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[36] Y[35]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[35] Y[34]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[34] Y[33]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[33] Y[32]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[32] Y[31]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[31] Y[30]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[30] Y[29]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[29] Y[28]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[28] Y[27]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[27] Y[26]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[26] Y[25]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[25] Y[24]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[24] Y[23]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[23] Y[22]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[22] Y[21]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[21] Y[20]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[20] Y[19]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[19] Y[18]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[18] Y[17]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[17] Y[16]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[16] Y[15]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[15] Y[14]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[14] Y[13]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[13] Y[12]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[12] Y[11]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[11] Y[10]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[10] Y[9]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[9] Y[8]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[8] Y[7]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[7] Y[6]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[6] Y[5]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[5] Y[4]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[4] Y[3]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[3] Y[2]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[2] Y[1]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[1] Y[0]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[0]
.subckt mult_36 A[35]=temp[0] A[34]=temp[1] A[33]=temp[2] A[32]=temp[3] A[31]=temp[4] A[30]=temp[5] A[29]=temp[6] A[28]=temp[7] A[27]=temp[8] A[26]=temp[9] A[25]=temp[10] A[24]=temp[11] A[23]=temp[12] A[22]=temp[13] A[21]=temp[14] A[20]=temp[15] A[19]=temp[16] A[18]=temp[17] A[17]=temp[18] A[16]=temp[19] A[15]=temp[20] A[14]=temp[21] A[13]=temp[22] A[12]=temp[23] A[11]=temp[24] A[10]=temp[25] A[9]=temp[26] A[8]=temp[27] A[7]=temp[28] A[6]=temp[29] A[5]=temp[30] A[4]=temp[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0] B[34]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[1] B[33]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[2] B[32]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[3] B[31]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[4] B[30]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[5] B[29]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[6] B[28]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[7] B[27]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[8] B[26]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[9] B[25]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[10] B[24]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[11] B[23]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[12] B[22]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[13] B[21]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[14] B[20]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[15] B[19]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[16] B[18]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[17] B[17]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[18] B[16]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[19] B[15]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[20] B[14]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[21] B[13]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[22] B[12]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[23] B[11]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[24] B[10]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[25] B[9]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[26] B[8]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[27] B[7]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[28] B[6]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[29] B[5]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[30] B[4]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[31] B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0] Y[70]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[1] Y[69]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[2] Y[68]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] Y[67]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[4] Y[66]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[5] Y[65]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[6] Y[64]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[7] Y[63]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] Y[62]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[9] Y[61]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[10] Y[60]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[11] Y[59]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[12] Y[58]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[13] Y[57]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[14] Y[56]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[15] Y[55]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[16] Y[54]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[17] Y[53]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] Y[52]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[19] Y[51]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[20] Y[50]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[21] Y[49]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[22] Y[48]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] Y[47]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[24] Y[46]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[25] Y[45]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[26] Y[44]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] Y[43]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[28] Y[42]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[29] Y[41]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[30] Y[40]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[31] Y[39]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[39] Y[38]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[38] Y[37]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[37] Y[36]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[36] Y[35]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[35] Y[34]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[34] Y[33]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[33] Y[32]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[32] Y[31]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[31] Y[30]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[30] Y[29]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[29] Y[28]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[28] Y[27]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[27] Y[26]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[26] Y[25]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[25] Y[24]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[24] Y[23]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[23] Y[22]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[22] Y[21]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[21] Y[20]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[20] Y[19]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[19] Y[18]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[18] Y[17]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[17] Y[16]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[16] Y[15]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[15] Y[14]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[14] Y[13]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[13] Y[12]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[12] Y[11]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[11] Y[10]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[10] Y[9]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[9] Y[8]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[8] Y[7]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[7] Y[6]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[6] Y[5]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[5] Y[4]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[4] Y[3]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[3] Y[2]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[2] Y[1]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[1] Y[0]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[0]
.end
