
*** Running vivado
    with args -log RAT_MCU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAT_MCU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RAT_MCU.tcl -notrace
Command: synth_design -top RAT_MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 357.973 ; gain = 99.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RAT_MCU' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux4.sv:23]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux4.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'Mux4' (1#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux4.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'seli' does not match port width (2) of module 'Mux4' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgramCounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (2#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgramCounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ProgRom' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgRom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed | block}" *) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgRom.sv:29]
INFO: [Synth 8-3876] $readmem data file 'TEST1.mem' is read successfully [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgRom.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'ProgRom' (3#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgRom.sv:21]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/REG_FILE.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (4#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/REG_FILE.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4__parameterized0' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux4.sv:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux4.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'Mux4__parameterized0' (4#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux2' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux2.sv:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux2.sv:31]
WARNING: [Synth 8-567] referenced signal 'ai' should be on the sensitivity list [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux2.sv:29]
WARNING: [Synth 8-567] referenced signal 'bi' should be on the sensitivity list [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux2.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'Mux2' (5#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'C' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/C.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'C' (7#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/C.sv:23]
WARNING: [Synth 8-350] instance 'C_Flag' of module 'C' requires 6 connections, but only 4 given [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:57]
INFO: [Synth 8-6157] synthesizing module 'Z' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Z.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Z' (8#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Z.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Control_Unit.sv:23]
WARNING: [Synth 8-151] case item 7'b0000101 is unreachable [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Control_Unit.sv:83]
WARNING: [Synth 8-151] case item 7'b0000101 is unreachable [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Control_Unit.sv:83]
WARNING: [Synth 8-151] case item 7'b0010000 is unreachable [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Control_Unit.sv:83]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Control_Unit.sv:83]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Control_Unit.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (9#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/Control_Unit.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'PC_MUX_SEL' does not match port width (2) of module 'Control_Unit' [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:60]
WARNING: [Synth 8-350] instance 'controlunit_inst' of module 'Control_Unit' requires 20 connections, but only 19 given [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:60]
WARNING: [Synth 8-3848] Net t10 in module/entity RAT_MCU does not have driver. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'RAT_MCU' (10#1) [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.848 ; gain = 154.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[9] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[8] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[7] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[6] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[5] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[4] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[3] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[2] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[1] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin Mux0:bi[0] to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [Synth 8-3295] tying undriven pin ALU:CIN to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:55]
WARNING: [Synth 8-3295] tying undriven pin C_Flag:FLG_C_SET to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:57]
WARNING: [Synth 8-3295] tying undriven pin C_Flag:FLG_C_LD to constant 0 [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:57]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.848 ; gain = 154.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.848 ; gain = 154.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[0]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[0]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[1]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[1]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[2]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[2]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[3]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[3]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[4]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[4]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[5]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[5]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[6]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[6]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[7]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[7]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[0]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[0]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[1]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[1]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[2]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[2]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[3]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[3]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[4]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[4]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[5]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[5]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[6]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[6]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[7]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[7]'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/constrs_1/new/BasysConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_MCU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_MCU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 741.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 741.340 ; gain = 483.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 741.340 ; gain = 483.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 741.340 ; gain = 483.063
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PROG_IR_reg was removed.  [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgRom.sv:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ALU.sv:35]
INFO: [Synth 8-5546] ROM "Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'Control_Unit'
INFO: [Synth 8-5546] ROM "FLG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "PC_MUX_SEL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PC_INC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_INIT |                              001 | 00000000000000000000000000000010
                ST_FETCH |                              010 | 00000000000000000000000000000000
              ST_EXECUTE |                              100 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'Control_Unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 741.340 ; gain = 483.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  33 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgRom 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module Mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module C 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Z 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ALU/Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controlunit_inst/RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controlunit_inst/IO_STRB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controlunit_inst/FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controlunit_inst/FLG_C_SET" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ProgramCounter/PC_COUNT_reg_rep was removed.  [D:/Documents/Digital Design/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgramCounter.sv:33]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 741.340 ; gain = 483.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------------------+---------------+----------------+
|Module Name  | RTL Object                      | Depth x Width | Implemented As | 
+-------------+---------------------------------+---------------+----------------+
|ProgRom      | PROG_IR_reg                     | 1024x18       | Block RAM      | 
|Control_Unit | ALU_SEL                         | 128x4         | LUT            | 
|Control_Unit | FLG_Z_LD                        | 128x1         | LUT            | 
|Control_Unit | FLG_C_LD                        | 128x1         | LUT            | 
|Control_Unit | RF_WR                           | 128x1         | LUT            | 
|Control_Unit | ALU_OPY_SEL                     | 128x1         | LUT            | 
|RAT_MCU      | ProgramCounter/PC_COUNT_reg_rep | 1024x18       | Block RAM      | 
|RAT_MCU      | controlunit_inst/ALU_SEL        | 128x4         | LUT            | 
|RAT_MCU      | controlunit_inst/FLG_Z_LD       | 128x1         | LUT            | 
|RAT_MCU      | controlunit_inst/FLG_C_LD       | 128x1         | LUT            | 
|RAT_MCU      | controlunit_inst/RF_WR          | 128x1         | LUT            | 
+-------------+---------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|RAT_MCU     | REG_FILE/RAM_reg | Implied   | 32 x 8               | RAM32X1D x 8   | 
+------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/ProgramCounter/PC_COUNT_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 741.340 ; gain = 483.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|RAT_MCU     | REG_FILE/RAM_reg | Implied   | 32 x 8               | RAM32X1D x 8   | 
+------------+------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (C_Flag/C_FLAG_reg) is unused and will be removed from module RAT_MCU.
INFO: [Synth 8-3886] merging instance 'ProgRom/PROG_IR_reg_rep_bsel[7]' (FD) to 'ProgRom/PROG_IR_reg[7]'
INFO: [Synth 8-3886] merging instance 'ProgRom/PROG_IR_reg_rep_bsel[6]' (FD) to 'ProgRom/PROG_IR_reg[6]'
INFO: [Synth 8-3886] merging instance 'ProgRom/PROG_IR_reg_rep_bsel[5]' (FD) to 'ProgRom/PROG_IR_reg[5]'
INFO: [Synth 8-3886] merging instance 'ProgRom/PROG_IR_reg_rep_bsel[4]' (FD) to 'ProgRom/PROG_IR_reg[4]'
INFO: [Synth 8-3886] merging instance 'ProgRom/PROG_IR_reg_rep_bsel[3]' (FD) to 'ProgRom/PROG_IR_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |     6|
|3     |LUT2       |     1|
|4     |LUT3       |    14|
|5     |LUT4       |    42|
|6     |LUT5       |    29|
|7     |LUT6       |    53|
|8     |MUXF7      |    17|
|9     |MUXF8      |     8|
|10    |RAM32X1D   |     8|
|11    |RAMB18E1_1 |     1|
|12    |FDRE       |    14|
|13    |IBUF       |    10|
|14    |OBUF       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   221|
|2     |  ALU              |ALU            |    26|
|3     |  ProgramCounter   |ProgramCounter |   133|
|4     |  REG_FILE         |REG_FILE       |    25|
|5     |  Z_Flag           |Z              |     1|
|6     |  controlunit_inst |Control_Unit   |     8|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 784.359 ; gain = 526.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 784.359 ; gain = 197.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 784.359 ; gain = 526.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 60 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 784.359 ; gain = 539.094
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Digital Design/CPE233/CPE233/CPE233.runs/synth_1/RAT_MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAT_MCU_utilization_synth.rpt -pb RAT_MCU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 784.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 15 11:14:48 2019...
