#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Aug 12 08:40:55 2025
# Process ID         : 15672
# Current directory  : C:/HDL_BITS/logic_gates1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent1288 C:\HDL_BITS\logic_gates1\logic_gates1.xpr
# Log file           : C:/HDL_BITS/logic_gates1/vivado.log
# Journal file       : C:/HDL_BITS/logic_gates1\vivado.jou
# Running On         : LAPTOP-PLTAI1L9
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i3-1005G1 CPU @ 1.20GHz
# CPU Frequency      : 1190 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 4021 MB
# Swap memory        : 9877 MB
# Total Virtual      : 13898 MB
# Available Virtual  : 7171 MB
#-----------------------------------------------------------start_gui
oopen_project C:/HDL_BITS/logic_gates1/logic_gates1.xpruupdate_compile_order -fileset sources_1
file mkdir C:/HDL_BITS/logic_gates1/logic_gates1.srcs/constrs_1
close [ open C:/HDL_BITS/half_adder.xdc w ]
add_files -fileset constrs_1 C:/HDL_BITS/half_adder.xdc
create_fileset -simset sim3
set_property SOURCE_SET sources_1 [get_filesets sim3]
close [ open C:/HDL_BITS/half_adder_TB.v w ]
add_files -fileset sim3 C:/HDL_BITS/half_adder_TB.v
update_compile_order -fileset sim3
close [ open C:/HDL_BITS/half_adder.v w ]
add_files C:/HDL_BITS/half_adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim3
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/HDL_BITS/logic_gates1/logic_gates_TB_behav.wcfg
source logic_gates_TB.tcl
save_wave_config {C:/HDL_BITS/logic_gates1/logic_gates_TB_behav.wcfg}
launch_simulation -simset [get_filesets sim3 ]
