QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 19:51:33 on Nov 29,2023
vlog "+incdir+src/half_precision/multiplication" "+incdir+include" "+incdir+uvm_tb/uvm_tb_mult/fmult16_agent" "+acc" "+cover" -L /package/eda/mg/questa10.6b/questasim/uvm-1.2 uvm_tb/uvm_tb_mult/tb_float_mult_16bit.sv -logfile tb_compile.log -printinfilenames=file_search.log 
-- Compiling package fpu_types_pkg
** Note: (vlog-2286) uvm_tb/uvm_tb_mult/test.svh(2): Using implicit +incdir+/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src from import uvm_pkg
-- Compiling package tb_float_mult_16bit_sv_unit
-- Importing package fpu_types_pkg
-- Importing package /package/eda/mg/questa10.6b/questasim/uvm-1.2.uvm_pkg (uvm-1.2 Built-in)
-- Compiling module float_mult_16bit
-- Compiling interface float_mult_16bit_if
-- Compiling module tb_float_mult_16bit

Top level modules:
	tb_float_mult_16bit
End time: 19:51:35 on Nov 29,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
