<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/instance/instance_gmac.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_4b390ce42c9290ab88901dee4ac22bcb.html">instance</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>instance_gmac.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_GMAC_INSTANCE_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_GMAC_INSTANCE_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ========== Register definition for GMAC peripheral ========== */</span>
<a name="l00034"></a>00034 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">  #define REG_GMAC_NCR                        (0x40050000U) </span><span class="comment">/**&lt; \brief (GMAC) Network Control Register */</span>
<a name="l00036"></a>00036 <span class="preprocessor">  #define REG_GMAC_NCFGR                      (0x40050004U) </span><span class="comment">/**&lt; \brief (GMAC) Network Configuration Register */</span>
<a name="l00037"></a>00037 <span class="preprocessor">  #define REG_GMAC_NSR                        (0x40050008U) </span><span class="comment">/**&lt; \brief (GMAC) Network Status Register */</span>
<a name="l00038"></a>00038 <span class="preprocessor">  #define REG_GMAC_UR                         (0x4005000CU) </span><span class="comment">/**&lt; \brief (GMAC) User Register */</span>
<a name="l00039"></a>00039 <span class="preprocessor">  #define REG_GMAC_DCFGR                      (0x40050010U) </span><span class="comment">/**&lt; \brief (GMAC) DMA Configuration Register */</span>
<a name="l00040"></a>00040 <span class="preprocessor">  #define REG_GMAC_TSR                        (0x40050014U) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Status Register */</span>
<a name="l00041"></a>00041 <span class="preprocessor">  #define REG_GMAC_RBQB                       (0x40050018U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Buffer Queue Base Address Register */</span>
<a name="l00042"></a>00042 <span class="preprocessor">  #define REG_GMAC_TBQB                       (0x4005001CU) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Buffer Queue Base Address Register */</span>
<a name="l00043"></a>00043 <span class="preprocessor">  #define REG_GMAC_RSR                        (0x40050020U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Status Register */</span>
<a name="l00044"></a>00044 <span class="preprocessor">  #define REG_GMAC_ISR                        (0x40050024U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Status Register */</span>
<a name="l00045"></a>00045 <span class="preprocessor">  #define REG_GMAC_IER                        (0x40050028U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Enable Register */</span>
<a name="l00046"></a>00046 <span class="preprocessor">  #define REG_GMAC_IDR                        (0x4005002CU) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Disable Register */</span>
<a name="l00047"></a>00047 <span class="preprocessor">  #define REG_GMAC_IMR                        (0x40050030U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Mask Register */</span>
<a name="l00048"></a>00048 <span class="preprocessor">  #define REG_GMAC_MAN                        (0x40050034U) </span><span class="comment">/**&lt; \brief (GMAC) PHY Maintenance Register */</span>
<a name="l00049"></a>00049 <span class="preprocessor">  #define REG_GMAC_RPQ                        (0x40050038U) </span><span class="comment">/**&lt; \brief (GMAC) Received Pause Quantum Register */</span>
<a name="l00050"></a>00050 <span class="preprocessor">  #define REG_GMAC_TPQ                        (0x4005003CU) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Pause Quantum Register */</span>
<a name="l00051"></a>00051 <span class="preprocessor">  #define REG_GMAC_TPSF                       (0x40050040U) </span><span class="comment">/**&lt; \brief (GMAC) TX Partial Store and Forward Register */</span>
<a name="l00052"></a>00052 <span class="preprocessor">  #define REG_GMAC_RPSF                       (0x40050044U) </span><span class="comment">/**&lt; \brief (GMAC) RX Partial Store and Forward Register */</span>
<a name="l00053"></a>00053 <span class="preprocessor">  #define REG_GMAC_RJFML                      (0x40050048U) </span><span class="comment">/**&lt; \brief (GMAC) RX Jumbo Frame Max Length Register */</span>
<a name="l00054"></a>00054 <span class="preprocessor">  #define REG_GMAC_HRB                        (0x40050080U) </span><span class="comment">/**&lt; \brief (GMAC) Hash Register Bottom */</span>
<a name="l00055"></a>00055 <span class="preprocessor">  #define REG_GMAC_HRT                        (0x40050084U) </span><span class="comment">/**&lt; \brief (GMAC) Hash Register Top */</span>
<a name="l00056"></a>00056 <span class="preprocessor">  #define REG_GMAC_SAB1                       (0x40050088U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 1 Bottom Register */</span>
<a name="l00057"></a>00057 <span class="preprocessor">  #define REG_GMAC_SAT1                       (0x4005008CU) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 1 Top Register */</span>
<a name="l00058"></a>00058 <span class="preprocessor">  #define REG_GMAC_SAB2                       (0x40050090U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 2 Bottom Register */</span>
<a name="l00059"></a>00059 <span class="preprocessor">  #define REG_GMAC_SAT2                       (0x40050094U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 2 Top Register */</span>
<a name="l00060"></a>00060 <span class="preprocessor">  #define REG_GMAC_SAB3                       (0x40050098U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 3 Bottom Register */</span>
<a name="l00061"></a>00061 <span class="preprocessor">  #define REG_GMAC_SAT3                       (0x4005009CU) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 3 Top Register */</span>
<a name="l00062"></a>00062 <span class="preprocessor">  #define REG_GMAC_SAB4                       (0x400500A0U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 4 Bottom Register */</span>
<a name="l00063"></a>00063 <span class="preprocessor">  #define REG_GMAC_SAT4                       (0x400500A4U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 4 Top Register */</span>
<a name="l00064"></a>00064 <span class="preprocessor">  #define REG_GMAC_TIDM1                      (0x400500A8U) </span><span class="comment">/**&lt; \brief (GMAC) Type ID Match 1 Register */</span>
<a name="l00065"></a>00065 <span class="preprocessor">  #define REG_GMAC_TIDM2                      (0x400500ACU) </span><span class="comment">/**&lt; \brief (GMAC) Type ID Match 2 Register */</span>
<a name="l00066"></a>00066 <span class="preprocessor">  #define REG_GMAC_TIDM3                      (0x400500B0U) </span><span class="comment">/**&lt; \brief (GMAC) Type ID Match 3 Register */</span>
<a name="l00067"></a>00067 <span class="preprocessor">  #define REG_GMAC_TIDM4                      (0x400500B4U) </span><span class="comment">/**&lt; \brief (GMAC) Type ID Match 4 Register */</span>
<a name="l00068"></a>00068 <span class="preprocessor">  #define REG_GMAC_WOL                        (0x400500B8U) </span><span class="comment">/**&lt; \brief (GMAC) Wake on LAN Register */</span>
<a name="l00069"></a>00069 <span class="preprocessor">  #define REG_GMAC_IPGS                       (0x400500BCU) </span><span class="comment">/**&lt; \brief (GMAC) IPG Stretch Register */</span>
<a name="l00070"></a>00070 <span class="preprocessor">  #define REG_GMAC_SVLAN                      (0x400500C0U) </span><span class="comment">/**&lt; \brief (GMAC) Stacked VLAN Register */</span>
<a name="l00071"></a>00071 <span class="preprocessor">  #define REG_GMAC_TPFCP                      (0x400500C4U) </span><span class="comment">/**&lt; \brief (GMAC) Transmit PFC Pause Register */</span>
<a name="l00072"></a>00072 <span class="preprocessor">  #define REG_GMAC_SAMB1                      (0x400500C8U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 1 Mask Bottom Register */</span>
<a name="l00073"></a>00073 <span class="preprocessor">  #define REG_GMAC_SAMT1                      (0x400500CCU) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 1 Mask Top Register */</span>
<a name="l00074"></a>00074 <span class="preprocessor">  #define REG_GMAC_NSC                        (0x400500DCU) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Nanosecond Comparison Register */</span>
<a name="l00075"></a>00075 <span class="preprocessor">  #define REG_GMAC_SCL                        (0x400500E0U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Second Comparison Low Register */</span>
<a name="l00076"></a>00076 <span class="preprocessor">  #define REG_GMAC_SCH                        (0x400500E4U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Second Comparison High Register */</span>
<a name="l00077"></a>00077 <span class="preprocessor">  #define REG_GMAC_EFTSH                      (0x400500E8U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Transmitted Seconds High Register */</span>
<a name="l00078"></a>00078 <span class="preprocessor">  #define REG_GMAC_EFRSH                      (0x400500ECU) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Received Seconds High Register */</span>
<a name="l00079"></a>00079 <span class="preprocessor">  #define REG_GMAC_PEFTSH                     (0x400500F0U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Transmitted Seconds High Register */</span>
<a name="l00080"></a>00080 <span class="preprocessor">  #define REG_GMAC_PEFRSH                     (0x400500F4U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Received Seconds High Register */</span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define REG_GMAC_OTLO                       (0x40050100U) </span><span class="comment">/**&lt; \brief (GMAC) Octets Transmitted Low Register */</span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define REG_GMAC_OTHI                       (0x40050104U) </span><span class="comment">/**&lt; \brief (GMAC) Octets Transmitted High Register */</span>
<a name="l00083"></a>00083 <span class="preprocessor">  #define REG_GMAC_FT                         (0x40050108U) </span><span class="comment">/**&lt; \brief (GMAC) Frames Transmitted Register */</span>
<a name="l00084"></a>00084 <span class="preprocessor">  #define REG_GMAC_BCFT                       (0x4005010CU) </span><span class="comment">/**&lt; \brief (GMAC) Broadcast Frames Transmitted Register */</span>
<a name="l00085"></a>00085 <span class="preprocessor">  #define REG_GMAC_MFT                        (0x40050110U) </span><span class="comment">/**&lt; \brief (GMAC) Multicast Frames Transmitted Register */</span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define REG_GMAC_PFT                        (0x40050114U) </span><span class="comment">/**&lt; \brief (GMAC) Pause Frames Transmitted Register */</span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define REG_GMAC_BFT64                      (0x40050118U) </span><span class="comment">/**&lt; \brief (GMAC) 64 Byte Frames Transmitted Register */</span>
<a name="l00088"></a>00088 <span class="preprocessor">  #define REG_GMAC_TBFT127                    (0x4005011CU) </span><span class="comment">/**&lt; \brief (GMAC) 65 to 127 Byte Frames Transmitted Register */</span>
<a name="l00089"></a>00089 <span class="preprocessor">  #define REG_GMAC_TBFT255                    (0x40050120U) </span><span class="comment">/**&lt; \brief (GMAC) 128 to 255 Byte Frames Transmitted Register */</span>
<a name="l00090"></a>00090 <span class="preprocessor">  #define REG_GMAC_TBFT511                    (0x40050124U) </span><span class="comment">/**&lt; \brief (GMAC) 256 to 511 Byte Frames Transmitted Register */</span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define REG_GMAC_TBFT1023                   (0x40050128U) </span><span class="comment">/**&lt; \brief (GMAC) 512 to 1023 Byte Frames Transmitted Register */</span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define REG_GMAC_TBFT1518                   (0x4005012CU) </span><span class="comment">/**&lt; \brief (GMAC) 1024 to 1518 Byte Frames Transmitted Register */</span>
<a name="l00093"></a>00093 <span class="preprocessor">  #define REG_GMAC_GTBFT1518                  (0x40050130U) </span><span class="comment">/**&lt; \brief (GMAC) Greater Than 1518 Byte Frames Transmitted Register */</span>
<a name="l00094"></a>00094 <span class="preprocessor">  #define REG_GMAC_TUR                        (0x40050134U) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Underruns Register */</span>
<a name="l00095"></a>00095 <span class="preprocessor">  #define REG_GMAC_SCF                        (0x40050138U) </span><span class="comment">/**&lt; \brief (GMAC) Single Collision Frames Register */</span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define REG_GMAC_MCF                        (0x4005013CU) </span><span class="comment">/**&lt; \brief (GMAC) Multiple Collision Frames Register */</span>
<a name="l00097"></a>00097 <span class="preprocessor">  #define REG_GMAC_EC                         (0x40050140U) </span><span class="comment">/**&lt; \brief (GMAC) Excessive Collisions Register */</span>
<a name="l00098"></a>00098 <span class="preprocessor">  #define REG_GMAC_LC                         (0x40050144U) </span><span class="comment">/**&lt; \brief (GMAC) Late Collisions Register */</span>
<a name="l00099"></a>00099 <span class="preprocessor">  #define REG_GMAC_DTF                        (0x40050148U) </span><span class="comment">/**&lt; \brief (GMAC) Deferred Transmission Frames Register */</span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define REG_GMAC_CSE                        (0x4005014CU) </span><span class="comment">/**&lt; \brief (GMAC) Carrier Sense Errors Register */</span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define REG_GMAC_ORLO                       (0x40050150U) </span><span class="comment">/**&lt; \brief (GMAC) Octets Received Low Received Register */</span>
<a name="l00102"></a>00102 <span class="preprocessor">  #define REG_GMAC_ORHI                       (0x40050154U) </span><span class="comment">/**&lt; \brief (GMAC) Octets Received High Received Register */</span>
<a name="l00103"></a>00103 <span class="preprocessor">  #define REG_GMAC_FR                         (0x40050158U) </span><span class="comment">/**&lt; \brief (GMAC) Frames Received Register */</span>
<a name="l00104"></a>00104 <span class="preprocessor">  #define REG_GMAC_BCFR                       (0x4005015CU) </span><span class="comment">/**&lt; \brief (GMAC) Broadcast Frames Received Register */</span>
<a name="l00105"></a>00105 <span class="preprocessor">  #define REG_GMAC_MFR                        (0x40050160U) </span><span class="comment">/**&lt; \brief (GMAC) Multicast Frames Received Register */</span>
<a name="l00106"></a>00106 <span class="preprocessor">  #define REG_GMAC_PFR                        (0x40050164U) </span><span class="comment">/**&lt; \brief (GMAC) Pause Frames Received Register */</span>
<a name="l00107"></a>00107 <span class="preprocessor">  #define REG_GMAC_BFR64                      (0x40050168U) </span><span class="comment">/**&lt; \brief (GMAC) 64 Byte Frames Received Register */</span>
<a name="l00108"></a>00108 <span class="preprocessor">  #define REG_GMAC_TBFR127                    (0x4005016CU) </span><span class="comment">/**&lt; \brief (GMAC) 65 to 127 Byte Frames Received Register */</span>
<a name="l00109"></a>00109 <span class="preprocessor">  #define REG_GMAC_TBFR255                    (0x40050170U) </span><span class="comment">/**&lt; \brief (GMAC) 128 to 255 Byte Frames Received Register */</span>
<a name="l00110"></a>00110 <span class="preprocessor">  #define REG_GMAC_TBFR511                    (0x40050174U) </span><span class="comment">/**&lt; \brief (GMAC) 256 to 511 Byte Frames Received Register */</span>
<a name="l00111"></a>00111 <span class="preprocessor">  #define REG_GMAC_TBFR1023                   (0x40050178U) </span><span class="comment">/**&lt; \brief (GMAC) 512 to 1023 Byte Frames Received Register */</span>
<a name="l00112"></a>00112 <span class="preprocessor">  #define REG_GMAC_TBFR1518                   (0x4005017CU) </span><span class="comment">/**&lt; \brief (GMAC) 1024 to 1518 Byte Frames Received Register */</span>
<a name="l00113"></a>00113 <span class="preprocessor">  #define REG_GMAC_TMXBFR                     (0x40050180U) </span><span class="comment">/**&lt; \brief (GMAC) 1519 to Maximum Byte Frames Received Register */</span>
<a name="l00114"></a>00114 <span class="preprocessor">  #define REG_GMAC_UFR                        (0x40050184U) </span><span class="comment">/**&lt; \brief (GMAC) Undersize Frames Received Register */</span>
<a name="l00115"></a>00115 <span class="preprocessor">  #define REG_GMAC_OFR                        (0x40050188U) </span><span class="comment">/**&lt; \brief (GMAC) Oversize Frames Received Register */</span>
<a name="l00116"></a>00116 <span class="preprocessor">  #define REG_GMAC_JR                         (0x4005018CU) </span><span class="comment">/**&lt; \brief (GMAC) Jabbers Received Register */</span>
<a name="l00117"></a>00117 <span class="preprocessor">  #define REG_GMAC_FCSE                       (0x40050190U) </span><span class="comment">/**&lt; \brief (GMAC) Frame Check Sequence Errors Register */</span>
<a name="l00118"></a>00118 <span class="preprocessor">  #define REG_GMAC_LFFE                       (0x40050194U) </span><span class="comment">/**&lt; \brief (GMAC) Length Field Frame Errors Register */</span>
<a name="l00119"></a>00119 <span class="preprocessor">  #define REG_GMAC_RSE                        (0x40050198U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Symbol Errors Register */</span>
<a name="l00120"></a>00120 <span class="preprocessor">  #define REG_GMAC_AE                         (0x4005019CU) </span><span class="comment">/**&lt; \brief (GMAC) Alignment Errors Register */</span>
<a name="l00121"></a>00121 <span class="preprocessor">  #define REG_GMAC_RRE                        (0x400501A0U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Resource Errors Register */</span>
<a name="l00122"></a>00122 <span class="preprocessor">  #define REG_GMAC_ROE                        (0x400501A4U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Overrun Register */</span>
<a name="l00123"></a>00123 <span class="preprocessor">  #define REG_GMAC_IHCE                       (0x400501A8U) </span><span class="comment">/**&lt; \brief (GMAC) IP Header Checksum Errors Register */</span>
<a name="l00124"></a>00124 <span class="preprocessor">  #define REG_GMAC_TCE                        (0x400501ACU) </span><span class="comment">/**&lt; \brief (GMAC) TCP Checksum Errors Register */</span>
<a name="l00125"></a>00125 <span class="preprocessor">  #define REG_GMAC_UCE                        (0x400501B0U) </span><span class="comment">/**&lt; \brief (GMAC) UDP Checksum Errors Register */</span>
<a name="l00126"></a>00126 <span class="preprocessor">  #define REG_GMAC_TISUBN                     (0x400501BCU) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Increment Sub-nanoseconds Register */</span>
<a name="l00127"></a>00127 <span class="preprocessor">  #define REG_GMAC_TSH                        (0x400501C0U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Seconds High Register */</span>
<a name="l00128"></a>00128 <span class="preprocessor">  #define REG_GMAC_TSL                        (0x400501D0U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Seconds Low Register */</span>
<a name="l00129"></a>00129 <span class="preprocessor">  #define REG_GMAC_TN                         (0x400501D4U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Nanoseconds Register */</span>
<a name="l00130"></a>00130 <span class="preprocessor">  #define REG_GMAC_TA                         (0x400501D8U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Adjust Register */</span>
<a name="l00131"></a>00131 <span class="preprocessor">  #define REG_GMAC_TI                         (0x400501DCU) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Increment Register */</span>
<a name="l00132"></a>00132 <span class="preprocessor">  #define REG_GMAC_EFTSL                      (0x400501E0U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Transmitted Seconds Low Register */</span>
<a name="l00133"></a>00133 <span class="preprocessor">  #define REG_GMAC_EFTN                       (0x400501E4U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Transmitted Nanoseconds Register */</span>
<a name="l00134"></a>00134 <span class="preprocessor">  #define REG_GMAC_EFRSL                      (0x400501E8U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Received Seconds Low Register */</span>
<a name="l00135"></a>00135 <span class="preprocessor">  #define REG_GMAC_EFRN                       (0x400501ECU) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Received Nanoseconds Register */</span>
<a name="l00136"></a>00136 <span class="preprocessor">  #define REG_GMAC_PEFTSL                     (0x400501F0U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Transmitted Seconds Low Register */</span>
<a name="l00137"></a>00137 <span class="preprocessor">  #define REG_GMAC_PEFTN                      (0x400501F4U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Transmitted Nanoseconds Register */</span>
<a name="l00138"></a>00138 <span class="preprocessor">  #define REG_GMAC_PEFRSL                     (0x400501F8U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Received Seconds Low Register */</span>
<a name="l00139"></a>00139 <span class="preprocessor">  #define REG_GMAC_PEFRN                      (0x400501FCU) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Received Nanoseconds Register */</span>
<a name="l00140"></a>00140 <span class="preprocessor">  #define REG_GMAC_ISRPQ                      (0x40050400U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Status Register Priority Queue (index = 1) */</span>
<a name="l00141"></a>00141 <span class="preprocessor">  #define REG_GMAC_TBQBAPQ                    (0x40050440U) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Buffer Queue Base Address Register Priority Queue (index = 1) */</span>
<a name="l00142"></a>00142 <span class="preprocessor">  #define REG_GMAC_RBQBAPQ                    (0x40050480U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Buffer Queue Base Address Register Priority Queue (index = 1) */</span>
<a name="l00143"></a>00143 <span class="preprocessor">  #define REG_GMAC_RBSRPQ                     (0x400504A0U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Buffer Size Register Priority Queue (index = 1) */</span>
<a name="l00144"></a>00144 <span class="preprocessor">  #define REG_GMAC_CBSCR                      (0x400504BCU) </span><span class="comment">/**&lt; \brief (GMAC) Credit-Based Shaping Control Register */</span>
<a name="l00145"></a>00145 <span class="preprocessor">  #define REG_GMAC_CBSISQA                    (0x400504C0U) </span><span class="comment">/**&lt; \brief (GMAC) Credit-Based Shaping IdleSlope Register for Queue A */</span>
<a name="l00146"></a>00146 <span class="preprocessor">  #define REG_GMAC_CBSISQB                    (0x400504C4U) </span><span class="comment">/**&lt; \brief (GMAC) Credit-Based Shaping IdleSlope Register for Queue B */</span>
<a name="l00147"></a>00147 <span class="preprocessor">  #define REG_GMAC_ST1RPQ                     (0x40050500U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 1 Register Priority Queue (index = 0) */</span>
<a name="l00148"></a>00148 <span class="preprocessor">  #define REG_GMAC_ST2RPQ                     (0x40050540U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Register Priority Queue (index = 0) */</span>
<a name="l00149"></a>00149 <span class="preprocessor">  #define REG_GMAC_IERPQ                      (0x40050600U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Enable Register Priority Queue (index = 1) */</span>
<a name="l00150"></a>00150 <span class="preprocessor">  #define REG_GMAC_IDRPQ                      (0x40050620U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Disable Register Priority Queue (index = 1) */</span>
<a name="l00151"></a>00151 <span class="preprocessor">  #define REG_GMAC_IMRPQ                      (0x40050640U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Mask Register Priority Queue (index = 1) */</span>
<a name="l00152"></a>00152 <span class="preprocessor">  #define REG_GMAC_ST2ER                      (0x400506E0U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Ethertype Register (index = 0) */</span>
<a name="l00153"></a>00153 <span class="preprocessor">  #define REG_GMAC_ST2CW00                    (0x40050700U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 0) */</span>
<a name="l00154"></a>00154 <span class="preprocessor">  #define REG_GMAC_ST2CW10                    (0x40050704U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 0) */</span>
<a name="l00155"></a>00155 <span class="preprocessor">  #define REG_GMAC_ST2CW01                    (0x40050708U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 1) */</span>
<a name="l00156"></a>00156 <span class="preprocessor">  #define REG_GMAC_ST2CW11                    (0x4005070CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 1) */</span>
<a name="l00157"></a>00157 <span class="preprocessor">  #define REG_GMAC_ST2CW02                    (0x40050710U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 2) */</span>
<a name="l00158"></a>00158 <span class="preprocessor">  #define REG_GMAC_ST2CW12                    (0x40050714U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 2) */</span>
<a name="l00159"></a>00159 <span class="preprocessor">  #define REG_GMAC_ST2CW03                    (0x40050718U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 3) */</span>
<a name="l00160"></a>00160 <span class="preprocessor">  #define REG_GMAC_ST2CW13                    (0x4005071CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 3) */</span>
<a name="l00161"></a>00161 <span class="preprocessor">  #define REG_GMAC_ST2CW04                    (0x40050720U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 4) */</span>
<a name="l00162"></a>00162 <span class="preprocessor">  #define REG_GMAC_ST2CW14                    (0x40050724U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 4) */</span>
<a name="l00163"></a>00163 <span class="preprocessor">  #define REG_GMAC_ST2CW05                    (0x40050728U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 5) */</span>
<a name="l00164"></a>00164 <span class="preprocessor">  #define REG_GMAC_ST2CW15                    (0x4005072CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 5) */</span>
<a name="l00165"></a>00165 <span class="preprocessor">  #define REG_GMAC_ST2CW06                    (0x40050730U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 6) */</span>
<a name="l00166"></a>00166 <span class="preprocessor">  #define REG_GMAC_ST2CW16                    (0x40050734U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 6) */</span>
<a name="l00167"></a>00167 <span class="preprocessor">  #define REG_GMAC_ST2CW07                    (0x40050738U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 7) */</span>
<a name="l00168"></a>00168 <span class="preprocessor">  #define REG_GMAC_ST2CW17                    (0x4005073CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 7) */</span>
<a name="l00169"></a>00169 <span class="preprocessor">  #define REG_GMAC_ST2CW08                    (0x40050740U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 8) */</span>
<a name="l00170"></a>00170 <span class="preprocessor">  #define REG_GMAC_ST2CW18                    (0x40050744U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 8) */</span>
<a name="l00171"></a>00171 <span class="preprocessor">  #define REG_GMAC_ST2CW09                    (0x40050748U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 9) */</span>
<a name="l00172"></a>00172 <span class="preprocessor">  #define REG_GMAC_ST2CW19                    (0x4005074CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 9) */</span>
<a name="l00173"></a>00173 <span class="preprocessor">  #define REG_GMAC_ST2CW010                   (0x40050750U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 10) */</span>
<a name="l00174"></a>00174 <span class="preprocessor">  #define REG_GMAC_ST2CW110                   (0x40050754U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 10) */</span>
<a name="l00175"></a>00175 <span class="preprocessor">  #define REG_GMAC_ST2CW011                   (0x40050758U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 11) */</span>
<a name="l00176"></a>00176 <span class="preprocessor">  #define REG_GMAC_ST2CW111                   (0x4005075CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 11) */</span>
<a name="l00177"></a>00177 <span class="preprocessor">  #define REG_GMAC_ST2CW012                   (0x40050760U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 12) */</span>
<a name="l00178"></a>00178 <span class="preprocessor">  #define REG_GMAC_ST2CW112                   (0x40050764U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 12) */</span>
<a name="l00179"></a>00179 <span class="preprocessor">  #define REG_GMAC_ST2CW013                   (0x40050768U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 13) */</span>
<a name="l00180"></a>00180 <span class="preprocessor">  #define REG_GMAC_ST2CW113                   (0x4005076CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 13) */</span>
<a name="l00181"></a>00181 <span class="preprocessor">  #define REG_GMAC_ST2CW014                   (0x40050770U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 14) */</span>
<a name="l00182"></a>00182 <span class="preprocessor">  #define REG_GMAC_ST2CW114                   (0x40050774U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 14) */</span>
<a name="l00183"></a>00183 <span class="preprocessor">  #define REG_GMAC_ST2CW015                   (0x40050778U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 15) */</span>
<a name="l00184"></a>00184 <span class="preprocessor">  #define REG_GMAC_ST2CW115                   (0x4005077CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 15) */</span>
<a name="l00185"></a>00185 <span class="preprocessor">  #define REG_GMAC_ST2CW016                   (0x40050780U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 16) */</span>
<a name="l00186"></a>00186 <span class="preprocessor">  #define REG_GMAC_ST2CW116                   (0x40050784U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 16) */</span>
<a name="l00187"></a>00187 <span class="preprocessor">  #define REG_GMAC_ST2CW017                   (0x40050788U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 17) */</span>
<a name="l00188"></a>00188 <span class="preprocessor">  #define REG_GMAC_ST2CW117                   (0x4005078CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 17) */</span>
<a name="l00189"></a>00189 <span class="preprocessor">  #define REG_GMAC_ST2CW018                   (0x40050790U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 18) */</span>
<a name="l00190"></a>00190 <span class="preprocessor">  #define REG_GMAC_ST2CW118                   (0x40050794U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 18) */</span>
<a name="l00191"></a>00191 <span class="preprocessor">  #define REG_GMAC_ST2CW019                   (0x40050798U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 19) */</span>
<a name="l00192"></a>00192 <span class="preprocessor">  #define REG_GMAC_ST2CW119                   (0x4005079CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 19) */</span>
<a name="l00193"></a>00193 <span class="preprocessor">  #define REG_GMAC_ST2CW020                   (0x400507A0U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 20) */</span>
<a name="l00194"></a>00194 <span class="preprocessor">  #define REG_GMAC_ST2CW120                   (0x400507A4U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 20) */</span>
<a name="l00195"></a>00195 <span class="preprocessor">  #define REG_GMAC_ST2CW021                   (0x400507A8U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 21) */</span>
<a name="l00196"></a>00196 <span class="preprocessor">  #define REG_GMAC_ST2CW121                   (0x400507ACU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 21) */</span>
<a name="l00197"></a>00197 <span class="preprocessor">  #define REG_GMAC_ST2CW022                   (0x400507B0U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 22) */</span>
<a name="l00198"></a>00198 <span class="preprocessor">  #define REG_GMAC_ST2CW122                   (0x400507B4U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 22) */</span>
<a name="l00199"></a>00199 <span class="preprocessor">  #define REG_GMAC_ST2CW023                   (0x400507B8U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 23) */</span>
<a name="l00200"></a>00200 <span class="preprocessor">  #define REG_GMAC_ST2CW123                   (0x400507BCU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 23) */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#else</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">  #define REG_GMAC_NCR       (*(__IO uint32_t*)0x40050000U) </span><span class="comment">/**&lt; \brief (GMAC) Network Control Register */</span>
<a name="l00203"></a>00203 <span class="preprocessor">  #define REG_GMAC_NCFGR     (*(__IO uint32_t*)0x40050004U) </span><span class="comment">/**&lt; \brief (GMAC) Network Configuration Register */</span>
<a name="l00204"></a>00204 <span class="preprocessor">  #define REG_GMAC_NSR       (*(__I  uint32_t*)0x40050008U) </span><span class="comment">/**&lt; \brief (GMAC) Network Status Register */</span>
<a name="l00205"></a>00205 <span class="preprocessor">  #define REG_GMAC_UR        (*(__IO uint32_t*)0x4005000CU) </span><span class="comment">/**&lt; \brief (GMAC) User Register */</span>
<a name="l00206"></a>00206 <span class="preprocessor">  #define REG_GMAC_DCFGR     (*(__IO uint32_t*)0x40050010U) </span><span class="comment">/**&lt; \brief (GMAC) DMA Configuration Register */</span>
<a name="l00207"></a>00207 <span class="preprocessor">  #define REG_GMAC_TSR       (*(__IO uint32_t*)0x40050014U) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Status Register */</span>
<a name="l00208"></a>00208 <span class="preprocessor">  #define REG_GMAC_RBQB      (*(__IO uint32_t*)0x40050018U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Buffer Queue Base Address Register */</span>
<a name="l00209"></a>00209 <span class="preprocessor">  #define REG_GMAC_TBQB      (*(__IO uint32_t*)0x4005001CU) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Buffer Queue Base Address Register */</span>
<a name="l00210"></a>00210 <span class="preprocessor">  #define REG_GMAC_RSR       (*(__IO uint32_t*)0x40050020U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Status Register */</span>
<a name="l00211"></a>00211 <span class="preprocessor">  #define REG_GMAC_ISR       (*(__I  uint32_t*)0x40050024U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Status Register */</span>
<a name="l00212"></a>00212 <span class="preprocessor">  #define REG_GMAC_IER       (*(__O  uint32_t*)0x40050028U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Enable Register */</span>
<a name="l00213"></a>00213 <span class="preprocessor">  #define REG_GMAC_IDR       (*(__O  uint32_t*)0x4005002CU) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Disable Register */</span>
<a name="l00214"></a>00214 <span class="preprocessor">  #define REG_GMAC_IMR       (*(__IO uint32_t*)0x40050030U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Mask Register */</span>
<a name="l00215"></a>00215 <span class="preprocessor">  #define REG_GMAC_MAN       (*(__IO uint32_t*)0x40050034U) </span><span class="comment">/**&lt; \brief (GMAC) PHY Maintenance Register */</span>
<a name="l00216"></a>00216 <span class="preprocessor">  #define REG_GMAC_RPQ       (*(__I  uint32_t*)0x40050038U) </span><span class="comment">/**&lt; \brief (GMAC) Received Pause Quantum Register */</span>
<a name="l00217"></a>00217 <span class="preprocessor">  #define REG_GMAC_TPQ       (*(__IO uint32_t*)0x4005003CU) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Pause Quantum Register */</span>
<a name="l00218"></a>00218 <span class="preprocessor">  #define REG_GMAC_TPSF      (*(__IO uint32_t*)0x40050040U) </span><span class="comment">/**&lt; \brief (GMAC) TX Partial Store and Forward Register */</span>
<a name="l00219"></a>00219 <span class="preprocessor">  #define REG_GMAC_RPSF      (*(__IO uint32_t*)0x40050044U) </span><span class="comment">/**&lt; \brief (GMAC) RX Partial Store and Forward Register */</span>
<a name="l00220"></a>00220 <span class="preprocessor">  #define REG_GMAC_RJFML     (*(__IO uint32_t*)0x40050048U) </span><span class="comment">/**&lt; \brief (GMAC) RX Jumbo Frame Max Length Register */</span>
<a name="l00221"></a>00221 <span class="preprocessor">  #define REG_GMAC_HRB       (*(__IO uint32_t*)0x40050080U) </span><span class="comment">/**&lt; \brief (GMAC) Hash Register Bottom */</span>
<a name="l00222"></a>00222 <span class="preprocessor">  #define REG_GMAC_HRT       (*(__IO uint32_t*)0x40050084U) </span><span class="comment">/**&lt; \brief (GMAC) Hash Register Top */</span>
<a name="l00223"></a>00223 <span class="preprocessor">  #define REG_GMAC_SAB1      (*(__IO uint32_t*)0x40050088U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 1 Bottom Register */</span>
<a name="l00224"></a>00224 <span class="preprocessor">  #define REG_GMAC_SAT1      (*(__IO uint32_t*)0x4005008CU) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 1 Top Register */</span>
<a name="l00225"></a>00225 <span class="preprocessor">  #define REG_GMAC_SAB2      (*(__IO uint32_t*)0x40050090U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 2 Bottom Register */</span>
<a name="l00226"></a>00226 <span class="preprocessor">  #define REG_GMAC_SAT2      (*(__IO uint32_t*)0x40050094U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 2 Top Register */</span>
<a name="l00227"></a>00227 <span class="preprocessor">  #define REG_GMAC_SAB3      (*(__IO uint32_t*)0x40050098U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 3 Bottom Register */</span>
<a name="l00228"></a>00228 <span class="preprocessor">  #define REG_GMAC_SAT3      (*(__IO uint32_t*)0x4005009CU) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 3 Top Register */</span>
<a name="l00229"></a>00229 <span class="preprocessor">  #define REG_GMAC_SAB4      (*(__IO uint32_t*)0x400500A0U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 4 Bottom Register */</span>
<a name="l00230"></a>00230 <span class="preprocessor">  #define REG_GMAC_SAT4      (*(__IO uint32_t*)0x400500A4U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 4 Top Register */</span>
<a name="l00231"></a>00231 <span class="preprocessor">  #define REG_GMAC_TIDM1     (*(__IO uint32_t*)0x400500A8U) </span><span class="comment">/**&lt; \brief (GMAC) Type ID Match 1 Register */</span>
<a name="l00232"></a>00232 <span class="preprocessor">  #define REG_GMAC_TIDM2     (*(__IO uint32_t*)0x400500ACU) </span><span class="comment">/**&lt; \brief (GMAC) Type ID Match 2 Register */</span>
<a name="l00233"></a>00233 <span class="preprocessor">  #define REG_GMAC_TIDM3     (*(__IO uint32_t*)0x400500B0U) </span><span class="comment">/**&lt; \brief (GMAC) Type ID Match 3 Register */</span>
<a name="l00234"></a>00234 <span class="preprocessor">  #define REG_GMAC_TIDM4     (*(__IO uint32_t*)0x400500B4U) </span><span class="comment">/**&lt; \brief (GMAC) Type ID Match 4 Register */</span>
<a name="l00235"></a>00235 <span class="preprocessor">  #define REG_GMAC_WOL       (*(__IO uint32_t*)0x400500B8U) </span><span class="comment">/**&lt; \brief (GMAC) Wake on LAN Register */</span>
<a name="l00236"></a>00236 <span class="preprocessor">  #define REG_GMAC_IPGS      (*(__IO uint32_t*)0x400500BCU) </span><span class="comment">/**&lt; \brief (GMAC) IPG Stretch Register */</span>
<a name="l00237"></a>00237 <span class="preprocessor">  #define REG_GMAC_SVLAN     (*(__IO uint32_t*)0x400500C0U) </span><span class="comment">/**&lt; \brief (GMAC) Stacked VLAN Register */</span>
<a name="l00238"></a>00238 <span class="preprocessor">  #define REG_GMAC_TPFCP     (*(__IO uint32_t*)0x400500C4U) </span><span class="comment">/**&lt; \brief (GMAC) Transmit PFC Pause Register */</span>
<a name="l00239"></a>00239 <span class="preprocessor">  #define REG_GMAC_SAMB1     (*(__IO uint32_t*)0x400500C8U) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 1 Mask Bottom Register */</span>
<a name="l00240"></a>00240 <span class="preprocessor">  #define REG_GMAC_SAMT1     (*(__IO uint32_t*)0x400500CCU) </span><span class="comment">/**&lt; \brief (GMAC) Specific Address 1 Mask Top Register */</span>
<a name="l00241"></a>00241 <span class="preprocessor">  #define REG_GMAC_NSC       (*(__IO uint32_t*)0x400500DCU) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Nanosecond Comparison Register */</span>
<a name="l00242"></a>00242 <span class="preprocessor">  #define REG_GMAC_SCL       (*(__IO uint32_t*)0x400500E0U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Second Comparison Low Register */</span>
<a name="l00243"></a>00243 <span class="preprocessor">  #define REG_GMAC_SCH       (*(__IO uint32_t*)0x400500E4U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Second Comparison High Register */</span>
<a name="l00244"></a>00244 <span class="preprocessor">  #define REG_GMAC_EFTSH     (*(__I  uint32_t*)0x400500E8U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Transmitted Seconds High Register */</span>
<a name="l00245"></a>00245 <span class="preprocessor">  #define REG_GMAC_EFRSH     (*(__I  uint32_t*)0x400500ECU) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Received Seconds High Register */</span>
<a name="l00246"></a>00246 <span class="preprocessor">  #define REG_GMAC_PEFTSH    (*(__I  uint32_t*)0x400500F0U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Transmitted Seconds High Register */</span>
<a name="l00247"></a>00247 <span class="preprocessor">  #define REG_GMAC_PEFRSH    (*(__I  uint32_t*)0x400500F4U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Received Seconds High Register */</span>
<a name="l00248"></a>00248 <span class="preprocessor">  #define REG_GMAC_OTLO      (*(__I  uint32_t*)0x40050100U) </span><span class="comment">/**&lt; \brief (GMAC) Octets Transmitted Low Register */</span>
<a name="l00249"></a>00249 <span class="preprocessor">  #define REG_GMAC_OTHI      (*(__I  uint32_t*)0x40050104U) </span><span class="comment">/**&lt; \brief (GMAC) Octets Transmitted High Register */</span>
<a name="l00250"></a>00250 <span class="preprocessor">  #define REG_GMAC_FT        (*(__I  uint32_t*)0x40050108U) </span><span class="comment">/**&lt; \brief (GMAC) Frames Transmitted Register */</span>
<a name="l00251"></a>00251 <span class="preprocessor">  #define REG_GMAC_BCFT      (*(__I  uint32_t*)0x4005010CU) </span><span class="comment">/**&lt; \brief (GMAC) Broadcast Frames Transmitted Register */</span>
<a name="l00252"></a>00252 <span class="preprocessor">  #define REG_GMAC_MFT       (*(__I  uint32_t*)0x40050110U) </span><span class="comment">/**&lt; \brief (GMAC) Multicast Frames Transmitted Register */</span>
<a name="l00253"></a>00253 <span class="preprocessor">  #define REG_GMAC_PFT       (*(__I  uint32_t*)0x40050114U) </span><span class="comment">/**&lt; \brief (GMAC) Pause Frames Transmitted Register */</span>
<a name="l00254"></a>00254 <span class="preprocessor">  #define REG_GMAC_BFT64     (*(__I  uint32_t*)0x40050118U) </span><span class="comment">/**&lt; \brief (GMAC) 64 Byte Frames Transmitted Register */</span>
<a name="l00255"></a>00255 <span class="preprocessor">  #define REG_GMAC_TBFT127   (*(__I  uint32_t*)0x4005011CU) </span><span class="comment">/**&lt; \brief (GMAC) 65 to 127 Byte Frames Transmitted Register */</span>
<a name="l00256"></a>00256 <span class="preprocessor">  #define REG_GMAC_TBFT255   (*(__I  uint32_t*)0x40050120U) </span><span class="comment">/**&lt; \brief (GMAC) 128 to 255 Byte Frames Transmitted Register */</span>
<a name="l00257"></a>00257 <span class="preprocessor">  #define REG_GMAC_TBFT511   (*(__I  uint32_t*)0x40050124U) </span><span class="comment">/**&lt; \brief (GMAC) 256 to 511 Byte Frames Transmitted Register */</span>
<a name="l00258"></a>00258 <span class="preprocessor">  #define REG_GMAC_TBFT1023  (*(__I  uint32_t*)0x40050128U) </span><span class="comment">/**&lt; \brief (GMAC) 512 to 1023 Byte Frames Transmitted Register */</span>
<a name="l00259"></a>00259 <span class="preprocessor">  #define REG_GMAC_TBFT1518  (*(__I  uint32_t*)0x4005012CU) </span><span class="comment">/**&lt; \brief (GMAC) 1024 to 1518 Byte Frames Transmitted Register */</span>
<a name="l00260"></a>00260 <span class="preprocessor">  #define REG_GMAC_GTBFT1518 (*(__I  uint32_t*)0x40050130U) </span><span class="comment">/**&lt; \brief (GMAC) Greater Than 1518 Byte Frames Transmitted Register */</span>
<a name="l00261"></a>00261 <span class="preprocessor">  #define REG_GMAC_TUR       (*(__I  uint32_t*)0x40050134U) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Underruns Register */</span>
<a name="l00262"></a>00262 <span class="preprocessor">  #define REG_GMAC_SCF       (*(__I  uint32_t*)0x40050138U) </span><span class="comment">/**&lt; \brief (GMAC) Single Collision Frames Register */</span>
<a name="l00263"></a>00263 <span class="preprocessor">  #define REG_GMAC_MCF       (*(__I  uint32_t*)0x4005013CU) </span><span class="comment">/**&lt; \brief (GMAC) Multiple Collision Frames Register */</span>
<a name="l00264"></a>00264 <span class="preprocessor">  #define REG_GMAC_EC        (*(__I  uint32_t*)0x40050140U) </span><span class="comment">/**&lt; \brief (GMAC) Excessive Collisions Register */</span>
<a name="l00265"></a>00265 <span class="preprocessor">  #define REG_GMAC_LC        (*(__I  uint32_t*)0x40050144U) </span><span class="comment">/**&lt; \brief (GMAC) Late Collisions Register */</span>
<a name="l00266"></a>00266 <span class="preprocessor">  #define REG_GMAC_DTF       (*(__I  uint32_t*)0x40050148U) </span><span class="comment">/**&lt; \brief (GMAC) Deferred Transmission Frames Register */</span>
<a name="l00267"></a>00267 <span class="preprocessor">  #define REG_GMAC_CSE       (*(__I  uint32_t*)0x4005014CU) </span><span class="comment">/**&lt; \brief (GMAC) Carrier Sense Errors Register */</span>
<a name="l00268"></a>00268 <span class="preprocessor">  #define REG_GMAC_ORLO      (*(__I  uint32_t*)0x40050150U) </span><span class="comment">/**&lt; \brief (GMAC) Octets Received Low Received Register */</span>
<a name="l00269"></a>00269 <span class="preprocessor">  #define REG_GMAC_ORHI      (*(__I  uint32_t*)0x40050154U) </span><span class="comment">/**&lt; \brief (GMAC) Octets Received High Received Register */</span>
<a name="l00270"></a>00270 <span class="preprocessor">  #define REG_GMAC_FR        (*(__I  uint32_t*)0x40050158U) </span><span class="comment">/**&lt; \brief (GMAC) Frames Received Register */</span>
<a name="l00271"></a>00271 <span class="preprocessor">  #define REG_GMAC_BCFR      (*(__I  uint32_t*)0x4005015CU) </span><span class="comment">/**&lt; \brief (GMAC) Broadcast Frames Received Register */</span>
<a name="l00272"></a>00272 <span class="preprocessor">  #define REG_GMAC_MFR       (*(__I  uint32_t*)0x40050160U) </span><span class="comment">/**&lt; \brief (GMAC) Multicast Frames Received Register */</span>
<a name="l00273"></a>00273 <span class="preprocessor">  #define REG_GMAC_PFR       (*(__I  uint32_t*)0x40050164U) </span><span class="comment">/**&lt; \brief (GMAC) Pause Frames Received Register */</span>
<a name="l00274"></a>00274 <span class="preprocessor">  #define REG_GMAC_BFR64     (*(__I  uint32_t*)0x40050168U) </span><span class="comment">/**&lt; \brief (GMAC) 64 Byte Frames Received Register */</span>
<a name="l00275"></a>00275 <span class="preprocessor">  #define REG_GMAC_TBFR127   (*(__I  uint32_t*)0x4005016CU) </span><span class="comment">/**&lt; \brief (GMAC) 65 to 127 Byte Frames Received Register */</span>
<a name="l00276"></a>00276 <span class="preprocessor">  #define REG_GMAC_TBFR255   (*(__I  uint32_t*)0x40050170U) </span><span class="comment">/**&lt; \brief (GMAC) 128 to 255 Byte Frames Received Register */</span>
<a name="l00277"></a>00277 <span class="preprocessor">  #define REG_GMAC_TBFR511   (*(__I  uint32_t*)0x40050174U) </span><span class="comment">/**&lt; \brief (GMAC) 256 to 511 Byte Frames Received Register */</span>
<a name="l00278"></a>00278 <span class="preprocessor">  #define REG_GMAC_TBFR1023  (*(__I  uint32_t*)0x40050178U) </span><span class="comment">/**&lt; \brief (GMAC) 512 to 1023 Byte Frames Received Register */</span>
<a name="l00279"></a>00279 <span class="preprocessor">  #define REG_GMAC_TBFR1518  (*(__I  uint32_t*)0x4005017CU) </span><span class="comment">/**&lt; \brief (GMAC) 1024 to 1518 Byte Frames Received Register */</span>
<a name="l00280"></a>00280 <span class="preprocessor">  #define REG_GMAC_TMXBFR    (*(__I  uint32_t*)0x40050180U) </span><span class="comment">/**&lt; \brief (GMAC) 1519 to Maximum Byte Frames Received Register */</span>
<a name="l00281"></a>00281 <span class="preprocessor">  #define REG_GMAC_UFR       (*(__I  uint32_t*)0x40050184U) </span><span class="comment">/**&lt; \brief (GMAC) Undersize Frames Received Register */</span>
<a name="l00282"></a>00282 <span class="preprocessor">  #define REG_GMAC_OFR       (*(__I  uint32_t*)0x40050188U) </span><span class="comment">/**&lt; \brief (GMAC) Oversize Frames Received Register */</span>
<a name="l00283"></a>00283 <span class="preprocessor">  #define REG_GMAC_JR        (*(__I  uint32_t*)0x4005018CU) </span><span class="comment">/**&lt; \brief (GMAC) Jabbers Received Register */</span>
<a name="l00284"></a>00284 <span class="preprocessor">  #define REG_GMAC_FCSE      (*(__I  uint32_t*)0x40050190U) </span><span class="comment">/**&lt; \brief (GMAC) Frame Check Sequence Errors Register */</span>
<a name="l00285"></a>00285 <span class="preprocessor">  #define REG_GMAC_LFFE      (*(__I  uint32_t*)0x40050194U) </span><span class="comment">/**&lt; \brief (GMAC) Length Field Frame Errors Register */</span>
<a name="l00286"></a>00286 <span class="preprocessor">  #define REG_GMAC_RSE       (*(__I  uint32_t*)0x40050198U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Symbol Errors Register */</span>
<a name="l00287"></a>00287 <span class="preprocessor">  #define REG_GMAC_AE        (*(__I  uint32_t*)0x4005019CU) </span><span class="comment">/**&lt; \brief (GMAC) Alignment Errors Register */</span>
<a name="l00288"></a>00288 <span class="preprocessor">  #define REG_GMAC_RRE       (*(__I  uint32_t*)0x400501A0U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Resource Errors Register */</span>
<a name="l00289"></a>00289 <span class="preprocessor">  #define REG_GMAC_ROE       (*(__I  uint32_t*)0x400501A4U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Overrun Register */</span>
<a name="l00290"></a>00290 <span class="preprocessor">  #define REG_GMAC_IHCE      (*(__I  uint32_t*)0x400501A8U) </span><span class="comment">/**&lt; \brief (GMAC) IP Header Checksum Errors Register */</span>
<a name="l00291"></a>00291 <span class="preprocessor">  #define REG_GMAC_TCE       (*(__I  uint32_t*)0x400501ACU) </span><span class="comment">/**&lt; \brief (GMAC) TCP Checksum Errors Register */</span>
<a name="l00292"></a>00292 <span class="preprocessor">  #define REG_GMAC_UCE       (*(__I  uint32_t*)0x400501B0U) </span><span class="comment">/**&lt; \brief (GMAC) UDP Checksum Errors Register */</span>
<a name="l00293"></a>00293 <span class="preprocessor">  #define REG_GMAC_TISUBN    (*(__IO uint32_t*)0x400501BCU) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Increment Sub-nanoseconds Register */</span>
<a name="l00294"></a>00294 <span class="preprocessor">  #define REG_GMAC_TSH       (*(__IO uint32_t*)0x400501C0U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Seconds High Register */</span>
<a name="l00295"></a>00295 <span class="preprocessor">  #define REG_GMAC_TSL       (*(__IO uint32_t*)0x400501D0U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Seconds Low Register */</span>
<a name="l00296"></a>00296 <span class="preprocessor">  #define REG_GMAC_TN        (*(__IO uint32_t*)0x400501D4U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Nanoseconds Register */</span>
<a name="l00297"></a>00297 <span class="preprocessor">  #define REG_GMAC_TA        (*(__O  uint32_t*)0x400501D8U) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Adjust Register */</span>
<a name="l00298"></a>00298 <span class="preprocessor">  #define REG_GMAC_TI        (*(__IO uint32_t*)0x400501DCU) </span><span class="comment">/**&lt; \brief (GMAC) 1588 Timer Increment Register */</span>
<a name="l00299"></a>00299 <span class="preprocessor">  #define REG_GMAC_EFTSL     (*(__I  uint32_t*)0x400501E0U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Transmitted Seconds Low Register */</span>
<a name="l00300"></a>00300 <span class="preprocessor">  #define REG_GMAC_EFTN      (*(__I  uint32_t*)0x400501E4U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Transmitted Nanoseconds Register */</span>
<a name="l00301"></a>00301 <span class="preprocessor">  #define REG_GMAC_EFRSL     (*(__I  uint32_t*)0x400501E8U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Received Seconds Low Register */</span>
<a name="l00302"></a>00302 <span class="preprocessor">  #define REG_GMAC_EFRN      (*(__I  uint32_t*)0x400501ECU) </span><span class="comment">/**&lt; \brief (GMAC) PTP Event Frame Received Nanoseconds Register */</span>
<a name="l00303"></a>00303 <span class="preprocessor">  #define REG_GMAC_PEFTSL    (*(__I  uint32_t*)0x400501F0U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Transmitted Seconds Low Register */</span>
<a name="l00304"></a>00304 <span class="preprocessor">  #define REG_GMAC_PEFTN     (*(__I  uint32_t*)0x400501F4U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Transmitted Nanoseconds Register */</span>
<a name="l00305"></a>00305 <span class="preprocessor">  #define REG_GMAC_PEFRSL    (*(__I  uint32_t*)0x400501F8U) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Received Seconds Low Register */</span>
<a name="l00306"></a>00306 <span class="preprocessor">  #define REG_GMAC_PEFRN     (*(__I  uint32_t*)0x400501FCU) </span><span class="comment">/**&lt; \brief (GMAC) PTP Peer Event Frame Received Nanoseconds Register */</span>
<a name="l00307"></a>00307 <span class="preprocessor">  #define REG_GMAC_ISRPQ     (*(__I  uint32_t*)0x40050400U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Status Register Priority Queue (index = 1) */</span>
<a name="l00308"></a>00308 <span class="preprocessor">  #define REG_GMAC_TBQBAPQ   (*(__IO uint32_t*)0x40050440U) </span><span class="comment">/**&lt; \brief (GMAC) Transmit Buffer Queue Base Address Register Priority Queue (index = 1) */</span>
<a name="l00309"></a>00309 <span class="preprocessor">  #define REG_GMAC_RBQBAPQ   (*(__IO uint32_t*)0x40050480U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Buffer Queue Base Address Register Priority Queue (index = 1) */</span>
<a name="l00310"></a>00310 <span class="preprocessor">  #define REG_GMAC_RBSRPQ    (*(__IO uint32_t*)0x400504A0U) </span><span class="comment">/**&lt; \brief (GMAC) Receive Buffer Size Register Priority Queue (index = 1) */</span>
<a name="l00311"></a>00311 <span class="preprocessor">  #define REG_GMAC_CBSCR     (*(__IO uint32_t*)0x400504BCU) </span><span class="comment">/**&lt; \brief (GMAC) Credit-Based Shaping Control Register */</span>
<a name="l00312"></a>00312 <span class="preprocessor">  #define REG_GMAC_CBSISQA   (*(__IO uint32_t*)0x400504C0U) </span><span class="comment">/**&lt; \brief (GMAC) Credit-Based Shaping IdleSlope Register for Queue A */</span>
<a name="l00313"></a>00313 <span class="preprocessor">  #define REG_GMAC_CBSISQB   (*(__IO uint32_t*)0x400504C4U) </span><span class="comment">/**&lt; \brief (GMAC) Credit-Based Shaping IdleSlope Register for Queue B */</span>
<a name="l00314"></a>00314 <span class="preprocessor">  #define REG_GMAC_ST1RPQ    (*(__IO uint32_t*)0x40050500U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 1 Register Priority Queue (index = 0) */</span>
<a name="l00315"></a>00315 <span class="preprocessor">  #define REG_GMAC_ST2RPQ    (*(__IO uint32_t*)0x40050540U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Register Priority Queue (index = 0) */</span>
<a name="l00316"></a>00316 <span class="preprocessor">  #define REG_GMAC_IERPQ     (*(__O  uint32_t*)0x40050600U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Enable Register Priority Queue (index = 1) */</span>
<a name="l00317"></a>00317 <span class="preprocessor">  #define REG_GMAC_IDRPQ     (*(__O  uint32_t*)0x40050620U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Disable Register Priority Queue (index = 1) */</span>
<a name="l00318"></a>00318 <span class="preprocessor">  #define REG_GMAC_IMRPQ     (*(__IO uint32_t*)0x40050640U) </span><span class="comment">/**&lt; \brief (GMAC) Interrupt Mask Register Priority Queue (index = 1) */</span>
<a name="l00319"></a>00319 <span class="preprocessor">  #define REG_GMAC_ST2ER     (*(__IO uint32_t*)0x400506E0U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Ethertype Register (index = 0) */</span>
<a name="l00320"></a>00320 <span class="preprocessor">  #define REG_GMAC_ST2CW00   (*(__IO uint32_t*)0x40050700U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 0) */</span>
<a name="l00321"></a>00321 <span class="preprocessor">  #define REG_GMAC_ST2CW10   (*(__IO uint32_t*)0x40050704U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 0) */</span>
<a name="l00322"></a>00322 <span class="preprocessor">  #define REG_GMAC_ST2CW01   (*(__IO uint32_t*)0x40050708U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 1) */</span>
<a name="l00323"></a>00323 <span class="preprocessor">  #define REG_GMAC_ST2CW11   (*(__IO uint32_t*)0x4005070CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 1) */</span>
<a name="l00324"></a>00324 <span class="preprocessor">  #define REG_GMAC_ST2CW02   (*(__IO uint32_t*)0x40050710U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 2) */</span>
<a name="l00325"></a>00325 <span class="preprocessor">  #define REG_GMAC_ST2CW12   (*(__IO uint32_t*)0x40050714U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 2) */</span>
<a name="l00326"></a>00326 <span class="preprocessor">  #define REG_GMAC_ST2CW03   (*(__IO uint32_t*)0x40050718U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 3) */</span>
<a name="l00327"></a>00327 <span class="preprocessor">  #define REG_GMAC_ST2CW13   (*(__IO uint32_t*)0x4005071CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 3) */</span>
<a name="l00328"></a>00328 <span class="preprocessor">  #define REG_GMAC_ST2CW04   (*(__IO uint32_t*)0x40050720U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 4) */</span>
<a name="l00329"></a>00329 <span class="preprocessor">  #define REG_GMAC_ST2CW14   (*(__IO uint32_t*)0x40050724U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 4) */</span>
<a name="l00330"></a>00330 <span class="preprocessor">  #define REG_GMAC_ST2CW05   (*(__IO uint32_t*)0x40050728U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 5) */</span>
<a name="l00331"></a>00331 <span class="preprocessor">  #define REG_GMAC_ST2CW15   (*(__IO uint32_t*)0x4005072CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 5) */</span>
<a name="l00332"></a>00332 <span class="preprocessor">  #define REG_GMAC_ST2CW06   (*(__IO uint32_t*)0x40050730U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 6) */</span>
<a name="l00333"></a>00333 <span class="preprocessor">  #define REG_GMAC_ST2CW16   (*(__IO uint32_t*)0x40050734U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 6) */</span>
<a name="l00334"></a>00334 <span class="preprocessor">  #define REG_GMAC_ST2CW07   (*(__IO uint32_t*)0x40050738U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 7) */</span>
<a name="l00335"></a>00335 <span class="preprocessor">  #define REG_GMAC_ST2CW17   (*(__IO uint32_t*)0x4005073CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 7) */</span>
<a name="l00336"></a>00336 <span class="preprocessor">  #define REG_GMAC_ST2CW08   (*(__IO uint32_t*)0x40050740U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 8) */</span>
<a name="l00337"></a>00337 <span class="preprocessor">  #define REG_GMAC_ST2CW18   (*(__IO uint32_t*)0x40050744U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 8) */</span>
<a name="l00338"></a>00338 <span class="preprocessor">  #define REG_GMAC_ST2CW09   (*(__IO uint32_t*)0x40050748U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 9) */</span>
<a name="l00339"></a>00339 <span class="preprocessor">  #define REG_GMAC_ST2CW19   (*(__IO uint32_t*)0x4005074CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 9) */</span>
<a name="l00340"></a>00340 <span class="preprocessor">  #define REG_GMAC_ST2CW010  (*(__IO uint32_t*)0x40050750U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 10) */</span>
<a name="l00341"></a>00341 <span class="preprocessor">  #define REG_GMAC_ST2CW110  (*(__IO uint32_t*)0x40050754U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 10) */</span>
<a name="l00342"></a>00342 <span class="preprocessor">  #define REG_GMAC_ST2CW011  (*(__IO uint32_t*)0x40050758U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 11) */</span>
<a name="l00343"></a>00343 <span class="preprocessor">  #define REG_GMAC_ST2CW111  (*(__IO uint32_t*)0x4005075CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 11) */</span>
<a name="l00344"></a>00344 <span class="preprocessor">  #define REG_GMAC_ST2CW012  (*(__IO uint32_t*)0x40050760U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 12) */</span>
<a name="l00345"></a>00345 <span class="preprocessor">  #define REG_GMAC_ST2CW112  (*(__IO uint32_t*)0x40050764U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 12) */</span>
<a name="l00346"></a>00346 <span class="preprocessor">  #define REG_GMAC_ST2CW013  (*(__IO uint32_t*)0x40050768U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 13) */</span>
<a name="l00347"></a>00347 <span class="preprocessor">  #define REG_GMAC_ST2CW113  (*(__IO uint32_t*)0x4005076CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 13) */</span>
<a name="l00348"></a>00348 <span class="preprocessor">  #define REG_GMAC_ST2CW014  (*(__IO uint32_t*)0x40050770U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 14) */</span>
<a name="l00349"></a>00349 <span class="preprocessor">  #define REG_GMAC_ST2CW114  (*(__IO uint32_t*)0x40050774U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 14) */</span>
<a name="l00350"></a>00350 <span class="preprocessor">  #define REG_GMAC_ST2CW015  (*(__IO uint32_t*)0x40050778U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 15) */</span>
<a name="l00351"></a>00351 <span class="preprocessor">  #define REG_GMAC_ST2CW115  (*(__IO uint32_t*)0x4005077CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 15) */</span>
<a name="l00352"></a>00352 <span class="preprocessor">  #define REG_GMAC_ST2CW016  (*(__IO uint32_t*)0x40050780U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 16) */</span>
<a name="l00353"></a>00353 <span class="preprocessor">  #define REG_GMAC_ST2CW116  (*(__IO uint32_t*)0x40050784U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 16) */</span>
<a name="l00354"></a>00354 <span class="preprocessor">  #define REG_GMAC_ST2CW017  (*(__IO uint32_t*)0x40050788U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 17) */</span>
<a name="l00355"></a>00355 <span class="preprocessor">  #define REG_GMAC_ST2CW117  (*(__IO uint32_t*)0x4005078CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 17) */</span>
<a name="l00356"></a>00356 <span class="preprocessor">  #define REG_GMAC_ST2CW018  (*(__IO uint32_t*)0x40050790U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 18) */</span>
<a name="l00357"></a>00357 <span class="preprocessor">  #define REG_GMAC_ST2CW118  (*(__IO uint32_t*)0x40050794U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 18) */</span>
<a name="l00358"></a>00358 <span class="preprocessor">  #define REG_GMAC_ST2CW019  (*(__IO uint32_t*)0x40050798U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 19) */</span>
<a name="l00359"></a>00359 <span class="preprocessor">  #define REG_GMAC_ST2CW119  (*(__IO uint32_t*)0x4005079CU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 19) */</span>
<a name="l00360"></a>00360 <span class="preprocessor">  #define REG_GMAC_ST2CW020  (*(__IO uint32_t*)0x400507A0U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 20) */</span>
<a name="l00361"></a>00361 <span class="preprocessor">  #define REG_GMAC_ST2CW120  (*(__IO uint32_t*)0x400507A4U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 20) */</span>
<a name="l00362"></a>00362 <span class="preprocessor">  #define REG_GMAC_ST2CW021  (*(__IO uint32_t*)0x400507A8U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 21) */</span>
<a name="l00363"></a>00363 <span class="preprocessor">  #define REG_GMAC_ST2CW121  (*(__IO uint32_t*)0x400507ACU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 21) */</span>
<a name="l00364"></a>00364 <span class="preprocessor">  #define REG_GMAC_ST2CW022  (*(__IO uint32_t*)0x400507B0U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 22) */</span>
<a name="l00365"></a>00365 <span class="preprocessor">  #define REG_GMAC_ST2CW122  (*(__IO uint32_t*)0x400507B4U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 22) */</span>
<a name="l00366"></a>00366 <span class="preprocessor">  #define REG_GMAC_ST2CW023  (*(__IO uint32_t*)0x400507B8U) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 0 Register (index = 23) */</span>
<a name="l00367"></a>00367 <span class="preprocessor">  #define REG_GMAC_ST2CW123  (*(__IO uint32_t*)0x400507BCU) </span><span class="comment">/**&lt; \brief (GMAC) Screening Type 2 Compare Word 1 Register (index = 23) */</span>
<a name="l00368"></a>00368 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00369"></a>00369 
<a name="l00370"></a>00370 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_GMAC_INSTANCE_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
