arch                                                                    	circuit    	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
complex_switch/k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml	raygentop.v	cdb2fff     	success   	     	3002               	3118                 	2256                	756                   	26          	26           	230    	214   	305        	0           	7       	43082                	3.96343       	-1927.42            	-3.96343            	28983            	16                               	3.88769e+06           	1.7286e+06           	3.90086e+06       	5770.50              	4.19016            	-2395.17 	-4.19016 	0       	0       	0.19           	0.07          	-1          	-1          	-1      	0.70     	10.59     	8.98                	25.84                	80116      	27488       	37628      
