<p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/41385985/FSYS+TB+System+level+transaction+flow+verification" data-linked-resource-id="41385985" data-linked-resource-version="53" data-linked-resource-type="page">FSYS TB: System level transaction flow verification</a> </p><h3 id="FSYS_SCB:Week#12:3/20/2023-3/24/2023-Summary/Highlights:">Summary / Highlights:</h3><ol start="1"><li><p>Memory consistency coding in progress, updates here: <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11599" rel="nofollow">CONC-11599</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11661" rel="nofollow">CONC-11661</a> : Noticed a typo in the checked in code, ran 50 seeds of ace_random test and saw 27 failing. Have fixed the typo, reran a few local regressions and checked in the fix.</p></li></ol><h3 id="FSYS_SCB:Week#12:3/20/2023-3/24/2023-Activitiesoftheweek:">Activities of the week:</h3><p /><p><strong>All scoreboard JIRAs: </strong><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11122?jql=labels%20%3D%20%22fsys_scb%22" rel="nofollow"><strong>HERE</strong></a> </p><p>FSYS_SCB phase-2 tasks</p><p>Color coding in below table</p><div class="table-wrap"><table data-layout="default" data-local-id="a03da9cd-ae85-4176-95f7-75e8d0bccfae" class="confluenceTable"><colgroup><col style="width: 206.0px;"/><col style="width: 207.0px;"/><col style="width: 207.0px;"/><col style="width: 140.0px;"/></colgroup><tbody><tr><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>In Progress</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p>Planned</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Postponed/de prioritized</p></td></tr></tbody></table></div><div class="table-wrap"><table data-layout="full-width" data-local-id="4cdfa955-7fd1-4ff2-82e4-70eca78c95a3" class="confluenceTable"><colgroup><col style="width: 76.0px;"/><col style="width: 401.0px;"/><col style="width: 77.0px;"/><col style="width: 75.0px;"/><col style="width: 70.0px;"/><col style="width: 68.0px;"/><col style="width: 90.0px;"/><col style="width: 94.0px;"/><col style="width: 90.0px;"/><col style="width: 66.0px;"/><col style="width: 323.0px;"/></colgroup><tbody><tr><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Index</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Task</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>JIRA</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Priority</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Owner</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Effort in days</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Start Date</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>ETA</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Trend</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Actual</strong></p></td><td data-highlight-colour="#4c9aff" class="confluenceTd"><p><strong>Notes</strong></p></td></tr><tr><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>Regression bring-up</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p /></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>P1</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>Neha</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p /></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p /></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p /></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p /></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p /></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>FSYS regression will now run with scoreboard enabled.</p></td></tr><tr><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>2</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Add support to monitor DMI AXI channels in configs with &amp; without SMC cache</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11068" rel="nofollow"><u>CONC-11068</u></a></p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>P1</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> Vikram</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>  2/2/2023</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> 3/14/2023</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>TBD </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> Non-SMC configs clean. Working to bringup of SMC configs. Write data AP monitoring pending, to be added later.</p></td></tr><tr><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>3</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>Add support for assigning and maintaining subID within fsys_uid for multi cacheline txns</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11389" rel="nofollow">CONC-11389</a></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>P2</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> Vikram</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> </p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> 1/26/2023</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> 3/13/2023</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> </p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> 2/1/2023</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>AI from transaction flow meeting</p></td></tr><tr><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>4</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>Proxy cache manager component (CCP scoreboard)</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10687" rel="nofollow">CONC-10687</a></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>P1</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> Neha</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> 14 days</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> 1/23/2023</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> TBD</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> </p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p> 2/9/2023</p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>Enhance &amp; bring-up existing CCP scoreboard</p></td></tr><tr><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>5</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Add support for keeping copy of data for each AIU &amp; slave mems in fsys</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p><u> </u></p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>P1</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Neha </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p /></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>3/10/2023</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> 3/17/2023</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Coding of address status class done. Next is the actual memory consistency component coding which will call addr status class functions.</p></td></tr><tr><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>6</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Add memory consistency checks</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11599" rel="nofollow"><u>CONC-11599</u></a></p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>P1</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> Neha</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>2/28/2023</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>3/24/2023 </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>3/31/2023</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p> </p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Code complete with directed tests passing by 3/24/2023. Regression bringup date: Planning for 4/30/2023.</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>7</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Integrate proxy cache manager in FSYS_SCB</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11496" rel="nofollow"><u>CONC-11496</u></a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>P1 - postponed</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Neha </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> Delayed till later. Will have to implement a solution where callbacks are registered in CCP cache model that scoreboards can hook into to get triggered when cacheline updates happen.</p></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>SMC cache manager component</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10688" rel="nofollow">CONC-10688</a></p></td><td class="confluenceTd"><p>P1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>9</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>integrate SMC cache manager in FSYS_SCB</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><u> </u></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>P1</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> Vikram</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>Snoop filter manager component</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10686" rel="nofollow">CONC-10686</a></p></td><td class="confluenceTd"><p>P3</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Do we really need this? - only 1 case where it will help. Which is already in handled waive_txn function. </p></td></tr><tr><td class="confluenceTd"><p>11</p></td><td class="confluenceTd"><p>integrate snoop filter manager in fsys_scb</p></td><td class="confluenceTd"><p><u> </u></p></td><td class="confluenceTd"><p>P3</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>12</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>RAL model for all Ncore registers to maintain shadow copies</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10685" rel="nofollow">CONC-10685</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>P2</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> Satya</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> Postponed (PTO)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>We will need to update FSYS boot sequence to use reg_model &amp; not direct AXI seqs. Do we want to postpone for when we move to 3rd party VIPs?-&gt; Yes. After FR, get some licenses and start the work. AI(Neha): Check with Cyrille on what work he has done for backdoor access.</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>13</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Integrate RAL model in FSYS_SCB (in fsys_env)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><u> </u></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>P2</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> Satya</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Start with SNPS BFM TB</p></td></tr><tr><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>Add support to handle error scenarios</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>P2</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Can be further prioritized as correctible vs non-correctible errors.</p></td></tr><tr><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p>Implement deep vs Shallow testing modes</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>P3</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>Capability to selectively enable disable AIU predictors from SCB</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>P3</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>17</p></td><td class="confluenceTd"><p>Add cacheline addr print in each CmdReq print message and print NS bit as MSB of this addr</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>P2</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>AI from transaction flow meeting</p></td></tr></tbody></table></div><h3 id="FSYS_SCB:Week#12:3/20/2023-3/24/2023-RTLJIRAsCreatedthisweek:">RTL JIRAs Created this week:</h3><ol start="1"><li><p /></li></ol><h3 id="FSYS_SCB:Week#12:3/20/2023-3/24/2023-DVJIRAsResolvedthisweek:">DV JIRAs Resolved this week:</h3><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11661" >
                <a href="https://arterisip.atlassian.net/browse/CONC-11661?src=confmacro" class="jira-issue-key">CONC-11661</a>
                            </span>
 </p></li></ol><h3 id="FSYS_SCB:Week#12:3/20/2023-3/24/2023-Regressions:">Regressions:</h3><p />