0.7
2020.2
May  7 2023
15:10:42
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_CustomInterconnect_0_0/sim/vespa_soc_CustomInterconnect_0_0.v,1711675812,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartBaudRate.v,,vespa_soc_CustomInterconnect_0_0,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/sim/vespa_soc_DataMemory_0_0.v,1711675810,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController.v,,vespa_soc_DataMemory_0_0,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/sim/VeSPA_RAM.v,1711675811,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/561f/src/SlaveInterface.v,,VeSPA_RAM,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_GPIO_Slave_0_0/sim/vespa_soc_GPIO_Slave_0_0.v,1713721110,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/sim/vespa_soc.v,,vespa_soc_GPIO_Slave_0_0,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/96aa/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_UartSlave_0_0/sim/vespa_soc_UartSlave_0_0.v,1713713889,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/code_memory/sim/code_memory.v,,vespa_soc_UartSlave_0_0,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_interruptControllerS_0_0/sim/vespa_soc_interruptControllerS_0_0.v,1711675812,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d598/src/CustomInterconnect.v,,vespa_soc_interruptControllerS_0_0,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/sim/vespa_soc_vespa_cpu_0_0.v,1713723533,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cfbd/src/gpio.v,,vespa_soc_vespa_cpu_0_0,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/96aa/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/RAM32X32B/sim/RAM32X32B.v,1713723535,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/alu.v,,RAM32X32B,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/96aa/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/code_memory/sim/code_memory.v,1713724848,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/RAM32X32B/sim/RAM32X32B.v,,code_memory,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/561f/src/SlaveInterface.v,1711675810,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/sim/vespa_soc_DataMemory_0_0.v,,SlaveInterface,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/Uart.v,1713713889,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_UartSlave_0_0/sim/vespa_soc_UartSlave_0_0.v,,Uart,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartBaudRate.v,1713713889,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v,,UartBaudRate,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v,1713713889,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v,,UartRx,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v,1713713889,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/Uart.v,,UartTx,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController.v,1711675812,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController_wrapper.v,,interruptController,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController_wrapper.v,1711675812,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_interruptControllerS_0_0/sim/vespa_soc_interruptControllerS_0_0.v,,interruptController_wrapper,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
,,,,,,,,,,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cfbd/src/Gpio_Slave.v,1713721110,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_GPIO_Slave_0_0/sim/vespa_soc_GPIO_Slave_0_0.v,,GPIO_Slave,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/96aa/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cfbd/src/gpio.v,1713721110,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cfbd/src/Gpio_Slave.v,,GPIO_PORT,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/96aa/src,,,,,
,,,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/controlUnit.v,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/defines.v,alu,,,,,,,,
,,,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/datapath.v,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/defines.v,check_cond;controlUnit,,,,,,,,
,,,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/registerFile.v,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/defines.v,datapath,,,,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/defines.v,1713724846,verilog,,,,,,,,,,,,
,,,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/vespa_cpu.v,,registerFile,,,,,,,,
,,,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/sim/vespa_soc_vespa_cpu_0_0.v,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src/defines.v,vespa_cpu,,,,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d598/src/CustomInterconnect.v,1711675812,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_CustomInterconnect_0_0/sim/vespa_soc_CustomInterconnect_0_0.v,,CustomInterconnect,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/sim/vespa_soc.v,1713723532,verilog,,/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.srcs/sim_1/new/soc_tb.v,,vespa_soc,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/96aa/src,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.srcs/sim_1/new/soc_tb.v,1713723715,verilog,,,,soc_tb,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/96aa/src,,,,,
