// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="master_fix_master_fix,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvf1517-3-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.216000,HLS_SYN_LAT=89150,HLS_SYN_TPT=none,HLS_SYN_MEM=28,HLS_SYN_DSP=0,HLS_SYN_FF=8989,HLS_SYN_LUT=11034,HLS_VERSION=2021_1}" *)

module master_fix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0
);

parameter    ap_ST_fsm_state1 = 41'd1;
parameter    ap_ST_fsm_state2 = 41'd2;
parameter    ap_ST_fsm_state3 = 41'd4;
parameter    ap_ST_fsm_state4 = 41'd8;
parameter    ap_ST_fsm_state5 = 41'd16;
parameter    ap_ST_fsm_state6 = 41'd32;
parameter    ap_ST_fsm_state7 = 41'd64;
parameter    ap_ST_fsm_state8 = 41'd128;
parameter    ap_ST_fsm_state9 = 41'd256;
parameter    ap_ST_fsm_state10 = 41'd512;
parameter    ap_ST_fsm_state11 = 41'd1024;
parameter    ap_ST_fsm_state12 = 41'd2048;
parameter    ap_ST_fsm_state13 = 41'd4096;
parameter    ap_ST_fsm_state14 = 41'd8192;
parameter    ap_ST_fsm_state15 = 41'd16384;
parameter    ap_ST_fsm_state16 = 41'd32768;
parameter    ap_ST_fsm_state17 = 41'd65536;
parameter    ap_ST_fsm_state18 = 41'd131072;
parameter    ap_ST_fsm_state19 = 41'd262144;
parameter    ap_ST_fsm_state20 = 41'd524288;
parameter    ap_ST_fsm_state21 = 41'd1048576;
parameter    ap_ST_fsm_state22 = 41'd2097152;
parameter    ap_ST_fsm_state23 = 41'd4194304;
parameter    ap_ST_fsm_state24 = 41'd8388608;
parameter    ap_ST_fsm_state25 = 41'd16777216;
parameter    ap_ST_fsm_state26 = 41'd33554432;
parameter    ap_ST_fsm_state27 = 41'd67108864;
parameter    ap_ST_fsm_state28 = 41'd134217728;
parameter    ap_ST_fsm_state29 = 41'd268435456;
parameter    ap_ST_fsm_state30 = 41'd536870912;
parameter    ap_ST_fsm_state31 = 41'd1073741824;
parameter    ap_ST_fsm_state32 = 41'd2147483648;
parameter    ap_ST_fsm_state33 = 41'd4294967296;
parameter    ap_ST_fsm_state34 = 41'd8589934592;
parameter    ap_ST_fsm_state35 = 41'd17179869184;
parameter    ap_ST_fsm_state36 = 41'd34359738368;
parameter    ap_ST_fsm_state37 = 41'd68719476736;
parameter    ap_ST_fsm_state38 = 41'd137438953472;
parameter    ap_ST_fsm_state39 = 41'd274877906944;
parameter    ap_ST_fsm_state40 = 41'd549755813888;
parameter    ap_ST_fsm_state41 = 41'd1099511627776;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [8:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [1:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [31:0] out_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [40:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] thirdBias_f_V_address0;
reg    thirdBias_f_V_ce0;
wire   [20:0] thirdBias_f_V_q0;
wire   [11:0] firstDense_f_V_address0;
reg    firstDense_f_V_ce0;
wire  signed [20:0] firstDense_f_V_q0;
wire   [5:0] secondDense_f_V_address0;
reg    secondDense_f_V_ce0;
wire  signed [18:0] secondDense_f_V_q0;
wire   [11:0] zext_ln250_fu_678_p1;
reg   [11:0] zext_ln250_reg_1557;
wire    ap_CS_fsm_state3;
wire   [8:0] zext_ln250_1_fu_682_p1;
reg   [8:0] zext_ln250_1_reg_1562;
wire   [3:0] add_ln250_fu_692_p2;
reg   [3:0] add_ln250_reg_1570;
wire   [11:0] zext_ln252_fu_725_p1;
reg   [11:0] zext_ln252_reg_1582;
wire    ap_CS_fsm_state4;
wire   [7:0] add_ln252_fu_735_p2;
reg   [7:0] add_ln252_reg_1590;
wire   [6:0] empty_54_fu_741_p1;
wire   [0:0] icmp_ln252_fu_729_p2;
wire   [8:0] add_ln256_fu_795_p2;
reg   [8:0] add_ln256_reg_1603;
wire   [0:0] icmp_ln254_fu_765_p2;
reg   [8:0] max1_V_0_addr_reg_1611;
wire    ap_CS_fsm_state14;
wire   [31:0] max1_V_0_q0;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire   [1:0] add_ln258_fu_849_p2;
reg   [1:0] add_ln258_reg_1629;
wire   [31:0] select_ln260_fu_861_p3;
wire    ap_CS_fsm_state18;
wire   [7:0] zext_ln270_fu_872_p1;
reg   [7:0] zext_ln270_reg_1639;
wire    ap_CS_fsm_state20;
wire   [9:0] zext_ln270_1_fu_876_p1;
reg   [9:0] zext_ln270_1_reg_1644;
wire   [4:0] add_ln270_fu_886_p2;
reg   [4:0] add_ln270_reg_1652;
reg   [9:0] conv2_0_0_0_0_addr_reg_1664;
wire    ap_CS_fsm_state21;
wire   [5:0] add_ln272_fu_921_p2;
reg   [5:0] add_ln272_reg_1672;
wire   [11:0] next_mul_fu_927_p2;
reg   [11:0] next_mul_reg_1677;
wire   [0:0] icmp_ln272_fu_915_p2;
reg   [7:0] max2_V_0_addr_reg_1685;
wire   [5:0] select_ln1548_fu_983_p3;
reg   [5:0] select_ln1548_reg_1690;
wire   [7:0] sub_ln1171_fu_1043_p2;
reg   [7:0] sub_ln1171_reg_1695;
wire    ap_CS_fsm_state24;
wire   [4:0] add_ln290_fu_1055_p2;
reg   [4:0] add_ln290_reg_1703;
wire   [0:0] icmp_ln290_fu_1049_p2;
reg   [3:0] den1_V_0_addr_reg_1713;
wire  signed [31:0] sext_ln293_fu_1066_p1;
wire    ap_CS_fsm_state25;
wire   [11:0] tmp_11_cast_fu_1079_p3;
reg   [11:0] tmp_11_cast_reg_1754;
wire    ap_CS_fsm_state26;
wire   [7:0] tmp_s_fu_1087_p3;
reg   [7:0] tmp_s_reg_1759;
wire   [3:0] add_ln293_fu_1101_p2;
reg   [3:0] add_ln293_reg_1767;
wire    ap_CS_fsm_state27;
wire   [4:0] add_ln297_fu_1166_p2;
reg   [4:0] add_ln297_reg_1785;
wire   [31:0] add_ln415_1_fu_1252_p2;
wire    ap_CS_fsm_state28;
wire   [1:0] trunc_ln1171_1_fu_1261_p1;
reg   [1:0] trunc_ln1171_1_reg_1795;
wire    ap_CS_fsm_state29;
wire   [5:0] tmp_9_cast_fu_1265_p3;
reg   [5:0] tmp_9_cast_reg_1799;
wire   [2:0] add_ln311_fu_1279_p2;
reg   [2:0] add_ln311_reg_1807;
wire   [31:0] tmp_fu_1285_p6;
wire   [0:0] icmp_ln311_fu_1273_p2;
wire    ap_CS_fsm_state30;
wire   [4:0] add_ln314_fu_1350_p2;
reg   [4:0] add_ln314_reg_1859;
wire   [0:0] icmp_ln314_fu_1344_p2;
wire   [31:0] add_ln415_fu_1464_p2;
wire    ap_CS_fsm_state31;
wire   [31:0] x_V_fu_1501_p6;
reg   [31:0] x_V_reg_1889;
wire    ap_CS_fsm_state34;
wire   [0:0] icmp_ln330_fu_1485_p2;
reg   [31:0] sum_V_load_1_reg_1894;
wire   [31:0] grp_exp_32_13_s_fu_651_ap_return;
reg   [31:0] op2_V_reg_1899;
wire    ap_CS_fsm_state39;
reg   [11:0] conv1_0_0_0_address0;
reg    conv1_0_0_0_ce0;
reg    conv1_0_0_0_we0;
wire   [31:0] conv1_0_0_0_q0;
reg   [8:0] max1_V_0_address0;
reg    max1_V_0_ce0;
reg    max1_V_0_we0;
reg   [31:0] max1_V_0_d0;
reg    max1_V_0_ce1;
wire   [31:0] max1_V_0_q1;
reg   [9:0] conv2_0_0_0_0_address0;
reg    conv2_0_0_0_0_ce0;
reg    conv2_0_0_0_0_we0;
wire   [31:0] conv2_0_0_0_0_q0;
reg   [7:0] max2_V_0_address0;
reg    max2_V_0_ce0;
reg    max2_V_0_we0;
reg   [31:0] max2_V_0_d0;
wire  signed [31:0] max2_V_0_q0;
reg   [3:0] den1_V_0_address0;
reg    den1_V_0_ce0;
reg    den1_V_0_we0;
wire   [30:0] den1_V_0_d0;
wire   [30:0] den1_V_0_q0;
wire    grp_convolution1_fix_fu_568_ap_start;
wire    grp_convolution1_fix_fu_568_ap_done;
wire    grp_convolution1_fix_fu_568_ap_idle;
wire    grp_convolution1_fix_fu_568_ap_ready;
wire   [8:0] grp_convolution1_fix_fu_568_input_r_address0;
wire    grp_convolution1_fix_fu_568_input_r_ce0;
wire   [8:0] grp_convolution1_fix_fu_568_input_r_address1;
wire    grp_convolution1_fix_fu_568_input_r_ce1;
wire   [11:0] grp_convolution1_fix_fu_568_out_0_0_0_address0;
wire    grp_convolution1_fix_fu_568_out_0_0_0_ce0;
wire    grp_convolution1_fix_fu_568_out_0_0_0_we0;
wire   [31:0] grp_convolution1_fix_fu_568_out_0_0_0_d0;
wire    grp_convolution2_fix_fu_602_ap_start;
wire    grp_convolution2_fix_fu_602_ap_done;
wire    grp_convolution2_fix_fu_602_ap_idle;
wire    grp_convolution2_fix_fu_602_ap_ready;
wire   [8:0] grp_convolution2_fix_fu_602_m_0_0_0_0_address0;
wire    grp_convolution2_fix_fu_602_m_0_0_0_0_ce0;
wire   [8:0] grp_convolution2_fix_fu_602_m_0_0_0_0_address1;
wire    grp_convolution2_fix_fu_602_m_0_0_0_0_ce1;
wire   [9:0] grp_convolution2_fix_fu_602_out_0_0_0_0_address0;
wire    grp_convolution2_fix_fu_602_out_0_0_0_0_ce0;
wire    grp_convolution2_fix_fu_602_out_0_0_0_0_we0;
wire   [31:0] grp_convolution2_fix_fu_602_out_0_0_0_0_d0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start;
wire    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_done;
wire    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_idle;
wire    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_ready;
wire   [31:0] grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_3_04_out;
wire    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_3_04_out_ap_vld;
wire   [31:0] grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_2_03_out;
wire    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_2_03_out_ap_vld;
wire   [31:0] grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_1_02_out;
wire    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_1_02_out_ap_vld;
wire   [31:0] grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_0_01_out;
wire    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_0_01_out_ap_vld;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_done;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_idle;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_ready;
wire   [1:0] grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_address0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_ce0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_we0;
wire   [31:0] grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_d0;
wire   [31:0] grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_grp_exp_32_13_s_fu_651_p_din1;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_grp_exp_32_13_s_fu_651_p_start;
reg    grp_exp_32_13_s_fu_651_ap_start;
wire    grp_exp_32_13_s_fu_651_ap_done;
wire    grp_exp_32_13_s_fu_651_ap_idle;
wire    grp_exp_32_13_s_fu_651_ap_ready;
reg   [31:0] grp_exp_32_13_s_fu_651_x;
reg   [7:0] i_reg_437;
wire   [0:0] icmp_ln258_fu_843_p2;
wire   [0:0] icmp_ln250_fu_686_p2;
reg   [31:0] empty_55_reg_448;
reg   [1:0] j_reg_459;
reg   [5:0] i_1_reg_470;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln270_fu_880_p2;
reg   [11:0] phi_mul_reg_481;
reg   [5:0] phi_urem_reg_492;
reg   [3:0] i_2_reg_503;
wire   [0:0] icmp_ln297_fu_1160_p2;
reg   [31:0] add_i_i_i_lcssa_lcssa7_i_reg_514;
reg   [4:0] h_reg_524;
wire   [0:0] icmp_ln293_fu_1095_p2;
reg   [31:0] lhs_2_reg_535;
reg   [4:0] i_4_reg_547;
reg   [31:0] den2_V_0_0_reg_558;
reg    grp_convolution1_fix_fu_568_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_convolution2_fix_fu_602_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start_reg;
wire    ap_CS_fsm_state32;
reg    grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start_reg;
wire    ap_CS_fsm_state41;
reg    grp_exp_32_13_s_fu_651_ap_start_reg;
wire    ap_CS_fsm_state35;
reg   [40:0] ap_NS_fsm;
wire    ap_NS_fsm_state36;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln256_fu_814_p1;
wire   [63:0] zext_ln1548_4_fu_838_p1;
wire   [63:0] zext_ln1548_2_fu_910_p1;
wire   [63:0] zext_ln276_fu_966_p1;
wire   [63:0] zext_ln290_fu_1013_p1;
wire   [63:0] zext_ln1171_6_fu_1145_p1;
wire   [63:0] zext_ln1169_fu_1155_p1;
wire   [63:0] zext_ln1171_3_fu_1339_p1;
wire   [63:0] zext_ln736_fu_1325_p1;
reg   [3:0] d_fu_248;
reg   [4:0] d_1_fu_288;
reg   [4:0] d_2_fu_292;
reg   [2:0] d_3_fu_296;
reg   [31:0] den2_V_0_3_fu_300;
reg   [31:0] den2_V_0_3_1_fu_304;
reg   [31:0] den2_V_0_3_2_fu_308;
reg   [31:0] den2_V_0_3_3_fu_312;
reg   [31:0] sum_V_fu_316;
wire   [31:0] sum_V_1_fu_1516_p2;
wire    ap_CS_fsm_state40;
reg   [2:0] i_3_fu_320;
wire   [2:0] add_ln330_fu_1491_p2;
wire   [0:0] icmp_ln255_fu_808_p2;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln275_fu_937_p2;
wire    ap_CS_fsm_state22;
wire   [31:0] select_ln280_fu_1001_p3;
wire   [9:0] tmp_1_fu_707_p3;
wire   [10:0] zext_ln1548_1_fu_715_p1;
wire   [10:0] zext_ln1548_fu_703_p1;
wire   [10:0] sub_ln1548_fu_719_p2;
wire   [6:0] mul_fu_753_p0;
wire   [8:0] mul_fu_753_p1;
wire   [7:0] i_cast_cast_fu_745_p1;
wire   [7:0] add_ln254_fu_759_p2;
wire   [2:0] grp_fu_771_p1;
wire   [14:0] mul_fu_753_p2;
wire   [5:0] tmp_2_fu_777_p4;
wire   [8:0] tmp_6_cast_fu_787_p3;
wire   [1:0] grp_fu_771_p2;
wire   [1:0] trunc_ln255_fu_804_p1;
wire   [11:0] zext_ln1548_3_fu_818_p1;
wire   [11:0] add_ln1548_1_fu_822_p2;
wire   [11:0] shl_ln1548_fu_827_p2;
wire   [11:0] add_ln1548_2_fu_833_p2;
wire   [0:0] icmp_ln1548_2_fu_855_p2;
wire   [9:0] tmp_4_fu_897_p3;
wire   [9:0] add_ln1548_fu_905_p2;
wire   [1:0] trunc_ln275_fu_933_p1;
wire   [3:0] tmp_5_fu_943_p4;
wire   [7:0] tmp_8_cast_fu_953_p3;
wire   [7:0] add_ln276_fu_961_p2;
wire   [5:0] add_ln1548_3_fu_971_p2;
wire   [0:0] icmp_ln1548_fu_977_p2;
wire   [0:0] icmp_ln1548_1_fu_995_p2;
wire   [3:0] trunc_ln1171_fu_1019_p1;
wire   [5:0] tmp_3_fu_1031_p3;
wire   [7:0] tmp_2_cast_fu_1023_p3;
wire   [7:0] zext_ln1171_fu_1039_p1;
wire   [7:0] zext_ln1171_1_fu_1070_p1;
wire   [7:0] add_ln1171_fu_1074_p2;
wire   [0:0] tmp_6_fu_1111_p3;
wire   [30:0] trunc_ln293_fu_1107_p1;
wire   [11:0] zext_ln1171_5_fu_1136_p1;
wire   [11:0] add_ln1171_2_fu_1140_p2;
wire   [7:0] zext_ln1171_4_fu_1132_p1;
wire   [7:0] add_ln1169_fu_1150_p2;
wire   [50:0] lhs_3_fu_1186_p3;
wire   [50:0] r_V_4_fu_1180_p2;
wire   [50:0] ret_V_fu_1194_p2;
wire   [17:0] trunc_ln727_1_fu_1226_p1;
wire   [0:0] p_Result_2_fu_1210_p3;
wire   [0:0] r_1_fu_1230_p2;
wire   [0:0] or_ln412_1_fu_1236_p2;
wire   [0:0] p_Result_3_fu_1218_p3;
wire   [0:0] and_ln412_1_fu_1242_p2;
wire   [31:0] p_Val2_3_fu_1200_p4;
wire   [31:0] zext_ln415_1_fu_1248_p1;
wire   [5:0] zext_ln1171_2_fu_1330_p1;
wire   [5:0] add_ln1171_1_fu_1334_p2;
wire   [30:0] r_V_5_fu_1388_p1;
wire  signed [49:0] r_V_5_fu_1388_p2;
wire   [50:0] lhs_1_fu_1394_p3;
wire  signed [50:0] sext_ln1245_fu_1402_p1;
wire   [50:0] ret_V_2_fu_1406_p2;
wire   [17:0] trunc_ln727_fu_1438_p1;
wire   [0:0] p_Result_s_fu_1422_p3;
wire   [0:0] r_fu_1442_p2;
wire   [0:0] or_ln412_fu_1448_p2;
wire   [0:0] p_Result_4_fu_1430_p3;
wire   [0:0] and_ln412_fu_1454_p2;
wire   [31:0] p_Val2_1_fu_1412_p4;
wire   [31:0] zext_ln415_fu_1460_p1;
wire   [1:0] x_V_fu_1501_p5;
reg    grp_fu_771_ap_start;
wire    grp_fu_771_ap_done;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire   [14:0] mul_fu_753_p00;
wire   [49:0] r_V_5_fu_1388_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 41'd1;
#0 grp_convolution1_fix_fu_568_ap_start_reg = 1'b0;
#0 grp_convolution2_fix_fu_602_ap_start_reg = 1'b0;
#0 grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start_reg = 1'b0;
#0 grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start_reg = 1'b0;
#0 grp_exp_32_13_s_fu_651_ap_start_reg = 1'b0;
end

master_fix_thirdBias_f_V #(
    .DataWidth( 21 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
thirdBias_f_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(thirdBias_f_V_address0),
    .ce0(thirdBias_f_V_ce0),
    .q0(thirdBias_f_V_q0)
);

master_fix_firstDense_f_V #(
    .DataWidth( 21 ),
    .AddressRange( 3584 ),
    .AddressWidth( 12 ))
firstDense_f_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_address0),
    .ce0(firstDense_f_V_ce0),
    .q0(firstDense_f_V_q0)
);

master_fix_secondDense_f_V #(
    .DataWidth( 19 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
secondDense_f_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(secondDense_f_V_address0),
    .ce0(secondDense_f_V_ce0),
    .q0(secondDense_f_V_q0)
);

master_fix_conv1_0_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
conv1_0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_0_0_0_address0),
    .ce0(conv1_0_0_0_ce0),
    .we0(conv1_0_0_0_we0),
    .d0(grp_convolution1_fix_fu_568_out_0_0_0_d0),
    .q0(conv1_0_0_0_q0)
);

master_fix_max1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 336 ),
    .AddressWidth( 9 ))
max1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max1_V_0_address0),
    .ce0(max1_V_0_ce0),
    .we0(max1_V_0_we0),
    .d0(max1_V_0_d0),
    .q0(max1_V_0_q0),
    .address1(grp_convolution2_fix_fu_602_m_0_0_0_0_address1),
    .ce1(max1_V_0_ce1),
    .q1(max1_V_0_q1)
);

master_fix_conv2_0_0_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 672 ),
    .AddressWidth( 10 ))
conv2_0_0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_0_0_0_address0),
    .ce0(conv2_0_0_0_0_ce0),
    .we0(conv2_0_0_0_0_we0),
    .d0(grp_convolution2_fix_fu_602_out_0_0_0_0_d0),
    .q0(conv2_0_0_0_0_q0)
);

master_fix_max2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 224 ),
    .AddressWidth( 8 ))
max2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max2_V_0_address0),
    .ce0(max2_V_0_ce0),
    .we0(max2_V_0_we0),
    .d0(max2_V_0_d0),
    .q0(max2_V_0_q0)
);

master_fix_den1_V_0 #(
    .DataWidth( 31 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
den1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(den1_V_0_address0),
    .ce0(den1_V_0_ce0),
    .we0(den1_V_0_we0),
    .d0(den1_V_0_d0),
    .q0(den1_V_0_q0)
);

master_fix_convolution1_fix grp_convolution1_fix_fu_568(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution1_fix_fu_568_ap_start),
    .ap_done(grp_convolution1_fix_fu_568_ap_done),
    .ap_idle(grp_convolution1_fix_fu_568_ap_idle),
    .ap_ready(grp_convolution1_fix_fu_568_ap_ready),
    .input_r_address0(grp_convolution1_fix_fu_568_input_r_address0),
    .input_r_ce0(grp_convolution1_fix_fu_568_input_r_ce0),
    .input_r_q0(input_r_q0),
    .input_r_address1(grp_convolution1_fix_fu_568_input_r_address1),
    .input_r_ce1(grp_convolution1_fix_fu_568_input_r_ce1),
    .input_r_q1(input_r_q1),
    .out_0_0_0_address0(grp_convolution1_fix_fu_568_out_0_0_0_address0),
    .out_0_0_0_ce0(grp_convolution1_fix_fu_568_out_0_0_0_ce0),
    .out_0_0_0_we0(grp_convolution1_fix_fu_568_out_0_0_0_we0),
    .out_0_0_0_d0(grp_convolution1_fix_fu_568_out_0_0_0_d0)
);

master_fix_convolution2_fix grp_convolution2_fix_fu_602(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution2_fix_fu_602_ap_start),
    .ap_done(grp_convolution2_fix_fu_602_ap_done),
    .ap_idle(grp_convolution2_fix_fu_602_ap_idle),
    .ap_ready(grp_convolution2_fix_fu_602_ap_ready),
    .m_0_0_0_0_address0(grp_convolution2_fix_fu_602_m_0_0_0_0_address0),
    .m_0_0_0_0_ce0(grp_convolution2_fix_fu_602_m_0_0_0_0_ce0),
    .m_0_0_0_0_q0(max1_V_0_q0),
    .m_0_0_0_0_address1(grp_convolution2_fix_fu_602_m_0_0_0_0_address1),
    .m_0_0_0_0_ce1(grp_convolution2_fix_fu_602_m_0_0_0_0_ce1),
    .m_0_0_0_0_q1(max1_V_0_q1),
    .out_0_0_0_0_address0(grp_convolution2_fix_fu_602_out_0_0_0_0_address0),
    .out_0_0_0_0_ce0(grp_convolution2_fix_fu_602_out_0_0_0_0_ce0),
    .out_0_0_0_0_we0(grp_convolution2_fix_fu_602_out_0_0_0_0_we0),
    .out_0_0_0_0_d0(grp_convolution2_fix_fu_602_out_0_0_0_0_d0)
);

master_fix_master_fix_Pipeline_VITIS_LOOP_324_1 grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start),
    .ap_done(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_done),
    .ap_idle(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_idle),
    .ap_ready(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_ready),
    .den2_V_0_0_05(den2_V_0_3_fu_300),
    .den2_V_0_1_06(den2_V_0_3_1_fu_304),
    .den2_V_0_2_07(den2_V_0_3_2_fu_308),
    .den2_V_0_3_08(den2_V_0_3_3_fu_312),
    .m_V_3_04_out(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_3_04_out),
    .m_V_3_04_out_ap_vld(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_3_04_out_ap_vld),
    .m_V_2_03_out(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_2_03_out),
    .m_V_2_03_out_ap_vld(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_2_03_out_ap_vld),
    .m_V_1_02_out(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_1_02_out),
    .m_V_1_02_out_ap_vld(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_1_02_out_ap_vld),
    .m_V_0_01_out(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_0_01_out),
    .m_V_0_01_out_ap_vld(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_0_01_out_ap_vld)
);

master_fix_master_fix_Pipeline_VITIS_LOOP_335_3 grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start),
    .ap_done(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_done),
    .ap_idle(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_idle),
    .ap_ready(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_ready),
    .m_V_0_01_reload(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_0_01_out),
    .m_V_1_02_reload(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_1_02_out),
    .m_V_2_03_reload(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_2_03_out),
    .m_V_3_04_reload(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_3_04_out),
    .conv_i_i84(sum_V_load_1_reg_1894),
    .out_r_address0(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_address0),
    .out_r_ce0(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_ce0),
    .out_r_we0(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_we0),
    .out_r_d0(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_d0),
    .grp_exp_32_13_s_fu_651_p_din1(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_grp_exp_32_13_s_fu_651_p_din1),
    .grp_exp_32_13_s_fu_651_p_dout0(grp_exp_32_13_s_fu_651_ap_return),
    .grp_exp_32_13_s_fu_651_p_start(grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_grp_exp_32_13_s_fu_651_p_start),
    .grp_exp_32_13_s_fu_651_p_ready(grp_exp_32_13_s_fu_651_ap_ready),
    .grp_exp_32_13_s_fu_651_p_done(grp_exp_32_13_s_fu_651_ap_done),
    .grp_exp_32_13_s_fu_651_p_idle(grp_exp_32_13_s_fu_651_ap_idle)
);

master_fix_exp_32_13_s grp_exp_32_13_s_fu_651(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_13_s_fu_651_ap_start),
    .ap_done(grp_exp_32_13_s_fu_651_ap_done),
    .ap_idle(grp_exp_32_13_s_fu_651_ap_idle),
    .ap_ready(grp_exp_32_13_s_fu_651_ap_ready),
    .x(grp_exp_32_13_s_fu_651_x),
    .ap_return(grp_exp_32_13_s_fu_651_ap_return)
);

master_fix_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U81(
    .din0(mul_fu_753_p0),
    .din1(mul_fu_753_p1),
    .dout(mul_fu_753_p2)
);

master_fix_urem_7ns_3ns_2_11_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_7ns_3ns_2_11_seq_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_771_ap_start),
    .done(grp_fu_771_ap_done),
    .din0(empty_54_fu_741_p1),
    .din1(grp_fu_771_p1),
    .ce(1'b1),
    .dout(grp_fu_771_p2)
);

master_fix_mul_21s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_21s_32s_51_1_1_U83(
    .din0(firstDense_f_V_q0),
    .din1(max2_V_0_q0),
    .dout(r_V_4_fu_1180_p2)
);

master_fix_mux_42_32_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_x_U84(
    .din0(32'd4294219364),
    .din1(32'd571519),
    .din2(32'd4294334405),
    .din3(32'd4294870381),
    .din4(trunc_ln1171_1_fu_1261_p1),
    .dout(tmp_fu_1285_p6)
);

master_fix_mul_19s_31ns_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 50 ))
mul_19s_31ns_50_1_1_U85(
    .din0(secondDense_f_V_q0),
    .din1(r_V_5_fu_1388_p1),
    .dout(r_V_5_fu_1388_p2)
);

master_fix_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U86(
    .din0(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_0_01_out),
    .din1(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_1_02_out),
    .din2(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_2_03_out),
    .din3(grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_m_V_3_04_out),
    .din4(x_V_fu_1501_p5),
    .dout(x_V_fu_1501_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution1_fix_fu_568_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_convolution1_fix_fu_568_ap_start_reg <= 1'b1;
        end else if ((grp_convolution1_fix_fu_568_ap_ready == 1'b1)) begin
            grp_convolution1_fix_fu_568_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution2_fix_fu_602_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln250_fu_686_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_convolution2_fix_fu_602_ap_start_reg <= 1'b1;
        end else if ((grp_convolution2_fix_fu_602_ap_ready == 1'b1)) begin
            grp_convolution2_fix_fu_602_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_13_s_fu_651_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state36) & (1'b1 == ap_CS_fsm_state35))) begin
            grp_exp_32_13_s_fu_651_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_13_s_fu_651_ap_ready == 1'b1)) begin
            grp_exp_32_13_s_fu_651_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln311_fu_1273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
            grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start_reg <= 1'b1;
        end else if ((grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_ready == 1'b1)) begin
            grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln330_fu_1485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
            grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start_reg <= 1'b1;
        end else if ((grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_ready == 1'b1)) begin
            grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_i_i_i_lcssa_lcssa7_i_reg_514 <= sext_ln293_fu_1066_p1;
    end else if (((icmp_ln297_fu_1160_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        add_i_i_i_lcssa_lcssa7_i_reg_514 <= lhs_2_reg_535;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln250_fu_686_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        d_1_fu_288 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln272_fu_915_p2 == 1'd1))) begin
        d_1_fu_288 <= add_ln270_reg_1652;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln270_fu_880_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        d_2_fu_292 <= 5'd0;
    end else if (((icmp_ln293_fu_1095_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        d_2_fu_292 <= add_ln290_reg_1703;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln290_fu_1049_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        d_3_fu_296 <= 3'd0;
    end else if (((icmp_ln314_fu_1344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        d_3_fu_296 <= add_ln311_reg_1807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_fu_248 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln254_fu_765_p2 == 1'd1) | (icmp_ln252_fu_729_p2 == 1'd1)))) begin
        d_fu_248 <= add_ln250_reg_1570;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_1273_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        den2_V_0_0_reg_558 <= tmp_fu_1285_p6;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        den2_V_0_0_reg_558 <= add_ln415_fu_1464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_55_reg_448 <= max1_V_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_55_reg_448 <= select_ln260_fu_861_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln293_fu_1095_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        h_reg_524 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        h_reg_524 <= add_ln297_reg_1785;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln270_fu_880_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        i_1_reg_470 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_1_reg_470 <= add_ln272_reg_1672;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i_2_reg_503 <= 4'd0;
    end else if (((icmp_ln297_fu_1160_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        i_2_reg_503 <= add_ln293_reg_1767;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_1273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        i_3_fu_320 <= 3'd0;
    end else if (((icmp_ln330_fu_1485_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        i_3_fu_320 <= add_ln330_fu_1491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_1273_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        i_4_reg_547 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        i_4_reg_547 <= add_ln314_reg_1859;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln250_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_reg_437 <= 8'd0;
    end else if (((icmp_ln258_fu_843_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        i_reg_437 <= add_ln252_reg_1590;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        j_reg_459 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        j_reg_459 <= add_ln258_reg_1629;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln293_fu_1095_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        lhs_2_reg_535 <= add_i_i_i_lcssa_lcssa7_i_reg_514;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        lhs_2_reg_535 <= add_ln415_1_fu_1252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln270_fu_880_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        phi_mul_reg_481 <= 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        phi_mul_reg_481 <= next_mul_reg_1677;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln270_fu_880_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        phi_urem_reg_492 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        phi_urem_reg_492 <= select_ln1548_reg_1690;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_1273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        sum_V_fu_316 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        sum_V_fu_316 <= sum_V_1_fu_1516_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln250_reg_1570 <= add_ln250_fu_692_p2;
        zext_ln250_1_reg_1562[3 : 0] <= zext_ln250_1_fu_682_p1[3 : 0];
        zext_ln250_reg_1557[3 : 0] <= zext_ln250_fu_678_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln252_reg_1590 <= add_ln252_fu_735_p2;
        zext_ln252_reg_1582[10 : 0] <= zext_ln252_fu_725_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln254_fu_765_p2 == 1'd0) & (icmp_ln252_fu_729_p2 == 1'd0))) begin
        add_ln256_reg_1603 <= add_ln256_fu_795_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln258_reg_1629 <= add_ln258_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln270_reg_1652 <= add_ln270_fu_886_p2;
        zext_ln270_1_reg_1644[4 : 0] <= zext_ln270_1_fu_876_p1[4 : 0];
        zext_ln270_reg_1639[4 : 0] <= zext_ln270_fu_872_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln272_reg_1672 <= add_ln272_fu_921_p2;
        conv2_0_0_0_0_addr_reg_1664 <= zext_ln1548_2_fu_910_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln290_reg_1703 <= add_ln290_fu_1055_p2;
        sub_ln1171_reg_1695[7 : 1] <= sub_ln1171_fu_1043_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln293_reg_1767 <= add_ln293_fu_1101_p2;
        tmp_11_cast_reg_1754[11 : 4] <= tmp_11_cast_fu_1079_p3[11 : 4];
        tmp_s_reg_1759[7 : 4] <= tmp_s_fu_1087_p3[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln297_reg_1785 <= add_ln297_fu_1166_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        add_ln311_reg_1807 <= add_ln311_fu_1279_p2;
        tmp_9_cast_reg_1799[5 : 4] <= tmp_9_cast_fu_1265_p3[5 : 4];
        trunc_ln1171_1_reg_1795 <= trunc_ln1171_1_fu_1261_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln314_reg_1859 <= add_ln314_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln290_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        den1_V_0_addr_reg_1713 <= zext_ln290_fu_1013_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln314_fu_1344_p2 == 1'd1) & (trunc_ln1171_1_reg_1795 == 2'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        den2_V_0_3_1_fu_304 <= den2_V_0_0_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln314_fu_1344_p2 == 1'd1) & (trunc_ln1171_1_reg_1795 == 2'd2) & (1'b1 == ap_CS_fsm_state30))) begin
        den2_V_0_3_2_fu_308 <= den2_V_0_0_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln314_fu_1344_p2 == 1'd1) & (trunc_ln1171_1_reg_1795 == 2'd3) & (1'b1 == ap_CS_fsm_state30))) begin
        den2_V_0_3_3_fu_312 <= den2_V_0_0_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln314_fu_1344_p2 == 1'd1) & (trunc_ln1171_1_reg_1795 == 2'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        den2_V_0_3_fu_300 <= den2_V_0_0_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        max1_V_0_addr_reg_1611 <= zext_ln256_fu_814_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln272_fu_915_p2 == 1'd0))) begin
        max2_V_0_addr_reg_1685 <= zext_ln276_fu_966_p1;
        next_mul_reg_1677 <= next_mul_fu_927_p2;
        select_ln1548_reg_1690 <= select_ln1548_fu_983_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        op2_V_reg_1899 <= grp_exp_32_13_s_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln330_fu_1485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        sum_V_load_1_reg_1894 <= sum_V_fu_316;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln330_fu_1485_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        x_V_reg_1889 <= x_V_fu_1501_p6;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_convolution2_fix_fu_602_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_convolution1_fix_fu_568_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        conv1_0_0_0_address0 = zext_ln1548_4_fu_838_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_0_0_0_address0 = grp_convolution1_fix_fu_568_out_0_0_0_address0;
    end else begin
        conv1_0_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        conv1_0_0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_0_0_0_ce0 = grp_convolution1_fix_fu_568_out_0_0_0_ce0;
    end else begin
        conv1_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_0_0_0_we0 = grp_convolution1_fix_fu_568_out_0_0_0_we0;
    end else begin
        conv1_0_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv2_0_0_0_0_address0 = conv2_0_0_0_0_addr_reg_1664;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_0_0_0_0_address0 = grp_convolution2_fix_fu_602_out_0_0_0_0_address0;
    end else begin
        conv2_0_0_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv2_0_0_0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_0_0_0_0_ce0 = grp_convolution2_fix_fu_602_out_0_0_0_0_ce0;
    end else begin
        conv2_0_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_0_0_0_0_we0 = grp_convolution2_fix_fu_602_out_0_0_0_0_we0;
    end else begin
        conv2_0_0_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        den1_V_0_address0 = zext_ln736_fu_1325_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        den1_V_0_address0 = den1_V_0_addr_reg_1713;
    end else begin
        den1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26))) begin
        den1_V_0_ce0 = 1'b1;
    end else begin
        den1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln293_fu_1095_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        den1_V_0_we0 = 1'b1;
    end else begin
        den1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        firstDense_f_V_ce0 = 1'b1;
    end else begin
        firstDense_f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_exp_32_13_s_fu_651_ap_start = grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_grp_exp_32_13_s_fu_651_p_start;
    end else begin
        grp_exp_32_13_s_fu_651_ap_start = grp_exp_32_13_s_fu_651_ap_start_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_exp_32_13_s_fu_651_x = grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_grp_exp_32_13_s_fu_651_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_exp_32_13_s_fu_651_x = x_V_reg_1889;
    end else begin
        grp_exp_32_13_s_fu_651_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln254_fu_765_p2 == 1'd0) & (icmp_ln252_fu_729_p2 == 1'd0))) begin
        grp_fu_771_ap_start = 1'b1;
    end else begin
        grp_fu_771_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state17))) begin
        max1_V_0_address0 = max1_V_0_addr_reg_1611;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max1_V_0_address0 = zext_ln256_fu_814_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        max1_V_0_address0 = grp_convolution2_fix_fu_602_m_0_0_0_0_address0;
    end else begin
        max1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14))) begin
        max1_V_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        max1_V_0_ce0 = grp_convolution2_fix_fu_602_m_0_0_0_0_ce0;
    end else begin
        max1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        max1_V_0_ce1 = grp_convolution2_fix_fu_602_m_0_0_0_0_ce1;
    end else begin
        max1_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        max1_V_0_d0 = empty_55_reg_448;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max1_V_0_d0 = 32'd0;
    end else begin
        max1_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln255_fu_808_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln258_fu_843_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        max1_V_0_we0 = 1'b1;
    end else begin
        max1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        max2_V_0_address0 = zext_ln1169_fu_1155_p1;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23))) begin
        max2_V_0_address0 = max2_V_0_addr_reg_1685;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        max2_V_0_address0 = zext_ln276_fu_966_p1;
    end else begin
        max2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21))) begin
        max2_V_0_ce0 = 1'b1;
    end else begin
        max2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        max2_V_0_d0 = select_ln280_fu_1001_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        max2_V_0_d0 = 32'd0;
    end else begin
        max2_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((icmp_ln275_fu_937_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln272_fu_915_p2 == 1'd0)))) begin
        max2_V_0_we0 = 1'b1;
    end else begin
        max2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        secondDense_f_V_ce0 = 1'b1;
    end else begin
        secondDense_f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        thirdBias_f_V_ce0 = 1'b1;
    end else begin
        thirdBias_f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_convolution1_fix_fu_568_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln250_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln254_fu_765_p2 == 1'd1) | (icmp_ln252_fu_729_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln258_fu_843_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_convolution2_fix_fu_602_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln270_fu_880_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln272_fu_915_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln290_fu_1049_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln293_fu_1095_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln297_fu_1160_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln311_fu_1273_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln314_fu_1344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln330_fu_1485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_fu_1150_p2 = (tmp_s_reg_1759 + zext_ln1171_4_fu_1132_p1);

assign add_ln1171_1_fu_1334_p2 = (tmp_9_cast_reg_1799 + zext_ln1171_2_fu_1330_p1);

assign add_ln1171_2_fu_1140_p2 = (tmp_11_cast_reg_1754 + zext_ln1171_5_fu_1136_p1);

assign add_ln1171_fu_1074_p2 = (sub_ln1171_reg_1695 + zext_ln1171_1_fu_1070_p1);

assign add_ln1548_1_fu_822_p2 = (zext_ln252_reg_1582 + zext_ln1548_3_fu_818_p1);

assign add_ln1548_2_fu_833_p2 = (shl_ln1548_fu_827_p2 + zext_ln250_reg_1557);

assign add_ln1548_3_fu_971_p2 = (phi_urem_reg_492 + 6'd1);

assign add_ln1548_fu_905_p2 = (tmp_4_fu_897_p3 + zext_ln270_1_reg_1644);

assign add_ln250_fu_692_p2 = (d_fu_248 + 4'd1);

assign add_ln252_fu_735_p2 = (i_reg_437 + 8'd1);

assign add_ln254_fu_759_p2 = ($signed(i_cast_cast_fu_745_p1) + $signed(8'd130));

assign add_ln256_fu_795_p2 = (tmp_6_cast_fu_787_p3 + zext_ln250_1_reg_1562);

assign add_ln258_fu_849_p2 = (j_reg_459 + 2'd1);

assign add_ln270_fu_886_p2 = (d_1_fu_288 + 5'd1);

assign add_ln272_fu_921_p2 = (i_1_reg_470 + 6'd1);

assign add_ln276_fu_961_p2 = (tmp_8_cast_fu_953_p3 + zext_ln270_reg_1639);

assign add_ln290_fu_1055_p2 = (d_2_fu_292 + 5'd1);

assign add_ln293_fu_1101_p2 = (i_2_reg_503 + 4'd1);

assign add_ln297_fu_1166_p2 = (h_reg_524 + 5'd1);

assign add_ln311_fu_1279_p2 = (d_3_fu_296 + 3'd1);

assign add_ln314_fu_1350_p2 = (i_4_reg_547 + 5'd1);

assign add_ln330_fu_1491_p2 = (i_3_fu_320 + 3'd1);

assign add_ln415_1_fu_1252_p2 = (p_Val2_3_fu_1200_p4 + zext_ln415_1_fu_1248_p1);

assign add_ln415_fu_1464_p2 = (p_Val2_1_fu_1412_p4 + zext_ln415_fu_1460_p1);

assign and_ln412_1_fu_1242_p2 = (p_Result_3_fu_1218_p3 & or_ln412_1_fu_1236_p2);

assign and_ln412_fu_1454_p2 = (p_Result_4_fu_1430_p3 & or_ln412_fu_1448_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_NS_fsm_state36 = ap_NS_fsm[32'd35];

assign den1_V_0_d0 = ((tmp_6_fu_1111_p3[0:0] == 1'b1) ? 31'd0 : trunc_ln293_fu_1107_p1);

assign empty_54_fu_741_p1 = i_reg_437[6:0];

assign firstDense_f_V_address0 = zext_ln1171_6_fu_1145_p1;

assign grp_convolution1_fix_fu_568_ap_start = grp_convolution1_fix_fu_568_ap_start_reg;

assign grp_convolution2_fix_fu_602_ap_start = grp_convolution2_fix_fu_602_ap_start_reg;

assign grp_fu_771_p1 = 7'd3;

assign grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start = grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start_reg;

assign grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start = grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start_reg;

assign i_cast_cast_fu_745_p1 = empty_54_fu_741_p1;

assign icmp_ln1548_1_fu_995_p2 = (($signed(max2_V_0_q0) < $signed(conv2_0_0_0_0_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_2_fu_855_p2 = (($signed(empty_55_reg_448) < $signed(conv1_0_0_0_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_fu_977_p2 = ((add_ln1548_3_fu_971_p2 < 6'd3) ? 1'b1 : 1'b0);

assign icmp_ln250_fu_686_p2 = ((d_fu_248 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_729_p2 = ((i_reg_437 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln254_fu_765_p2 = ((add_ln254_fu_759_p2 < 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_808_p2 = ((trunc_ln255_fu_804_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln258_fu_843_p2 = ((j_reg_459 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln270_fu_880_p2 = ((d_1_fu_288 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_915_p2 = ((i_1_reg_470 == 6'd42) ? 1'b1 : 1'b0);

assign icmp_ln275_fu_937_p2 = ((trunc_ln275_fu_933_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_1049_p2 = ((d_2_fu_292 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_1095_p2 = ((i_2_reg_503 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_1160_p2 = ((h_reg_524 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln311_fu_1273_p2 = ((d_3_fu_296 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_1344_p2 = ((i_4_reg_547 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln330_fu_1485_p2 = ((i_3_fu_320 == 3'd4) ? 1'b1 : 1'b0);

assign input_r_address0 = grp_convolution1_fix_fu_568_input_r_address0;

assign input_r_address1 = grp_convolution1_fix_fu_568_input_r_address1;

assign input_r_ce0 = grp_convolution1_fix_fu_568_input_r_ce0;

assign input_r_ce1 = grp_convolution1_fix_fu_568_input_r_ce1;

assign lhs_1_fu_1394_p3 = {{den2_V_0_0_reg_558}, {19'd0}};

assign lhs_3_fu_1186_p3 = {{lhs_2_reg_535}, {19'd0}};

assign mul_fu_753_p0 = mul_fu_753_p00;

assign mul_fu_753_p00 = empty_54_fu_741_p1;

assign mul_fu_753_p1 = 15'd171;

assign next_mul_fu_927_p2 = (phi_mul_reg_481 + 12'd86);

assign or_ln412_1_fu_1236_p2 = (r_1_fu_1230_p2 | p_Result_2_fu_1210_p3);

assign or_ln412_fu_1448_p2 = (r_fu_1442_p2 | p_Result_s_fu_1422_p3);

assign out_r_address0 = grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_address0;

assign out_r_ce0 = grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_ce0;

assign out_r_d0 = grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_d0;

assign out_r_we0 = grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_out_r_we0;

assign p_Result_2_fu_1210_p3 = ret_V_fu_1194_p2[32'd19];

assign p_Result_3_fu_1218_p3 = ret_V_fu_1194_p2[32'd18];

assign p_Result_4_fu_1430_p3 = r_V_5_fu_1388_p2[32'd18];

assign p_Result_s_fu_1422_p3 = ret_V_2_fu_1406_p2[32'd19];

assign p_Val2_1_fu_1412_p4 = {{ret_V_2_fu_1406_p2[50:19]}};

assign p_Val2_3_fu_1200_p4 = {{ret_V_fu_1194_p2[50:19]}};

assign r_1_fu_1230_p2 = ((trunc_ln727_1_fu_1226_p1 != 18'd0) ? 1'b1 : 1'b0);

assign r_V_5_fu_1388_p1 = r_V_5_fu_1388_p10;

assign r_V_5_fu_1388_p10 = den1_V_0_q0;

assign r_fu_1442_p2 = ((trunc_ln727_fu_1438_p1 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_2_fu_1406_p2 = ($signed(lhs_1_fu_1394_p3) + $signed(sext_ln1245_fu_1402_p1));

assign ret_V_fu_1194_p2 = (lhs_3_fu_1186_p3 + r_V_4_fu_1180_p2);

assign secondDense_f_V_address0 = zext_ln1171_3_fu_1339_p1;

assign select_ln1548_fu_983_p3 = ((icmp_ln1548_fu_977_p2[0:0] == 1'b1) ? add_ln1548_3_fu_971_p2 : 6'd0);

assign select_ln260_fu_861_p3 = ((icmp_ln1548_2_fu_855_p2[0:0] == 1'b1) ? conv1_0_0_0_q0 : empty_55_reg_448);

assign select_ln280_fu_1001_p3 = ((icmp_ln1548_1_fu_995_p2[0:0] == 1'b1) ? conv2_0_0_0_0_q0 : max2_V_0_q0);

assign sext_ln1245_fu_1402_p1 = r_V_5_fu_1388_p2;

assign sext_ln293_fu_1066_p1 = $signed(thirdBias_f_V_q0);

assign shl_ln1548_fu_827_p2 = add_ln1548_1_fu_822_p2 << 12'd3;

assign sub_ln1171_fu_1043_p2 = (tmp_2_cast_fu_1023_p3 - zext_ln1171_fu_1039_p1);

assign sub_ln1548_fu_719_p2 = (zext_ln1548_1_fu_715_p1 - zext_ln1548_fu_703_p1);

assign sum_V_1_fu_1516_p2 = (op2_V_reg_1899 + sum_V_fu_316);

assign thirdBias_f_V_address0 = zext_ln290_fu_1013_p1;

assign tmp_11_cast_fu_1079_p3 = {{add_ln1171_fu_1074_p2}, {4'd0}};

assign tmp_1_fu_707_p3 = {{i_reg_437}, {2'd0}};

assign tmp_2_cast_fu_1023_p3 = {{trunc_ln1171_fu_1019_p1}, {4'd0}};

assign tmp_2_fu_777_p4 = {{mul_fu_753_p2[14:9]}};

assign tmp_3_fu_1031_p3 = {{d_2_fu_292}, {1'd0}};

assign tmp_4_fu_897_p3 = {{i_1_reg_470}, {4'd0}};

assign tmp_5_fu_943_p4 = {{phi_mul_reg_481[11:8]}};

assign tmp_6_cast_fu_787_p3 = {{tmp_2_fu_777_p4}, {3'd0}};

assign tmp_6_fu_1111_p3 = add_i_i_i_lcssa_lcssa7_i_reg_514[32'd31];

assign tmp_8_cast_fu_953_p3 = {{tmp_5_fu_943_p4}, {4'd0}};

assign tmp_9_cast_fu_1265_p3 = {{trunc_ln1171_1_fu_1261_p1}, {4'd0}};

assign tmp_s_fu_1087_p3 = {{i_2_reg_503}, {4'd0}};

assign trunc_ln1171_1_fu_1261_p1 = d_3_fu_296[1:0];

assign trunc_ln1171_fu_1019_p1 = d_2_fu_292[3:0];

assign trunc_ln255_fu_804_p1 = grp_fu_771_p2[1:0];

assign trunc_ln275_fu_933_p1 = phi_urem_reg_492[1:0];

assign trunc_ln293_fu_1107_p1 = add_i_i_i_lcssa_lcssa7_i_reg_514[30:0];

assign trunc_ln727_1_fu_1226_p1 = r_V_4_fu_1180_p2[17:0];

assign trunc_ln727_fu_1438_p1 = r_V_5_fu_1388_p2[17:0];

assign x_V_fu_1501_p5 = i_3_fu_320[1:0];

assign zext_ln1169_fu_1155_p1 = add_ln1169_fu_1150_p2;

assign zext_ln1171_1_fu_1070_p1 = i_2_reg_503;

assign zext_ln1171_2_fu_1330_p1 = i_4_reg_547;

assign zext_ln1171_3_fu_1339_p1 = add_ln1171_1_fu_1334_p2;

assign zext_ln1171_4_fu_1132_p1 = h_reg_524;

assign zext_ln1171_5_fu_1136_p1 = h_reg_524;

assign zext_ln1171_6_fu_1145_p1 = add_ln1171_2_fu_1140_p2;

assign zext_ln1171_fu_1039_p1 = tmp_3_fu_1031_p3;

assign zext_ln1548_1_fu_715_p1 = tmp_1_fu_707_p3;

assign zext_ln1548_2_fu_910_p1 = add_ln1548_fu_905_p2;

assign zext_ln1548_3_fu_818_p1 = j_reg_459;

assign zext_ln1548_4_fu_838_p1 = add_ln1548_2_fu_833_p2;

assign zext_ln1548_fu_703_p1 = i_reg_437;

assign zext_ln250_1_fu_682_p1 = d_fu_248;

assign zext_ln250_fu_678_p1 = d_fu_248;

assign zext_ln252_fu_725_p1 = sub_ln1548_fu_719_p2;

assign zext_ln256_fu_814_p1 = add_ln256_reg_1603;

assign zext_ln270_1_fu_876_p1 = d_1_fu_288;

assign zext_ln270_fu_872_p1 = d_1_fu_288;

assign zext_ln276_fu_966_p1 = add_ln276_fu_961_p2;

assign zext_ln290_fu_1013_p1 = d_2_fu_292;

assign zext_ln415_1_fu_1248_p1 = and_ln412_1_fu_1242_p2;

assign zext_ln415_fu_1460_p1 = and_ln412_fu_1454_p2;

assign zext_ln736_fu_1325_p1 = i_4_reg_547;

always @ (posedge ap_clk) begin
    zext_ln250_reg_1557[11:4] <= 8'b00000000;
    zext_ln250_1_reg_1562[8:4] <= 5'b00000;
    zext_ln252_reg_1582[11] <= 1'b0;
    zext_ln270_reg_1639[7:5] <= 3'b000;
    zext_ln270_1_reg_1644[9:5] <= 5'b00000;
    sub_ln1171_reg_1695[0] <= 1'b0;
    tmp_11_cast_reg_1754[3:0] <= 4'b0000;
    tmp_s_reg_1759[3:0] <= 4'b0000;
    tmp_9_cast_reg_1799[3:0] <= 4'b0000;
end

endmodule //master_fix
