// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [47:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [55:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
wire   [0:0] icmp_ln249_fu_910_p2;
wire   [0:0] icmp_ln253_fu_922_p2;
reg    ap_predicate_op99_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [0:0] icmp_ln249_reg_3055;
reg   [0:0] icmp_ln249_reg_3055_pp0_iter4_reg;
reg   [0:0] icmp_ln290_reg_3204;
reg   [0:0] icmp_ln290_reg_3204_pp0_iter4_reg;
reg    ap_predicate_op601_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
wire    ap_CS_iter5_fsm_state6;
reg    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] p_ZL7threshs_0_0_address0;
reg    p_ZL7threshs_0_0_ce0;
wire   [5:0] p_ZL7threshs_0_0_q0;
wire   [4:0] p_ZL7threshs_0_1_address0;
reg    p_ZL7threshs_0_1_ce0;
wire   [6:0] p_ZL7threshs_0_1_q0;
wire   [4:0] p_ZL7threshs_0_2_address0;
reg    p_ZL7threshs_0_2_ce0;
wire   [7:0] p_ZL7threshs_0_2_q0;
wire   [4:0] p_ZL7threshs_0_3_address0;
reg    p_ZL7threshs_0_3_ce0;
wire   [8:0] p_ZL7threshs_0_3_q0;
wire   [4:0] p_ZL7threshs_0_4_address0;
reg    p_ZL7threshs_0_4_ce0;
wire   [8:0] p_ZL7threshs_0_4_q0;
wire   [4:0] p_ZL7threshs_0_5_address0;
reg    p_ZL7threshs_0_5_ce0;
wire   [8:0] p_ZL7threshs_0_5_q0;
wire   [4:0] p_ZL7threshs_0_6_address0;
reg    p_ZL7threshs_0_6_ce0;
wire   [9:0] p_ZL7threshs_0_6_q0;
wire   [4:0] p_ZL7threshs_0_7_address0;
reg    p_ZL7threshs_0_7_ce0;
wire   [9:0] p_ZL7threshs_0_7_q0;
wire   [4:0] p_ZL7threshs_0_8_address0;
reg    p_ZL7threshs_0_8_ce0;
wire   [9:0] p_ZL7threshs_0_8_q0;
wire   [4:0] p_ZL7threshs_0_9_address0;
reg    p_ZL7threshs_0_9_ce0;
wire   [9:0] p_ZL7threshs_0_9_q0;
wire   [4:0] p_ZL7threshs_0_10_address0;
reg    p_ZL7threshs_0_10_ce0;
wire   [9:0] p_ZL7threshs_0_10_q0;
wire   [4:0] p_ZL7threshs_0_11_address0;
reg    p_ZL7threshs_0_11_ce0;
wire   [9:0] p_ZL7threshs_0_11_q0;
wire   [4:0] p_ZL7threshs_0_12_address0;
reg    p_ZL7threshs_0_12_ce0;
wire   [10:0] p_ZL7threshs_0_12_q0;
wire   [4:0] p_ZL7threshs_0_13_address0;
reg    p_ZL7threshs_0_13_ce0;
wire   [10:0] p_ZL7threshs_0_13_q0;
wire   [4:0] p_ZL7threshs_0_14_address0;
reg    p_ZL7threshs_0_14_ce0;
wire   [10:0] p_ZL7threshs_0_14_q0;
wire   [4:0] p_ZL7threshs_1_0_address0;
reg    p_ZL7threshs_1_0_ce0;
wire   [6:0] p_ZL7threshs_1_0_q0;
wire   [4:0] p_ZL7threshs_1_1_address0;
reg    p_ZL7threshs_1_1_ce0;
wire   [6:0] p_ZL7threshs_1_1_q0;
wire   [4:0] p_ZL7threshs_1_2_address0;
reg    p_ZL7threshs_1_2_ce0;
wire   [7:0] p_ZL7threshs_1_2_q0;
wire   [4:0] p_ZL7threshs_1_3_address0;
reg    p_ZL7threshs_1_3_ce0;
wire   [7:0] p_ZL7threshs_1_3_q0;
wire   [4:0] p_ZL7threshs_1_4_address0;
reg    p_ZL7threshs_1_4_ce0;
wire   [8:0] p_ZL7threshs_1_4_q0;
wire   [4:0] p_ZL7threshs_1_5_address0;
reg    p_ZL7threshs_1_5_ce0;
wire   [8:0] p_ZL7threshs_1_5_q0;
wire   [4:0] p_ZL7threshs_1_6_address0;
reg    p_ZL7threshs_1_6_ce0;
wire   [8:0] p_ZL7threshs_1_6_q0;
wire   [4:0] p_ZL7threshs_1_7_address0;
reg    p_ZL7threshs_1_7_ce0;
wire   [8:0] p_ZL7threshs_1_7_q0;
wire   [4:0] p_ZL7threshs_1_8_address0;
reg    p_ZL7threshs_1_8_ce0;
wire   [9:0] p_ZL7threshs_1_8_q0;
wire   [4:0] p_ZL7threshs_1_9_address0;
reg    p_ZL7threshs_1_9_ce0;
wire   [9:0] p_ZL7threshs_1_9_q0;
wire   [4:0] p_ZL7threshs_1_10_address0;
reg    p_ZL7threshs_1_10_ce0;
wire   [9:0] p_ZL7threshs_1_10_q0;
wire   [4:0] p_ZL7threshs_1_11_address0;
reg    p_ZL7threshs_1_11_ce0;
wire   [9:0] p_ZL7threshs_1_11_q0;
wire   [4:0] p_ZL7threshs_1_12_address0;
reg    p_ZL7threshs_1_12_ce0;
wire   [9:0] p_ZL7threshs_1_12_q0;
wire   [4:0] p_ZL7threshs_1_13_address0;
reg    p_ZL7threshs_1_13_ce0;
wire   [9:0] p_ZL7threshs_1_13_q0;
wire   [4:0] p_ZL7threshs_1_14_address0;
reg    p_ZL7threshs_1_14_ce0;
wire   [9:0] p_ZL7threshs_1_14_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
reg   [31:0] nf_2_reg_3050;
reg   [31:0] nf_2_reg_3050_pp0_iter1_reg;
reg   [31:0] nf_2_reg_3050_pp0_iter2_reg;
reg   [31:0] nf_2_reg_3050_pp0_iter3_reg;
wire   [0:0] icmp_ln249_reg_3055_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_3055_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_3055_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_3055_pp0_iter3_reg;
wire   [44:0] tmp_fu_1028_p34;
wire   [44:0] inElem_fu_1098_p1;
wire   [4:0] trunc_ln257_fu_1102_p1;
wire   [0:0] icmp_ln272_fu_1266_p2;
reg   [0:0] icmp_ln272_reg_3108;
reg   [0:0] icmp_ln272_reg_3108_pp0_iter1_reg;
reg   [0:0] icmp_ln272_reg_3108_pp0_iter2_reg;
reg   [0:0] icmp_ln272_reg_3108_pp0_iter3_reg;
wire   [2:0] local_temp_V_18_fu_1272_p1;
reg   [2:0] local_temp_V_18_reg_3114;
reg   [2:0] local_temp_V_19_reg_3119;
reg   [2:0] local_temp_V_19_reg_3119_pp0_iter1_reg;
reg   [2:0] local_temp_V_19_reg_3119_pp0_iter2_reg;
reg   [2:0] local_temp_V_20_reg_3124;
reg   [2:0] local_temp_V_20_reg_3124_pp0_iter1_reg;
reg   [2:0] local_temp_V_21_reg_3129;
reg   [2:0] local_temp_V_21_reg_3129_pp0_iter1_reg;
reg   [2:0] local_temp_V_21_reg_3129_pp0_iter2_reg;
reg   [2:0] local_temp_V_22_reg_3134;
reg   [2:0] local_temp_V_23_reg_3139;
reg   [2:0] local_temp_V_23_reg_3139_pp0_iter1_reg;
reg   [2:0] local_temp_V_23_reg_3139_pp0_iter2_reg;
reg   [2:0] local_temp_V_24_reg_3144;
reg   [2:0] local_temp_V_24_reg_3144_pp0_iter1_reg;
reg   [2:0] local_temp_V_25_reg_3149;
reg   [2:0] local_temp_V_25_reg_3149_pp0_iter1_reg;
reg   [2:0] local_temp_V_26_reg_3154;
reg   [2:0] local_temp_V_reg_3159;
reg   [2:0] local_temp_V_9_reg_3164;
reg   [2:0] local_temp_V_9_reg_3164_pp0_iter1_reg;
reg   [2:0] local_temp_V_9_reg_3164_pp0_iter2_reg;
reg   [2:0] local_temp_V_11_reg_3169;
reg   [2:0] local_temp_V_11_reg_3169_pp0_iter1_reg;
reg   [2:0] local_temp_V_12_reg_3174;
reg   [2:0] local_temp_V_12_reg_3174_pp0_iter1_reg;
reg   [2:0] local_temp_V_12_reg_3174_pp0_iter2_reg;
reg   [2:0] local_temp_V_13_reg_3179;
reg   [2:0] local_temp_V_14_reg_3184;
reg   [2:0] local_temp_V_14_reg_3184_pp0_iter1_reg;
reg   [2:0] local_temp_V_14_reg_3184_pp0_iter2_reg;
reg   [2:0] local_temp_V_15_reg_3189;
reg   [2:0] local_temp_V_15_reg_3189_pp0_iter1_reg;
reg   [2:0] local_temp_V_16_reg_3194;
reg   [2:0] local_temp_V_16_reg_3194_pp0_iter1_reg;
reg   [2:0] local_temp_V_17_reg_3199;
wire   [0:0] icmp_ln290_fu_1452_p2;
reg   [0:0] icmp_ln290_reg_3204_pp0_iter1_reg;
reg   [0:0] icmp_ln290_reg_3204_pp0_iter2_reg;
reg   [0:0] icmp_ln290_reg_3204_pp0_iter3_reg;
wire  signed [7:0] sext_ln1494_fu_1505_p1;
reg   [4:0] r_V_1_reg_3219;
reg   [4:0] r_V_1_reg_3219_pp0_iter2_reg;
reg   [4:0] r_V_2_reg_3224;
reg   [4:0] r_V_3_reg_3229;
reg   [4:0] r_V_3_reg_3229_pp0_iter2_reg;
wire  signed [7:0] sext_ln1494_4_fu_1552_p1;
reg   [4:0] r_V_5_reg_3245;
reg   [4:0] r_V_5_reg_3245_pp0_iter2_reg;
reg   [4:0] r_V_6_reg_3250;
reg   [4:0] r_V_7_reg_3255;
wire  signed [7:0] sext_ln1494_8_fu_1599_p1;
wire  signed [7:0] sext_ln1494_2_fu_1615_p1;
wire  signed [7:0] sext_ln1494_6_fu_1621_p1;
wire  signed [7:0] sext_ln1494_7_fu_1627_p1;
wire  signed [8:0] grp_fu_2718_p3;
reg  signed [8:0] add_ln840_4_reg_3379;
wire  signed [8:0] grp_fu_2744_p3;
reg  signed [8:0] add_ln840_13_reg_3394;
wire   [44:0] ap_phi_reg_pp0_iter0_inElem_1_reg_815;
reg   [44:0] ap_phi_reg_pp0_iter1_inElem_1_reg_815;
wire   [63:0] idxprom2_i_fu_1758_p1;
reg   [31:0] sf_fu_258;
wire   [31:0] sf_2_fu_1446_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [22:0] i_fu_262;
wire   [22:0] i_2_fu_916_p2;
reg   [22:0] ap_sig_allocacmp_i_1;
reg   [13:0] accu_V_fu_266;
wire   [13:0] accu_V_4_fu_1815_p2;
reg   [13:0] ap_sig_allocacmp_accu_V_load;
reg   [13:0] accu_V_1_fu_270;
wire   [13:0] accu_V_5_fu_1845_p2;
reg   [13:0] ap_sig_allocacmp_accu_V_1_load;
reg   [44:0] inputBuf_V_fu_274;
reg   [44:0] inputBuf_V_1_fu_278;
reg   [44:0] inputBuf_V_2_fu_282;
reg   [44:0] inputBuf_V_3_fu_286;
reg   [44:0] inputBuf_V_4_fu_290;
reg   [44:0] inputBuf_V_5_fu_294;
reg   [44:0] inputBuf_V_6_fu_298;
reg   [44:0] inputBuf_V_7_fu_302;
reg   [44:0] inputBuf_V_8_fu_306;
reg   [44:0] inputBuf_V_9_fu_310;
reg   [44:0] inputBuf_V_10_fu_314;
reg   [44:0] inputBuf_V_11_fu_318;
reg   [44:0] inputBuf_V_12_fu_322;
reg   [44:0] inputBuf_V_13_fu_326;
reg   [44:0] inputBuf_V_14_fu_330;
reg   [44:0] inputBuf_V_15_fu_334;
reg   [44:0] inputBuf_V_16_fu_338;
reg   [44:0] inputBuf_V_17_fu_342;
reg   [44:0] inputBuf_V_18_fu_346;
reg   [44:0] inputBuf_V_19_fu_350;
reg   [44:0] inputBuf_V_20_fu_354;
reg   [44:0] inputBuf_V_21_fu_358;
reg   [44:0] inputBuf_V_22_fu_362;
reg   [44:0] inputBuf_V_23_fu_366;
reg   [44:0] inputBuf_V_24_fu_370;
reg   [44:0] inputBuf_V_25_fu_374;
reg   [44:0] inputBuf_V_26_fu_378;
reg   [44:0] inputBuf_V_27_fu_382;
reg   [44:0] inputBuf_V_28_fu_386;
reg   [44:0] inputBuf_V_29_fu_390;
reg   [44:0] inputBuf_V_30_fu_394;
reg   [44:0] inputBuf_V_31_fu_398;
reg   [31:0] nf_1_fu_402;
wire   [31:0] nf_3_fu_1475_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
wire   [4:0] tmp_fu_1028_p33;
wire   [31:0] nf_fu_1463_p2;
wire   [0:0] icmp_ln302_fu_1469_p2;
wire   [4:0] r_V_fu_1498_p1;
wire   [4:0] r_V_4_fu_1539_p4;
wire   [4:0] r_V_8_fu_1586_p4;
wire  signed [4:0] ret_V_1_fu_1645_p0;
wire  signed [7:0] sext_ln1494_1_fu_1642_p1;
wire   [2:0] ret_V_1_fu_1645_p1;
wire  signed [7:0] ret_V_1_fu_1645_p2;
wire  signed [4:0] ret_V_3_fu_1661_p0;
wire  signed [7:0] sext_ln1494_3_fu_1658_p1;
wire   [2:0] ret_V_3_fu_1661_p1;
wire  signed [7:0] ret_V_3_fu_1661_p2;
wire  signed [4:0] ret_V_5_fu_1677_p0;
wire  signed [7:0] sext_ln1494_5_fu_1674_p1;
wire   [2:0] ret_V_5_fu_1677_p1;
wire  signed [7:0] ret_V_5_fu_1677_p2;
wire  signed [4:0] ret_V_10_fu_1690_p0;
wire   [2:0] ret_V_10_fu_1690_p1;
wire  signed [7:0] ret_V_10_fu_1690_p2;
wire  signed [4:0] ret_V_12_fu_1703_p0;
wire   [2:0] ret_V_12_fu_1703_p1;
wire  signed [7:0] ret_V_12_fu_1703_p2;
wire  signed [4:0] ret_V_14_fu_1716_p0;
wire   [2:0] ret_V_14_fu_1716_p1;
wire  signed [7:0] ret_V_14_fu_1716_p2;
wire  signed [8:0] grp_fu_2726_p3;
wire  signed [8:0] grp_fu_2735_p3;
wire  signed [8:0] grp_fu_2752_p3;
wire  signed [8:0] grp_fu_2761_p3;
wire  signed [9:0] grp_fu_2788_p3;
wire  signed [13:0] sext_ln840_3_fu_1791_p1;
wire  signed [13:0] grp_fu_2779_p3;
wire  signed [9:0] grp_fu_2770_p3;
wire  signed [10:0] sext_ln840_6_fu_1802_p1;
wire  signed [10:0] sext_ln840_4_fu_1799_p1;
wire   [10:0] add_ln840_7_fu_1805_p2;
wire  signed [13:0] sext_ln840_7_fu_1811_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln840_3_fu_1794_p2;
wire  signed [9:0] grp_fu_2815_p3;
wire  signed [13:0] sext_ln840_11_fu_1821_p1;
wire  signed [13:0] grp_fu_2806_p3;
wire  signed [9:0] grp_fu_2797_p3;
wire  signed [10:0] sext_ln840_14_fu_1832_p1;
wire  signed [10:0] sext_ln840_12_fu_1829_p1;
wire   [10:0] add_ln840_16_fu_1835_p2;
wire  signed [13:0] sext_ln840_15_fu_1841_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln840_12_fu_1824_p2;
wire   [13:0] zext_ln1039_fu_1851_p1;
wire   [0:0] icmp_ln1039_fu_1855_p2;
wire   [0:0] result_V_fu_1861_p2;
wire   [13:0] zext_ln1039_1_fu_1871_p1;
wire   [0:0] icmp_ln1039_1_fu_1875_p2;
wire   [0:0] xor_ln1039_fu_1881_p2;
wire   [13:0] zext_ln1039_2_fu_1891_p1;
wire   [0:0] icmp_ln1039_2_fu_1895_p2;
wire   [0:0] xor_ln1039_1_fu_1901_p2;
wire   [13:0] zext_ln1039_3_fu_1911_p1;
wire   [0:0] icmp_ln1039_3_fu_1915_p2;
wire   [0:0] xor_ln1039_2_fu_1921_p2;
wire   [13:0] zext_ln1039_4_fu_1931_p1;
wire   [0:0] icmp_ln1039_4_fu_1935_p2;
wire   [0:0] xor_ln1039_3_fu_1941_p2;
wire   [13:0] zext_ln1039_5_fu_1951_p1;
wire   [0:0] icmp_ln1039_5_fu_1955_p2;
wire   [0:0] xor_ln1039_4_fu_1961_p2;
wire   [13:0] zext_ln1039_6_fu_1971_p1;
wire   [0:0] icmp_ln1039_6_fu_1975_p2;
wire   [0:0] xor_ln1039_5_fu_1981_p2;
wire   [13:0] zext_ln1039_7_fu_1991_p1;
wire   [0:0] icmp_ln1039_7_fu_1995_p2;
wire   [0:0] xor_ln1039_6_fu_2001_p2;
wire   [13:0] zext_ln1039_8_fu_2011_p1;
wire   [0:0] icmp_ln1039_8_fu_2015_p2;
wire   [0:0] xor_ln1039_7_fu_2021_p2;
wire   [13:0] zext_ln1039_9_fu_2031_p1;
wire   [0:0] icmp_ln1039_9_fu_2035_p2;
wire   [0:0] xor_ln1039_8_fu_2041_p2;
wire   [13:0] zext_ln1039_10_fu_2051_p1;
wire   [0:0] icmp_ln1039_10_fu_2055_p2;
wire   [0:0] xor_ln1039_9_fu_2061_p2;
wire   [13:0] zext_ln1039_11_fu_2071_p1;
wire   [0:0] icmp_ln1039_11_fu_2075_p2;
wire   [0:0] xor_ln1039_10_fu_2081_p2;
wire   [13:0] zext_ln1039_12_fu_2091_p1;
wire   [0:0] icmp_ln1039_12_fu_2095_p2;
wire   [0:0] xor_ln1039_11_fu_2101_p2;
wire   [13:0] zext_ln1039_13_fu_2111_p1;
wire   [0:0] icmp_ln1039_13_fu_2115_p2;
wire   [0:0] xor_ln1039_12_fu_2121_p2;
wire   [13:0] zext_ln1039_14_fu_2131_p1;
wire   [0:0] icmp_ln1039_14_fu_2135_p2;
wire   [0:0] xor_ln1039_13_fu_2141_p2;
wire   [1:0] zext_ln215_fu_1867_p1;
wire   [1:0] zext_ln218_1_fu_1907_p1;
wire   [1:0] add_ln840_18_fu_2151_p2;
wire   [1:0] zext_ln218_fu_1887_p1;
wire   [1:0] add_ln840_19_fu_2157_p2;
wire   [1:0] zext_ln218_2_fu_1927_p1;
wire   [1:0] zext_ln218_3_fu_1947_p1;
wire   [1:0] add_ln840_20_fu_2167_p2;
wire   [1:0] zext_ln218_4_fu_1967_p1;
wire   [1:0] zext_ln218_5_fu_1987_p1;
wire   [1:0] add_ln840_21_fu_2177_p2;
wire   [2:0] zext_ln840_3_fu_2183_p1;
wire   [2:0] zext_ln840_2_fu_2173_p1;
wire   [2:0] add_ln840_22_fu_2187_p2;
wire   [2:0] zext_ln840_1_fu_2163_p1;
wire   [2:0] add_ln840_23_fu_2193_p2;
wire   [1:0] zext_ln218_6_fu_2007_p1;
wire   [1:0] zext_ln218_7_fu_2027_p1;
wire   [1:0] add_ln840_24_fu_2203_p2;
wire   [1:0] zext_ln218_8_fu_2047_p1;
wire   [1:0] zext_ln218_9_fu_2067_p1;
wire   [1:0] add_ln840_25_fu_2213_p2;
wire   [2:0] zext_ln840_6_fu_2219_p1;
wire   [2:0] zext_ln840_5_fu_2209_p1;
wire   [2:0] add_ln840_26_fu_2223_p2;
wire   [1:0] zext_ln218_10_fu_2087_p1;
wire   [1:0] zext_ln218_11_fu_2107_p1;
wire   [1:0] add_ln840_27_fu_2233_p2;
wire   [1:0] zext_ln218_12_fu_2127_p1;
wire   [1:0] zext_ln840_fu_2147_p1;
wire   [1:0] add_ln840_28_fu_2243_p2;
wire   [2:0] zext_ln840_9_fu_2249_p1;
wire   [2:0] zext_ln840_8_fu_2239_p1;
wire   [2:0] add_ln840_29_fu_2253_p2;
wire   [3:0] zext_ln840_10_fu_2259_p1;
wire   [3:0] zext_ln840_7_fu_2229_p1;
wire   [3:0] add_ln840_30_fu_2263_p2;
wire   [3:0] zext_ln840_4_fu_2199_p1;
wire  signed [13:0] sext_ln1039_fu_2275_p1;
wire   [0:0] icmp_ln1039_15_fu_2279_p2;
wire   [0:0] result_V_2_fu_2285_p2;
wire   [13:0] zext_ln1039_15_fu_2295_p1;
wire   [0:0] icmp_ln1039_16_fu_2299_p2;
wire   [0:0] xor_ln1039_15_fu_2305_p2;
wire   [13:0] zext_ln1039_16_fu_2315_p1;
wire   [0:0] icmp_ln1039_17_fu_2319_p2;
wire   [0:0] xor_ln1039_16_fu_2325_p2;
wire   [13:0] zext_ln1039_17_fu_2335_p1;
wire   [0:0] icmp_ln1039_18_fu_2339_p2;
wire   [0:0] xor_ln1039_17_fu_2345_p2;
wire   [13:0] zext_ln1039_18_fu_2355_p1;
wire   [0:0] icmp_ln1039_19_fu_2359_p2;
wire   [0:0] xor_ln1039_18_fu_2365_p2;
wire   [13:0] zext_ln1039_19_fu_2375_p1;
wire   [0:0] icmp_ln1039_20_fu_2379_p2;
wire   [0:0] xor_ln1039_19_fu_2385_p2;
wire   [13:0] zext_ln1039_20_fu_2395_p1;
wire   [0:0] icmp_ln1039_21_fu_2399_p2;
wire   [0:0] xor_ln1039_20_fu_2405_p2;
wire   [13:0] zext_ln1039_21_fu_2415_p1;
wire   [0:0] icmp_ln1039_22_fu_2419_p2;
wire   [0:0] xor_ln1039_21_fu_2425_p2;
wire   [13:0] zext_ln1039_22_fu_2435_p1;
wire   [0:0] icmp_ln1039_23_fu_2439_p2;
wire   [0:0] xor_ln1039_22_fu_2445_p2;
wire   [13:0] zext_ln1039_23_fu_2455_p1;
wire   [0:0] icmp_ln1039_24_fu_2459_p2;
wire   [0:0] xor_ln1039_23_fu_2465_p2;
wire   [13:0] zext_ln1039_24_fu_2475_p1;
wire   [0:0] icmp_ln1039_25_fu_2479_p2;
wire   [0:0] xor_ln1039_24_fu_2485_p2;
wire   [13:0] zext_ln1039_25_fu_2495_p1;
wire   [0:0] icmp_ln1039_26_fu_2499_p2;
wire   [0:0] xor_ln1039_25_fu_2505_p2;
wire   [13:0] zext_ln1039_26_fu_2515_p1;
wire   [0:0] icmp_ln1039_27_fu_2519_p2;
wire   [0:0] xor_ln1039_26_fu_2525_p2;
wire   [13:0] zext_ln1039_27_fu_2535_p1;
wire   [0:0] icmp_ln1039_28_fu_2539_p2;
wire   [0:0] xor_ln1039_27_fu_2545_p2;
wire   [13:0] zext_ln1039_28_fu_2555_p1;
wire   [0:0] icmp_ln1039_29_fu_2559_p2;
wire   [0:0] xor_ln1039_28_fu_2565_p2;
wire   [1:0] zext_ln215_1_fu_2291_p1;
wire   [1:0] zext_ln218_14_fu_2331_p1;
wire   [1:0] add_ln840_32_fu_2575_p2;
wire   [1:0] zext_ln218_13_fu_2311_p1;
wire   [1:0] add_ln840_33_fu_2581_p2;
wire   [1:0] zext_ln218_15_fu_2351_p1;
wire   [1:0] zext_ln218_16_fu_2371_p1;
wire   [1:0] add_ln840_34_fu_2591_p2;
wire   [1:0] zext_ln218_17_fu_2391_p1;
wire   [1:0] zext_ln218_18_fu_2411_p1;
wire   [1:0] add_ln840_35_fu_2601_p2;
wire   [2:0] zext_ln840_14_fu_2607_p1;
wire   [2:0] zext_ln840_13_fu_2597_p1;
wire   [2:0] add_ln840_36_fu_2611_p2;
wire   [2:0] zext_ln840_12_fu_2587_p1;
wire   [2:0] add_ln840_37_fu_2617_p2;
wire   [1:0] zext_ln218_19_fu_2431_p1;
wire   [1:0] zext_ln218_20_fu_2451_p1;
wire   [1:0] add_ln840_38_fu_2627_p2;
wire   [1:0] zext_ln218_21_fu_2471_p1;
wire   [1:0] zext_ln218_22_fu_2491_p1;
wire   [1:0] add_ln840_39_fu_2637_p2;
wire   [2:0] zext_ln840_17_fu_2643_p1;
wire   [2:0] zext_ln840_16_fu_2633_p1;
wire   [2:0] add_ln840_40_fu_2647_p2;
wire   [1:0] zext_ln218_23_fu_2511_p1;
wire   [1:0] zext_ln218_24_fu_2531_p1;
wire   [1:0] add_ln840_41_fu_2657_p2;
wire   [1:0] zext_ln218_25_fu_2551_p1;
wire   [1:0] zext_ln840_11_fu_2571_p1;
wire   [1:0] add_ln840_42_fu_2667_p2;
wire   [2:0] zext_ln840_20_fu_2673_p1;
wire   [2:0] zext_ln840_19_fu_2663_p1;
wire   [2:0] add_ln840_43_fu_2677_p2;
wire   [3:0] zext_ln840_21_fu_2683_p1;
wire   [3:0] zext_ln840_18_fu_2653_p1;
wire   [3:0] add_ln840_44_fu_2687_p2;
wire   [3:0] zext_ln840_15_fu_2623_p1;
wire   [3:0] result_V_3_fu_2693_p2;
wire   [3:0] result_V_1_fu_2269_p2;
wire  signed [4:0] grp_fu_2718_p0;
wire   [2:0] grp_fu_2718_p1;
wire  signed [4:0] grp_fu_2726_p0;
wire   [2:0] grp_fu_2726_p1;
wire  signed [4:0] grp_fu_2735_p0;
wire   [2:0] grp_fu_2735_p1;
wire  signed [4:0] grp_fu_2744_p0;
wire   [2:0] grp_fu_2744_p1;
wire  signed [4:0] grp_fu_2752_p0;
wire   [2:0] grp_fu_2752_p1;
wire  signed [4:0] grp_fu_2761_p0;
wire   [2:0] grp_fu_2761_p1;
wire  signed [4:0] grp_fu_2770_p0;
wire   [2:0] grp_fu_2770_p1;
wire  signed [4:0] grp_fu_2779_p0;
wire   [2:0] grp_fu_2779_p1;
wire  signed [13:0] grp_fu_2779_p2;
wire  signed [4:0] grp_fu_2788_p0;
wire   [2:0] grp_fu_2788_p1;
wire  signed [4:0] grp_fu_2797_p0;
wire   [2:0] grp_fu_2797_p1;
wire  signed [4:0] grp_fu_2806_p0;
wire   [2:0] grp_fu_2806_p1;
wire  signed [13:0] grp_fu_2806_p2;
wire  signed [4:0] grp_fu_2815_p0;
wire   [2:0] grp_fu_2815_p1;
reg    grp_fu_2718_ce;
reg    grp_fu_2726_ce;
reg    grp_fu_2735_ce;
reg    grp_fu_2744_ce;
reg    grp_fu_2752_ce;
reg    grp_fu_2761_ce;
reg    grp_fu_2770_ce;
reg    grp_fu_2779_ce;
reg    grp_fu_2788_ce;
reg    grp_fu_2797_ce;
reg    grp_fu_2806_ce;
reg    grp_fu_2815_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
reg    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
reg    ap_ST_iter5_fsm_state6_blk;
wire    ap_start_int;
wire   [7:0] grp_fu_2718_p10;
wire   [7:0] grp_fu_2726_p10;
wire   [7:0] grp_fu_2735_p10;
wire   [7:0] grp_fu_2744_p10;
wire   [7:0] grp_fu_2752_p10;
wire   [7:0] grp_fu_2761_p10;
wire   [7:0] grp_fu_2770_p10;
wire   [7:0] grp_fu_2779_p10;
wire   [7:0] grp_fu_2788_p10;
wire   [7:0] grp_fu_2797_p10;
wire   [7:0] grp_fu_2806_p10;
wire   [7:0] grp_fu_2815_p10;
wire   [7:0] ret_V_10_fu_1690_p10;
wire   [7:0] ret_V_12_fu_1703_p10;
wire   [7:0] ret_V_14_fu_1716_p10;
wire   [7:0] ret_V_1_fu_1645_p10;
wire   [7:0] ret_V_3_fu_1661_p10;
wire   [7:0] ret_V_5_fu_1677_p10;
reg    ap_condition_2235;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_0_address0),
    .ce0(p_ZL7threshs_0_0_ce0),
    .q0(p_ZL7threshs_0_0_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_1_address0),
    .ce0(p_ZL7threshs_0_1_ce0),
    .q0(p_ZL7threshs_0_1_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_2_address0),
    .ce0(p_ZL7threshs_0_2_ce0),
    .q0(p_ZL7threshs_0_2_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_3_address0),
    .ce0(p_ZL7threshs_0_3_ce0),
    .q0(p_ZL7threshs_0_3_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_4_address0),
    .ce0(p_ZL7threshs_0_4_ce0),
    .q0(p_ZL7threshs_0_4_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_5_address0),
    .ce0(p_ZL7threshs_0_5_ce0),
    .q0(p_ZL7threshs_0_5_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_6_address0),
    .ce0(p_ZL7threshs_0_6_ce0),
    .q0(p_ZL7threshs_0_6_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_7_address0),
    .ce0(p_ZL7threshs_0_7_ce0),
    .q0(p_ZL7threshs_0_7_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_8_address0),
    .ce0(p_ZL7threshs_0_8_ce0),
    .q0(p_ZL7threshs_0_8_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_9_address0),
    .ce0(p_ZL7threshs_0_9_ce0),
    .q0(p_ZL7threshs_0_9_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_10_address0),
    .ce0(p_ZL7threshs_0_10_ce0),
    .q0(p_ZL7threshs_0_10_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_11_address0),
    .ce0(p_ZL7threshs_0_11_ce0),
    .q0(p_ZL7threshs_0_11_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_12_address0),
    .ce0(p_ZL7threshs_0_12_ce0),
    .q0(p_ZL7threshs_0_12_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_13_address0),
    .ce0(p_ZL7threshs_0_13_ce0),
    .q0(p_ZL7threshs_0_13_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_14_address0),
    .ce0(p_ZL7threshs_0_14_ce0),
    .q0(p_ZL7threshs_0_14_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_0_address0),
    .ce0(p_ZL7threshs_1_0_ce0),
    .q0(p_ZL7threshs_1_0_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_1_address0),
    .ce0(p_ZL7threshs_1_1_ce0),
    .q0(p_ZL7threshs_1_1_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_2_address0),
    .ce0(p_ZL7threshs_1_2_ce0),
    .q0(p_ZL7threshs_1_2_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_3_address0),
    .ce0(p_ZL7threshs_1_3_ce0),
    .q0(p_ZL7threshs_1_3_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_4_address0),
    .ce0(p_ZL7threshs_1_4_ce0),
    .q0(p_ZL7threshs_1_4_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_5_address0),
    .ce0(p_ZL7threshs_1_5_ce0),
    .q0(p_ZL7threshs_1_5_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_6_address0),
    .ce0(p_ZL7threshs_1_6_ce0),
    .q0(p_ZL7threshs_1_6_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_7_address0),
    .ce0(p_ZL7threshs_1_7_ce0),
    .q0(p_ZL7threshs_1_7_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_8_address0),
    .ce0(p_ZL7threshs_1_8_ce0),
    .q0(p_ZL7threshs_1_8_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_9_address0),
    .ce0(p_ZL7threshs_1_9_ce0),
    .q0(p_ZL7threshs_1_9_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_10_address0),
    .ce0(p_ZL7threshs_1_10_ce0),
    .q0(p_ZL7threshs_1_10_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_11_address0),
    .ce0(p_ZL7threshs_1_11_ce0),
    .q0(p_ZL7threshs_1_11_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_12_address0),
    .ce0(p_ZL7threshs_1_12_ce0),
    .q0(p_ZL7threshs_1_12_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_13_address0),
    .ce0(p_ZL7threshs_1_13_ce0),
    .q0(p_ZL7threshs_1_13_q0)
);

MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_14_address0),
    .ce0(p_ZL7threshs_1_14_ce0),
    .q0(p_ZL7threshs_1_14_q0)
);

MVAU_hls_8_mux_325_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 45 ),
    .din1_WIDTH( 45 ),
    .din2_WIDTH( 45 ),
    .din3_WIDTH( 45 ),
    .din4_WIDTH( 45 ),
    .din5_WIDTH( 45 ),
    .din6_WIDTH( 45 ),
    .din7_WIDTH( 45 ),
    .din8_WIDTH( 45 ),
    .din9_WIDTH( 45 ),
    .din10_WIDTH( 45 ),
    .din11_WIDTH( 45 ),
    .din12_WIDTH( 45 ),
    .din13_WIDTH( 45 ),
    .din14_WIDTH( 45 ),
    .din15_WIDTH( 45 ),
    .din16_WIDTH( 45 ),
    .din17_WIDTH( 45 ),
    .din18_WIDTH( 45 ),
    .din19_WIDTH( 45 ),
    .din20_WIDTH( 45 ),
    .din21_WIDTH( 45 ),
    .din22_WIDTH( 45 ),
    .din23_WIDTH( 45 ),
    .din24_WIDTH( 45 ),
    .din25_WIDTH( 45 ),
    .din26_WIDTH( 45 ),
    .din27_WIDTH( 45 ),
    .din28_WIDTH( 45 ),
    .din29_WIDTH( 45 ),
    .din30_WIDTH( 45 ),
    .din31_WIDTH( 45 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 45 ))
mux_325_45_1_1_U1(
    .din0(inputBuf_V_fu_274),
    .din1(inputBuf_V_1_fu_278),
    .din2(inputBuf_V_2_fu_282),
    .din3(inputBuf_V_3_fu_286),
    .din4(inputBuf_V_4_fu_290),
    .din5(inputBuf_V_5_fu_294),
    .din6(inputBuf_V_6_fu_298),
    .din7(inputBuf_V_7_fu_302),
    .din8(inputBuf_V_8_fu_306),
    .din9(inputBuf_V_9_fu_310),
    .din10(inputBuf_V_10_fu_314),
    .din11(inputBuf_V_11_fu_318),
    .din12(inputBuf_V_12_fu_322),
    .din13(inputBuf_V_13_fu_326),
    .din14(inputBuf_V_14_fu_330),
    .din15(inputBuf_V_15_fu_334),
    .din16(inputBuf_V_16_fu_338),
    .din17(inputBuf_V_17_fu_342),
    .din18(inputBuf_V_18_fu_346),
    .din19(inputBuf_V_19_fu_350),
    .din20(inputBuf_V_20_fu_354),
    .din21(inputBuf_V_21_fu_358),
    .din22(inputBuf_V_22_fu_362),
    .din23(inputBuf_V_23_fu_366),
    .din24(inputBuf_V_24_fu_370),
    .din25(inputBuf_V_25_fu_374),
    .din26(inputBuf_V_26_fu_378),
    .din27(inputBuf_V_27_fu_382),
    .din28(inputBuf_V_28_fu_386),
    .din29(inputBuf_V_29_fu_390),
    .din30(inputBuf_V_30_fu_394),
    .din31(inputBuf_V_31_fu_398),
    .din32(tmp_fu_1028_p33),
    .dout(tmp_fu_1028_p34)
);

MVAU_hls_8_mul_5s_3ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_5s_3ns_8_1_1_U2(
    .din0(ret_V_1_fu_1645_p0),
    .din1(ret_V_1_fu_1645_p1),
    .dout(ret_V_1_fu_1645_p2)
);

MVAU_hls_8_mul_5s_3ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_5s_3ns_8_1_1_U3(
    .din0(ret_V_3_fu_1661_p0),
    .din1(ret_V_3_fu_1661_p1),
    .dout(ret_V_3_fu_1661_p2)
);

MVAU_hls_8_mul_5s_3ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_5s_3ns_8_1_1_U4(
    .din0(ret_V_5_fu_1677_p0),
    .din1(ret_V_5_fu_1677_p1),
    .dout(ret_V_5_fu_1677_p2)
);

MVAU_hls_8_mul_5s_3ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_5s_3ns_8_1_1_U5(
    .din0(ret_V_10_fu_1690_p0),
    .din1(ret_V_10_fu_1690_p1),
    .dout(ret_V_10_fu_1690_p2)
);

MVAU_hls_8_mul_5s_3ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_5s_3ns_8_1_1_U6(
    .din0(ret_V_12_fu_1703_p0),
    .din1(ret_V_12_fu_1703_p1),
    .dout(ret_V_12_fu_1703_p2)
);

MVAU_hls_8_mul_5s_3ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_5s_3ns_8_1_1_U7(
    .din0(ret_V_14_fu_1716_p0),
    .din1(ret_V_14_fu_1716_p1),
    .dout(ret_V_14_fu_1716_p2)
);

MVAU_hls_8_mac_muladd_5s_3ns_8s_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_5s_3ns_8s_9_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2718_p0),
    .din1(grp_fu_2718_p1),
    .din2(ret_V_3_fu_1661_p2),
    .ce(grp_fu_2718_ce),
    .dout(grp_fu_2718_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_8s_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_5s_3ns_8s_9_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2726_p0),
    .din1(grp_fu_2726_p1),
    .din2(ret_V_5_fu_1677_p2),
    .ce(grp_fu_2726_ce),
    .dout(grp_fu_2726_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_8s_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_5s_3ns_8s_9_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2735_p0),
    .din1(grp_fu_2735_p1),
    .din2(ret_V_1_fu_1645_p2),
    .ce(grp_fu_2735_ce),
    .dout(grp_fu_2735_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_8s_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_5s_3ns_8s_9_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2744_p0),
    .din1(grp_fu_2744_p1),
    .din2(ret_V_12_fu_1703_p2),
    .ce(grp_fu_2744_ce),
    .dout(grp_fu_2744_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_8s_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_5s_3ns_8s_9_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2752_p0),
    .din1(grp_fu_2752_p1),
    .din2(ret_V_14_fu_1716_p2),
    .ce(grp_fu_2752_ce),
    .dout(grp_fu_2752_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_8s_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_5s_3ns_8s_9_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2761_p0),
    .din1(grp_fu_2761_p1),
    .din2(ret_V_10_fu_1690_p2),
    .ce(grp_fu_2761_ce),
    .dout(grp_fu_2761_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_9s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mac_muladd_5s_3ns_9s_10_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2770_p0),
    .din1(grp_fu_2770_p1),
    .din2(grp_fu_2735_p3),
    .ce(grp_fu_2770_ce),
    .dout(grp_fu_2770_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_5s_3ns_14s_14_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2779_p0),
    .din1(grp_fu_2779_p1),
    .din2(grp_fu_2779_p2),
    .ce(grp_fu_2779_ce),
    .dout(grp_fu_2779_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_9s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mac_muladd_5s_3ns_9s_10_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2788_p0),
    .din1(grp_fu_2788_p1),
    .din2(grp_fu_2726_p3),
    .ce(grp_fu_2788_ce),
    .dout(grp_fu_2788_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_9s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mac_muladd_5s_3ns_9s_10_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2797_p0),
    .din1(grp_fu_2797_p1),
    .din2(grp_fu_2761_p3),
    .ce(grp_fu_2797_ce),
    .dout(grp_fu_2797_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_5s_3ns_14s_14_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2806_p0),
    .din1(grp_fu_2806_p1),
    .din2(grp_fu_2806_p2),
    .ce(grp_fu_2806_ce),
    .dout(grp_fu_2806_p3)
);

MVAU_hls_8_mac_muladd_5s_3ns_9s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mac_muladd_5s_3ns_9s_10_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2815_p0),
    .din1(grp_fu_2815_p1),
    .din2(grp_fu_2752_p3),
    .ce(grp_fu_2815_ce),
    .dout(grp_fu_2815_p3)
);

MVAU_hls_8_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_815 <= tmp_fu_1028_p34;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd30)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd15)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd16)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd17)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd18)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd19)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd20)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd21)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd22)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd23)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd24)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd25)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd26)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd27)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd28)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd29)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd31)))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_815 <= inElem_fu_1098_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_815 <= ap_phi_reg_pp0_iter0_inElem_1_reg_815;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2235)) begin
        if ((icmp_ln249_fu_910_p2 == 1'd0)) begin
            i_fu_262 <= i_2_fu_916_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_262 <= 23'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2235)) begin
        if (((icmp_ln249_fu_910_p2 == 1'd0) & (icmp_ln290_fu_1452_p2 == 1'd1))) begin
            nf_1_fu_402 <= nf_3_fu_1475_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_402 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2235)) begin
        if (((icmp_ln249_fu_910_p2 == 1'd0) & (icmp_ln290_fu_1452_p2 == 1'd1))) begin
            sf_fu_258 <= 32'd0;
        end else if (((icmp_ln249_fu_910_p2 == 1'd0) & (icmp_ln290_fu_1452_p2 == 1'd0))) begin
            sf_fu_258 <= sf_2_fu_1446_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_258 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_3055_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        accu_V_1_fu_270 <= accu_V_5_fu_1845_p2;
        accu_V_fu_266 <= accu_V_4_fu_1815_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln249_reg_3055_pp0_iter3_reg == 1'd0))) begin
        add_ln840_13_reg_3394 <= grp_fu_2744_p3;
        add_ln840_4_reg_3379 <= grp_fu_2718_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_3055 <= icmp_ln249_fu_910_p2;
        nf_2_reg_3050 <= ap_sig_allocacmp_nf_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_3055_pp0_iter1_reg <= icmp_ln249_reg_3055;
        icmp_ln272_reg_3108_pp0_iter1_reg <= icmp_ln272_reg_3108;
        icmp_ln290_reg_3204_pp0_iter1_reg <= icmp_ln290_reg_3204;
        local_temp_V_11_reg_3169_pp0_iter1_reg <= local_temp_V_11_reg_3169;
        local_temp_V_12_reg_3174_pp0_iter1_reg <= local_temp_V_12_reg_3174;
        local_temp_V_14_reg_3184_pp0_iter1_reg <= local_temp_V_14_reg_3184;
        local_temp_V_15_reg_3189_pp0_iter1_reg <= local_temp_V_15_reg_3189;
        local_temp_V_16_reg_3194_pp0_iter1_reg <= local_temp_V_16_reg_3194;
        local_temp_V_19_reg_3119_pp0_iter1_reg <= local_temp_V_19_reg_3119;
        local_temp_V_20_reg_3124_pp0_iter1_reg <= local_temp_V_20_reg_3124;
        local_temp_V_21_reg_3129_pp0_iter1_reg <= local_temp_V_21_reg_3129;
        local_temp_V_23_reg_3139_pp0_iter1_reg <= local_temp_V_23_reg_3139;
        local_temp_V_24_reg_3144_pp0_iter1_reg <= local_temp_V_24_reg_3144;
        local_temp_V_25_reg_3149_pp0_iter1_reg <= local_temp_V_25_reg_3149;
        local_temp_V_9_reg_3164_pp0_iter1_reg <= local_temp_V_9_reg_3164;
        nf_2_reg_3050_pp0_iter1_reg <= nf_2_reg_3050;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_3055_pp0_iter2_reg <= icmp_ln249_reg_3055_pp0_iter1_reg;
        icmp_ln272_reg_3108_pp0_iter2_reg <= icmp_ln272_reg_3108_pp0_iter1_reg;
        icmp_ln290_reg_3204_pp0_iter2_reg <= icmp_ln290_reg_3204_pp0_iter1_reg;
        local_temp_V_12_reg_3174_pp0_iter2_reg <= local_temp_V_12_reg_3174_pp0_iter1_reg;
        local_temp_V_14_reg_3184_pp0_iter2_reg <= local_temp_V_14_reg_3184_pp0_iter1_reg;
        local_temp_V_19_reg_3119_pp0_iter2_reg <= local_temp_V_19_reg_3119_pp0_iter1_reg;
        local_temp_V_21_reg_3129_pp0_iter2_reg <= local_temp_V_21_reg_3129_pp0_iter1_reg;
        local_temp_V_23_reg_3139_pp0_iter2_reg <= local_temp_V_23_reg_3139_pp0_iter1_reg;
        local_temp_V_9_reg_3164_pp0_iter2_reg <= local_temp_V_9_reg_3164_pp0_iter1_reg;
        nf_2_reg_3050_pp0_iter2_reg <= nf_2_reg_3050_pp0_iter1_reg;
        r_V_1_reg_3219_pp0_iter2_reg <= r_V_1_reg_3219;
        r_V_3_reg_3229_pp0_iter2_reg <= r_V_3_reg_3229;
        r_V_5_reg_3245_pp0_iter2_reg <= r_V_5_reg_3245;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln249_reg_3055_pp0_iter3_reg <= icmp_ln249_reg_3055_pp0_iter2_reg;
        icmp_ln272_reg_3108_pp0_iter3_reg <= icmp_ln272_reg_3108_pp0_iter2_reg;
        icmp_ln290_reg_3204_pp0_iter3_reg <= icmp_ln290_reg_3204_pp0_iter2_reg;
        nf_2_reg_3050_pp0_iter3_reg <= nf_2_reg_3050_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        icmp_ln249_reg_3055_pp0_iter4_reg <= icmp_ln249_reg_3055_pp0_iter3_reg;
        icmp_ln290_reg_3204_pp0_iter4_reg <= icmp_ln290_reg_3204_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0))) begin
        icmp_ln272_reg_3108 <= icmp_ln272_fu_1266_p2;
        icmp_ln290_reg_3204 <= icmp_ln290_fu_1452_p2;
        local_temp_V_11_reg_3169 <= {{weights_V_TDATA[35:33]}};
        local_temp_V_12_reg_3174 <= {{weights_V_TDATA[38:36]}};
        local_temp_V_13_reg_3179 <= {{weights_V_TDATA[41:39]}};
        local_temp_V_14_reg_3184 <= {{weights_V_TDATA[44:42]}};
        local_temp_V_15_reg_3189 <= {{weights_V_TDATA[47:45]}};
        local_temp_V_16_reg_3194 <= {{weights_V_TDATA[50:48]}};
        local_temp_V_17_reg_3199 <= {{weights_V_TDATA[53:51]}};
        local_temp_V_18_reg_3114 <= local_temp_V_18_fu_1272_p1;
        local_temp_V_19_reg_3119 <= {{weights_V_TDATA[5:3]}};
        local_temp_V_20_reg_3124 <= {{weights_V_TDATA[8:6]}};
        local_temp_V_21_reg_3129 <= {{weights_V_TDATA[11:9]}};
        local_temp_V_22_reg_3134 <= {{weights_V_TDATA[14:12]}};
        local_temp_V_23_reg_3139 <= {{weights_V_TDATA[17:15]}};
        local_temp_V_24_reg_3144 <= {{weights_V_TDATA[20:18]}};
        local_temp_V_25_reg_3149 <= {{weights_V_TDATA[23:21]}};
        local_temp_V_26_reg_3154 <= {{weights_V_TDATA[26:24]}};
        local_temp_V_9_reg_3164 <= {{weights_V_TDATA[32:30]}};
        local_temp_V_reg_3159 <= {{weights_V_TDATA[29:27]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd10))) begin
        inputBuf_V_10_fu_314 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd11))) begin
        inputBuf_V_11_fu_318 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd12))) begin
        inputBuf_V_12_fu_322 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd13))) begin
        inputBuf_V_13_fu_326 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd14))) begin
        inputBuf_V_14_fu_330 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd15))) begin
        inputBuf_V_15_fu_334 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd16))) begin
        inputBuf_V_16_fu_338 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd17))) begin
        inputBuf_V_17_fu_342 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd18))) begin
        inputBuf_V_18_fu_346 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd19))) begin
        inputBuf_V_19_fu_350 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd1))) begin
        inputBuf_V_1_fu_278 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd20))) begin
        inputBuf_V_20_fu_354 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd21))) begin
        inputBuf_V_21_fu_358 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd22))) begin
        inputBuf_V_22_fu_362 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd23))) begin
        inputBuf_V_23_fu_366 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd24))) begin
        inputBuf_V_24_fu_370 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd25))) begin
        inputBuf_V_25_fu_374 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd26))) begin
        inputBuf_V_26_fu_378 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd27))) begin
        inputBuf_V_27_fu_382 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd28))) begin
        inputBuf_V_28_fu_386 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd29))) begin
        inputBuf_V_29_fu_390 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd2))) begin
        inputBuf_V_2_fu_282 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd30))) begin
        inputBuf_V_30_fu_394 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd31))) begin
        inputBuf_V_31_fu_398 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd3))) begin
        inputBuf_V_3_fu_286 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd4))) begin
        inputBuf_V_4_fu_290 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd5))) begin
        inputBuf_V_5_fu_294 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd6))) begin
        inputBuf_V_6_fu_298 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd7))) begin
        inputBuf_V_7_fu_302 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd8))) begin
        inputBuf_V_8_fu_306 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd9))) begin
        inputBuf_V_9_fu_310 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_922_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (trunc_ln257_fu_1102_p1 == 5'd0))) begin
        inputBuf_V_fu_274 <= inElem_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_3055_pp0_iter0_reg == 1'd0))) begin
        r_V_1_reg_3219 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_815[9:5]}};
        r_V_2_reg_3224 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_815[14:10]}};
        r_V_3_reg_3229 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_815[19:15]}};
        r_V_5_reg_3245 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_815[29:25]}};
        r_V_6_reg_3250 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_815[34:30]}};
        r_V_7_reg_3255 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_815[39:35]}};
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter2_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter5_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln249_reg_3055_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_sig_allocacmp_accu_V_1_load = accu_V_5_fu_1845_p2;
    end else begin
        ap_sig_allocacmp_accu_V_1_load = accu_V_1_fu_270;
    end
end

always @ (*) begin
    if (((icmp_ln249_reg_3055_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_sig_allocacmp_accu_V_load = accu_V_4_fu_1815_p2;
    end else begin
        ap_sig_allocacmp_accu_V_load = accu_V_fu_266;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_i_1 = 23'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_262;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_402;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_258;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2718_ce = 1'b1;
    end else begin
        grp_fu_2718_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2726_ce = 1'b1;
    end else begin
        grp_fu_2726_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2735_ce = 1'b1;
    end else begin
        grp_fu_2735_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2744_ce = 1'b1;
    end else begin
        grp_fu_2744_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2752_ce = 1'b1;
    end else begin
        grp_fu_2752_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2761_ce = 1'b1;
    end else begin
        grp_fu_2761_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2770_ce = 1'b1;
    end else begin
        grp_fu_2770_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2779_ce = 1'b1;
    end else begin
        grp_fu_2779_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2788_ce = 1'b1;
    end else begin
        grp_fu_2788_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2797_ce = 1'b1;
    end else begin
        grp_fu_2797_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2806_ce = 1'b1;
    end else begin
        grp_fu_2806_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_2815_ce = 1'b1;
    end else begin
        grp_fu_2815_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op99_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op99_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op601_write_state6 == 1'b1) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_predicate_op601_write_state6 == 1'b1) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_910_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter2_fsm_state3) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter3_fsm_state4) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & ((1'b0 == ap_CS_iter4_fsm_state5) | ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else if (((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_3055_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

assign accu_V_4_fu_1815_p2 = ($signed(sext_ln840_7_fu_1811_p1) + $signed(add_ln840_3_fu_1794_p2));

assign accu_V_5_fu_1845_p2 = ($signed(sext_ln840_15_fu_1841_p1) + $signed(add_ln840_12_fu_1824_p2));

assign add_ln840_12_fu_1824_p2 = ($signed(sext_ln840_11_fu_1821_p1) + $signed(grp_fu_2806_p3));

assign add_ln840_16_fu_1835_p2 = ($signed(sext_ln840_14_fu_1832_p1) + $signed(sext_ln840_12_fu_1829_p1));

assign add_ln840_18_fu_2151_p2 = (zext_ln215_fu_1867_p1 + zext_ln218_1_fu_1907_p1);

assign add_ln840_19_fu_2157_p2 = (add_ln840_18_fu_2151_p2 + zext_ln218_fu_1887_p1);

assign add_ln840_20_fu_2167_p2 = (zext_ln218_2_fu_1927_p1 + zext_ln218_3_fu_1947_p1);

assign add_ln840_21_fu_2177_p2 = (zext_ln218_4_fu_1967_p1 + zext_ln218_5_fu_1987_p1);

assign add_ln840_22_fu_2187_p2 = (zext_ln840_3_fu_2183_p1 + zext_ln840_2_fu_2173_p1);

assign add_ln840_23_fu_2193_p2 = (add_ln840_22_fu_2187_p2 + zext_ln840_1_fu_2163_p1);

assign add_ln840_24_fu_2203_p2 = (zext_ln218_6_fu_2007_p1 + zext_ln218_7_fu_2027_p1);

assign add_ln840_25_fu_2213_p2 = (zext_ln218_8_fu_2047_p1 + zext_ln218_9_fu_2067_p1);

assign add_ln840_26_fu_2223_p2 = (zext_ln840_6_fu_2219_p1 + zext_ln840_5_fu_2209_p1);

assign add_ln840_27_fu_2233_p2 = (zext_ln218_10_fu_2087_p1 + zext_ln218_11_fu_2107_p1);

assign add_ln840_28_fu_2243_p2 = (zext_ln218_12_fu_2127_p1 + zext_ln840_fu_2147_p1);

assign add_ln840_29_fu_2253_p2 = (zext_ln840_9_fu_2249_p1 + zext_ln840_8_fu_2239_p1);

assign add_ln840_30_fu_2263_p2 = (zext_ln840_10_fu_2259_p1 + zext_ln840_7_fu_2229_p1);

assign add_ln840_32_fu_2575_p2 = (zext_ln215_1_fu_2291_p1 + zext_ln218_14_fu_2331_p1);

assign add_ln840_33_fu_2581_p2 = (add_ln840_32_fu_2575_p2 + zext_ln218_13_fu_2311_p1);

assign add_ln840_34_fu_2591_p2 = (zext_ln218_15_fu_2351_p1 + zext_ln218_16_fu_2371_p1);

assign add_ln840_35_fu_2601_p2 = (zext_ln218_17_fu_2391_p1 + zext_ln218_18_fu_2411_p1);

assign add_ln840_36_fu_2611_p2 = (zext_ln840_14_fu_2607_p1 + zext_ln840_13_fu_2597_p1);

assign add_ln840_37_fu_2617_p2 = (add_ln840_36_fu_2611_p2 + zext_ln840_12_fu_2587_p1);

assign add_ln840_38_fu_2627_p2 = (zext_ln218_19_fu_2431_p1 + zext_ln218_20_fu_2451_p1);

assign add_ln840_39_fu_2637_p2 = (zext_ln218_21_fu_2471_p1 + zext_ln218_22_fu_2491_p1);

assign add_ln840_3_fu_1794_p2 = ($signed(sext_ln840_3_fu_1791_p1) + $signed(grp_fu_2779_p3));

assign add_ln840_40_fu_2647_p2 = (zext_ln840_17_fu_2643_p1 + zext_ln840_16_fu_2633_p1);

assign add_ln840_41_fu_2657_p2 = (zext_ln218_23_fu_2511_p1 + zext_ln218_24_fu_2531_p1);

assign add_ln840_42_fu_2667_p2 = (zext_ln218_25_fu_2551_p1 + zext_ln840_11_fu_2571_p1);

assign add_ln840_43_fu_2677_p2 = (zext_ln840_20_fu_2673_p1 + zext_ln840_19_fu_2663_p1);

assign add_ln840_44_fu_2687_p2 = (zext_ln840_21_fu_2683_p1 + zext_ln840_18_fu_2653_p1);

assign add_ln840_7_fu_1805_p2 = ($signed(sext_ln840_6_fu_1802_p1) + $signed(sext_ln840_4_fu_1799_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state6_io = ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_2235 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_910_p2 == 1'd0)) | ((ap_predicate_op99_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op601_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_1_reg_815 = 'bx;

always @ (*) begin
    ap_predicate_op601_write_state6 = ((icmp_ln290_reg_3204_pp0_iter4_reg == 1'd1) & (icmp_ln249_reg_3055_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_read_state1 = ((icmp_ln253_fu_922_p2 == 1'd1) & (icmp_ln249_fu_910_p2 == 1'd0));
end

assign grp_fu_2718_p0 = sext_ln1494_fu_1505_p1;

assign grp_fu_2718_p1 = grp_fu_2718_p10;

assign grp_fu_2718_p10 = local_temp_V_18_reg_3114;

assign grp_fu_2726_p0 = sext_ln1494_4_fu_1552_p1;

assign grp_fu_2726_p1 = grp_fu_2726_p10;

assign grp_fu_2726_p10 = local_temp_V_22_reg_3134;

assign grp_fu_2735_p0 = sext_ln1494_8_fu_1599_p1;

assign grp_fu_2735_p1 = grp_fu_2735_p10;

assign grp_fu_2735_p10 = local_temp_V_26_reg_3154;

assign grp_fu_2744_p0 = sext_ln1494_fu_1505_p1;

assign grp_fu_2744_p1 = grp_fu_2744_p10;

assign grp_fu_2744_p10 = local_temp_V_reg_3159;

assign grp_fu_2752_p0 = sext_ln1494_4_fu_1552_p1;

assign grp_fu_2752_p1 = grp_fu_2752_p10;

assign grp_fu_2752_p10 = local_temp_V_13_reg_3179;

assign grp_fu_2761_p0 = sext_ln1494_8_fu_1599_p1;

assign grp_fu_2761_p1 = grp_fu_2761_p10;

assign grp_fu_2761_p10 = local_temp_V_17_reg_3199;

assign grp_fu_2770_p0 = sext_ln1494_2_fu_1615_p1;

assign grp_fu_2770_p1 = grp_fu_2770_p10;

assign grp_fu_2770_p10 = local_temp_V_20_reg_3124_pp0_iter1_reg;

assign grp_fu_2779_p0 = sext_ln1494_6_fu_1621_p1;

assign grp_fu_2779_p1 = grp_fu_2779_p10;

assign grp_fu_2779_p10 = local_temp_V_24_reg_3144_pp0_iter1_reg;

assign grp_fu_2779_p2 = ((icmp_ln272_reg_3108_pp0_iter3_reg[0:0] == 1'b1) ? 14'd0 : ap_sig_allocacmp_accu_V_load);

assign grp_fu_2788_p0 = sext_ln1494_7_fu_1627_p1;

assign grp_fu_2788_p1 = grp_fu_2788_p10;

assign grp_fu_2788_p10 = local_temp_V_25_reg_3149_pp0_iter1_reg;

assign grp_fu_2797_p0 = sext_ln1494_2_fu_1615_p1;

assign grp_fu_2797_p1 = grp_fu_2797_p10;

assign grp_fu_2797_p10 = local_temp_V_11_reg_3169_pp0_iter1_reg;

assign grp_fu_2806_p0 = sext_ln1494_6_fu_1621_p1;

assign grp_fu_2806_p1 = grp_fu_2806_p10;

assign grp_fu_2806_p10 = local_temp_V_15_reg_3189_pp0_iter1_reg;

assign grp_fu_2806_p2 = ((icmp_ln272_reg_3108_pp0_iter3_reg[0:0] == 1'b1) ? 14'd0 : ap_sig_allocacmp_accu_V_1_load);

assign grp_fu_2815_p0 = sext_ln1494_7_fu_1627_p1;

assign grp_fu_2815_p1 = grp_fu_2815_p10;

assign grp_fu_2815_p10 = local_temp_V_16_reg_3194_pp0_iter1_reg;

assign i_2_fu_916_p2 = (ap_sig_allocacmp_i_1 + 23'd1);

assign icmp_ln1039_10_fu_2055_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_10_fu_2051_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_11_fu_2075_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_11_fu_2071_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_12_fu_2095_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_12_fu_2091_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_13_fu_2115_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_13_fu_2111_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_14_fu_2135_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_14_fu_2131_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_15_fu_2279_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(sext_ln1039_fu_2275_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_16_fu_2299_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_15_fu_2295_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_17_fu_2319_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_16_fu_2315_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_18_fu_2339_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_17_fu_2335_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_19_fu_2359_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_18_fu_2355_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_1_fu_1875_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_1_fu_1871_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_20_fu_2379_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_19_fu_2375_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_21_fu_2399_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_20_fu_2395_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_22_fu_2419_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_21_fu_2415_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_23_fu_2439_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_22_fu_2435_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_24_fu_2459_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_23_fu_2455_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_25_fu_2479_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_24_fu_2475_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_26_fu_2499_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_25_fu_2495_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_27_fu_2519_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_26_fu_2515_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_28_fu_2539_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_27_fu_2535_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_29_fu_2559_p2 = (($signed(accu_V_5_fu_1845_p2) < $signed(zext_ln1039_28_fu_2555_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_1895_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_2_fu_1891_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_3_fu_1915_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_3_fu_1911_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_4_fu_1935_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_4_fu_1931_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_5_fu_1955_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_5_fu_1951_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_6_fu_1975_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_6_fu_1971_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_7_fu_1995_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_7_fu_1991_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_8_fu_2015_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_8_fu_2011_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_9_fu_2035_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_9_fu_2031_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_1855_p2 = (($signed(accu_V_4_fu_1815_p2) < $signed(zext_ln1039_fu_1851_p1)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_910_p2 = ((ap_sig_allocacmp_i_1 == 23'd4435968) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_3055_pp0_iter0_reg = icmp_ln249_reg_3055;

assign icmp_ln253_fu_922_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_1266_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_1452_p2 = ((sf_2_fu_1446_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_1469_p2 = ((nf_fu_1463_p2 == 32'd32) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1758_p1 = nf_2_reg_3050_pp0_iter3_reg;

assign inElem_fu_1098_p1 = in0_V_TDATA[44:0];

assign local_temp_V_18_fu_1272_p1 = weights_V_TDATA[2:0];

assign nf_3_fu_1475_p3 = ((icmp_ln302_fu_1469_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1463_p2);

assign nf_fu_1463_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = {{result_V_3_fu_2693_p2}, {result_V_1_fu_2269_p2}};

assign p_ZL7threshs_0_0_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_10_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_11_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_12_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_13_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_14_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_1_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_2_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_3_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_4_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_5_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_6_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_7_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_8_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_0_9_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_0_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_10_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_11_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_12_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_13_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_14_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_1_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_2_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_3_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_4_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_5_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_6_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_7_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_8_address0 = idxprom2_i_fu_1758_p1;

assign p_ZL7threshs_1_9_address0 = idxprom2_i_fu_1758_p1;

assign r_V_4_fu_1539_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_815[24:20]}};

assign r_V_8_fu_1586_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_815[44:40]}};

assign r_V_fu_1498_p1 = ap_phi_reg_pp0_iter1_inElem_1_reg_815[4:0];

assign result_V_1_fu_2269_p2 = (add_ln840_30_fu_2263_p2 + zext_ln840_4_fu_2199_p1);

assign result_V_2_fu_2285_p2 = (icmp_ln1039_15_fu_2279_p2 ^ 1'd1);

assign result_V_3_fu_2693_p2 = (add_ln840_44_fu_2687_p2 + zext_ln840_15_fu_2623_p1);

assign result_V_fu_1861_p2 = (icmp_ln1039_fu_1855_p2 ^ 1'd1);

assign ret_V_10_fu_1690_p0 = sext_ln1494_1_fu_1642_p1;

assign ret_V_10_fu_1690_p1 = ret_V_10_fu_1690_p10;

assign ret_V_10_fu_1690_p10 = local_temp_V_9_reg_3164_pp0_iter2_reg;

assign ret_V_12_fu_1703_p0 = sext_ln1494_3_fu_1658_p1;

assign ret_V_12_fu_1703_p1 = ret_V_12_fu_1703_p10;

assign ret_V_12_fu_1703_p10 = local_temp_V_12_reg_3174_pp0_iter2_reg;

assign ret_V_14_fu_1716_p0 = sext_ln1494_5_fu_1674_p1;

assign ret_V_14_fu_1716_p1 = ret_V_14_fu_1716_p10;

assign ret_V_14_fu_1716_p10 = local_temp_V_14_reg_3184_pp0_iter2_reg;

assign ret_V_1_fu_1645_p0 = sext_ln1494_1_fu_1642_p1;

assign ret_V_1_fu_1645_p1 = ret_V_1_fu_1645_p10;

assign ret_V_1_fu_1645_p10 = local_temp_V_19_reg_3119_pp0_iter2_reg;

assign ret_V_3_fu_1661_p0 = sext_ln1494_3_fu_1658_p1;

assign ret_V_3_fu_1661_p1 = ret_V_3_fu_1661_p10;

assign ret_V_3_fu_1661_p10 = local_temp_V_21_reg_3129_pp0_iter2_reg;

assign ret_V_5_fu_1677_p0 = sext_ln1494_5_fu_1674_p1;

assign ret_V_5_fu_1677_p1 = ret_V_5_fu_1677_p10;

assign ret_V_5_fu_1677_p10 = local_temp_V_23_reg_3139_pp0_iter2_reg;

assign sext_ln1039_fu_2275_p1 = $signed(p_ZL7threshs_1_0_q0);

assign sext_ln1494_1_fu_1642_p1 = $signed(r_V_1_reg_3219_pp0_iter2_reg);

assign sext_ln1494_2_fu_1615_p1 = $signed(r_V_2_reg_3224);

assign sext_ln1494_3_fu_1658_p1 = $signed(r_V_3_reg_3229_pp0_iter2_reg);

assign sext_ln1494_4_fu_1552_p1 = $signed(r_V_4_fu_1539_p4);

assign sext_ln1494_5_fu_1674_p1 = $signed(r_V_5_reg_3245_pp0_iter2_reg);

assign sext_ln1494_6_fu_1621_p1 = $signed(r_V_6_reg_3250);

assign sext_ln1494_7_fu_1627_p1 = $signed(r_V_7_reg_3255);

assign sext_ln1494_8_fu_1599_p1 = $signed(r_V_8_fu_1586_p4);

assign sext_ln1494_fu_1505_p1 = $signed(r_V_fu_1498_p1);

assign sext_ln840_11_fu_1821_p1 = grp_fu_2815_p3;

assign sext_ln840_12_fu_1829_p1 = add_ln840_13_reg_3394;

assign sext_ln840_14_fu_1832_p1 = grp_fu_2797_p3;

assign sext_ln840_15_fu_1841_p1 = $signed(add_ln840_16_fu_1835_p2);

assign sext_ln840_3_fu_1791_p1 = grp_fu_2788_p3;

assign sext_ln840_4_fu_1799_p1 = add_ln840_4_reg_3379;

assign sext_ln840_6_fu_1802_p1 = grp_fu_2770_p3;

assign sext_ln840_7_fu_1811_p1 = $signed(add_ln840_7_fu_1805_p2);

assign sf_2_fu_1446_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_1028_p33 = ap_sig_allocacmp_sf_1[4:0];

assign trunc_ln257_fu_1102_p1 = ap_sig_allocacmp_sf_1[4:0];

assign xor_ln1039_10_fu_2081_p2 = (icmp_ln1039_11_fu_2075_p2 ^ 1'd1);

assign xor_ln1039_11_fu_2101_p2 = (icmp_ln1039_12_fu_2095_p2 ^ 1'd1);

assign xor_ln1039_12_fu_2121_p2 = (icmp_ln1039_13_fu_2115_p2 ^ 1'd1);

assign xor_ln1039_13_fu_2141_p2 = (icmp_ln1039_14_fu_2135_p2 ^ 1'd1);

assign xor_ln1039_15_fu_2305_p2 = (icmp_ln1039_16_fu_2299_p2 ^ 1'd1);

assign xor_ln1039_16_fu_2325_p2 = (icmp_ln1039_17_fu_2319_p2 ^ 1'd1);

assign xor_ln1039_17_fu_2345_p2 = (icmp_ln1039_18_fu_2339_p2 ^ 1'd1);

assign xor_ln1039_18_fu_2365_p2 = (icmp_ln1039_19_fu_2359_p2 ^ 1'd1);

assign xor_ln1039_19_fu_2385_p2 = (icmp_ln1039_20_fu_2379_p2 ^ 1'd1);

assign xor_ln1039_1_fu_1901_p2 = (icmp_ln1039_2_fu_1895_p2 ^ 1'd1);

assign xor_ln1039_20_fu_2405_p2 = (icmp_ln1039_21_fu_2399_p2 ^ 1'd1);

assign xor_ln1039_21_fu_2425_p2 = (icmp_ln1039_22_fu_2419_p2 ^ 1'd1);

assign xor_ln1039_22_fu_2445_p2 = (icmp_ln1039_23_fu_2439_p2 ^ 1'd1);

assign xor_ln1039_23_fu_2465_p2 = (icmp_ln1039_24_fu_2459_p2 ^ 1'd1);

assign xor_ln1039_24_fu_2485_p2 = (icmp_ln1039_25_fu_2479_p2 ^ 1'd1);

assign xor_ln1039_25_fu_2505_p2 = (icmp_ln1039_26_fu_2499_p2 ^ 1'd1);

assign xor_ln1039_26_fu_2525_p2 = (icmp_ln1039_27_fu_2519_p2 ^ 1'd1);

assign xor_ln1039_27_fu_2545_p2 = (icmp_ln1039_28_fu_2539_p2 ^ 1'd1);

assign xor_ln1039_28_fu_2565_p2 = (icmp_ln1039_29_fu_2559_p2 ^ 1'd1);

assign xor_ln1039_2_fu_1921_p2 = (icmp_ln1039_3_fu_1915_p2 ^ 1'd1);

assign xor_ln1039_3_fu_1941_p2 = (icmp_ln1039_4_fu_1935_p2 ^ 1'd1);

assign xor_ln1039_4_fu_1961_p2 = (icmp_ln1039_5_fu_1955_p2 ^ 1'd1);

assign xor_ln1039_5_fu_1981_p2 = (icmp_ln1039_6_fu_1975_p2 ^ 1'd1);

assign xor_ln1039_6_fu_2001_p2 = (icmp_ln1039_7_fu_1995_p2 ^ 1'd1);

assign xor_ln1039_7_fu_2021_p2 = (icmp_ln1039_8_fu_2015_p2 ^ 1'd1);

assign xor_ln1039_8_fu_2041_p2 = (icmp_ln1039_9_fu_2035_p2 ^ 1'd1);

assign xor_ln1039_9_fu_2061_p2 = (icmp_ln1039_10_fu_2055_p2 ^ 1'd1);

assign xor_ln1039_fu_1881_p2 = (icmp_ln1039_1_fu_1875_p2 ^ 1'd1);

assign zext_ln1039_10_fu_2051_p1 = p_ZL7threshs_0_10_q0;

assign zext_ln1039_11_fu_2071_p1 = p_ZL7threshs_0_11_q0;

assign zext_ln1039_12_fu_2091_p1 = p_ZL7threshs_0_12_q0;

assign zext_ln1039_13_fu_2111_p1 = p_ZL7threshs_0_13_q0;

assign zext_ln1039_14_fu_2131_p1 = p_ZL7threshs_0_14_q0;

assign zext_ln1039_15_fu_2295_p1 = p_ZL7threshs_1_1_q0;

assign zext_ln1039_16_fu_2315_p1 = p_ZL7threshs_1_2_q0;

assign zext_ln1039_17_fu_2335_p1 = p_ZL7threshs_1_3_q0;

assign zext_ln1039_18_fu_2355_p1 = p_ZL7threshs_1_4_q0;

assign zext_ln1039_19_fu_2375_p1 = p_ZL7threshs_1_5_q0;

assign zext_ln1039_1_fu_1871_p1 = p_ZL7threshs_0_1_q0;

assign zext_ln1039_20_fu_2395_p1 = p_ZL7threshs_1_6_q0;

assign zext_ln1039_21_fu_2415_p1 = p_ZL7threshs_1_7_q0;

assign zext_ln1039_22_fu_2435_p1 = p_ZL7threshs_1_8_q0;

assign zext_ln1039_23_fu_2455_p1 = p_ZL7threshs_1_9_q0;

assign zext_ln1039_24_fu_2475_p1 = p_ZL7threshs_1_10_q0;

assign zext_ln1039_25_fu_2495_p1 = p_ZL7threshs_1_11_q0;

assign zext_ln1039_26_fu_2515_p1 = p_ZL7threshs_1_12_q0;

assign zext_ln1039_27_fu_2535_p1 = p_ZL7threshs_1_13_q0;

assign zext_ln1039_28_fu_2555_p1 = p_ZL7threshs_1_14_q0;

assign zext_ln1039_2_fu_1891_p1 = p_ZL7threshs_0_2_q0;

assign zext_ln1039_3_fu_1911_p1 = p_ZL7threshs_0_3_q0;

assign zext_ln1039_4_fu_1931_p1 = p_ZL7threshs_0_4_q0;

assign zext_ln1039_5_fu_1951_p1 = p_ZL7threshs_0_5_q0;

assign zext_ln1039_6_fu_1971_p1 = p_ZL7threshs_0_6_q0;

assign zext_ln1039_7_fu_1991_p1 = p_ZL7threshs_0_7_q0;

assign zext_ln1039_8_fu_2011_p1 = p_ZL7threshs_0_8_q0;

assign zext_ln1039_9_fu_2031_p1 = p_ZL7threshs_0_9_q0;

assign zext_ln1039_fu_1851_p1 = p_ZL7threshs_0_0_q0;

assign zext_ln215_1_fu_2291_p1 = result_V_2_fu_2285_p2;

assign zext_ln215_fu_1867_p1 = result_V_fu_1861_p2;

assign zext_ln218_10_fu_2087_p1 = xor_ln1039_10_fu_2081_p2;

assign zext_ln218_11_fu_2107_p1 = xor_ln1039_11_fu_2101_p2;

assign zext_ln218_12_fu_2127_p1 = xor_ln1039_12_fu_2121_p2;

assign zext_ln218_13_fu_2311_p1 = xor_ln1039_15_fu_2305_p2;

assign zext_ln218_14_fu_2331_p1 = xor_ln1039_16_fu_2325_p2;

assign zext_ln218_15_fu_2351_p1 = xor_ln1039_17_fu_2345_p2;

assign zext_ln218_16_fu_2371_p1 = xor_ln1039_18_fu_2365_p2;

assign zext_ln218_17_fu_2391_p1 = xor_ln1039_19_fu_2385_p2;

assign zext_ln218_18_fu_2411_p1 = xor_ln1039_20_fu_2405_p2;

assign zext_ln218_19_fu_2431_p1 = xor_ln1039_21_fu_2425_p2;

assign zext_ln218_1_fu_1907_p1 = xor_ln1039_1_fu_1901_p2;

assign zext_ln218_20_fu_2451_p1 = xor_ln1039_22_fu_2445_p2;

assign zext_ln218_21_fu_2471_p1 = xor_ln1039_23_fu_2465_p2;

assign zext_ln218_22_fu_2491_p1 = xor_ln1039_24_fu_2485_p2;

assign zext_ln218_23_fu_2511_p1 = xor_ln1039_25_fu_2505_p2;

assign zext_ln218_24_fu_2531_p1 = xor_ln1039_26_fu_2525_p2;

assign zext_ln218_25_fu_2551_p1 = xor_ln1039_27_fu_2545_p2;

assign zext_ln218_2_fu_1927_p1 = xor_ln1039_2_fu_1921_p2;

assign zext_ln218_3_fu_1947_p1 = xor_ln1039_3_fu_1941_p2;

assign zext_ln218_4_fu_1967_p1 = xor_ln1039_4_fu_1961_p2;

assign zext_ln218_5_fu_1987_p1 = xor_ln1039_5_fu_1981_p2;

assign zext_ln218_6_fu_2007_p1 = xor_ln1039_6_fu_2001_p2;

assign zext_ln218_7_fu_2027_p1 = xor_ln1039_7_fu_2021_p2;

assign zext_ln218_8_fu_2047_p1 = xor_ln1039_8_fu_2041_p2;

assign zext_ln218_9_fu_2067_p1 = xor_ln1039_9_fu_2061_p2;

assign zext_ln218_fu_1887_p1 = xor_ln1039_fu_1881_p2;

assign zext_ln840_10_fu_2259_p1 = add_ln840_29_fu_2253_p2;

assign zext_ln840_11_fu_2571_p1 = xor_ln1039_28_fu_2565_p2;

assign zext_ln840_12_fu_2587_p1 = add_ln840_33_fu_2581_p2;

assign zext_ln840_13_fu_2597_p1 = add_ln840_34_fu_2591_p2;

assign zext_ln840_14_fu_2607_p1 = add_ln840_35_fu_2601_p2;

assign zext_ln840_15_fu_2623_p1 = add_ln840_37_fu_2617_p2;

assign zext_ln840_16_fu_2633_p1 = add_ln840_38_fu_2627_p2;

assign zext_ln840_17_fu_2643_p1 = add_ln840_39_fu_2637_p2;

assign zext_ln840_18_fu_2653_p1 = add_ln840_40_fu_2647_p2;

assign zext_ln840_19_fu_2663_p1 = add_ln840_41_fu_2657_p2;

assign zext_ln840_1_fu_2163_p1 = add_ln840_19_fu_2157_p2;

assign zext_ln840_20_fu_2673_p1 = add_ln840_42_fu_2667_p2;

assign zext_ln840_21_fu_2683_p1 = add_ln840_43_fu_2677_p2;

assign zext_ln840_2_fu_2173_p1 = add_ln840_20_fu_2167_p2;

assign zext_ln840_3_fu_2183_p1 = add_ln840_21_fu_2177_p2;

assign zext_ln840_4_fu_2199_p1 = add_ln840_23_fu_2193_p2;

assign zext_ln840_5_fu_2209_p1 = add_ln840_24_fu_2203_p2;

assign zext_ln840_6_fu_2219_p1 = add_ln840_25_fu_2213_p2;

assign zext_ln840_7_fu_2229_p1 = add_ln840_26_fu_2223_p2;

assign zext_ln840_8_fu_2239_p1 = add_ln840_27_fu_2233_p2;

assign zext_ln840_9_fu_2249_p1 = add_ln840_28_fu_2243_p2;

assign zext_ln840_fu_2147_p1 = xor_ln1039_13_fu_2141_p2;

endmodule //MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch
