{"Source Block": ["oh/elink/hdl/eclocks.v@146:156@HdlIdDef", "   assign elink_reset  =  (reset_state[2:0]!=`ACTIVE);\n     \n`ifdef TARGET_XILINX\t\n\n   wire       cclk_fb;\n   wire       lclk_fb;\n   wire       cclk;\n   wire       cclk_alt;\n   \n   //###########################\n   // MMCM/PLL FOR CCLK AND TX\n"], "Clone Blocks": [["oh/elink/hdl/eclocks.v@145:155", "\n   assign elink_reset  =  (reset_state[2:0]!=`ACTIVE);\n     \n`ifdef TARGET_XILINX\t\n\n   wire       cclk_fb;\n   wire       lclk_fb;\n   wire       cclk;\n   wire       cclk_alt;\n   \n   //###########################\n"]], "Diff Content": {"Delete": [[151, "   wire       lclk_fb;\n"]], "Add": [[151, "   wire       cclk_fb_in;\n"], [151, "   wire       cclk_fb_out;\n"], [151, "   wire       lclk_fb_in;\n"], [151, "   wire       lclk_fb_out;\n"]]}}