Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:07:47
gem5 executing on mnemosyne.ecn.purdue.edu, pid 9632
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/fluidanimate/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec fluidanimate -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a6fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a73ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a80ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a89ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a92ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a1bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a24ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a2eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a37ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a3fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a49ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a51ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099dbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099e3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099ecef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099f6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099ffef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a08ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09a10ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0999bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099a3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099adef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099b5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099c0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099c8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd099d1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0995aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09962ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0996cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09975ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0997fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09988ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09992ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0991aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09923ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0992cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09934ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0993eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09946ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09950ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09958ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098e2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098eaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098f5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098feef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09907ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09910ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09918ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098a4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098acef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098b6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098beef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098c7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098d0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd098d9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09863ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0986cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09876ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0987eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09887ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0988fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09898ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd09821ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbd0982aef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09833be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0983b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd098450f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09845b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0984d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09857048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09857a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097df518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097dff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097e89e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097f1470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097f1eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097f9940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd098033c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09803e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0980c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09814320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09814d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0979e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097a7278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097a7cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097b1748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097ba1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097bac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097c26a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097cc128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097ccb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097d45f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0975d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0975dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09767550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09767f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0976fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097794a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09779ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09782978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09789400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09789e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097938d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0971b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0971bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09726828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097302b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09730cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09737780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09741208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09741c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097496d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09752160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09752ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096db630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096e30b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096e3b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096ec588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096ecfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096f6a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096fe4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096fef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd097089b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09711438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd09711e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd0969a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096a3390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbd096a3dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096ab748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096ab978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096abba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096abdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096b7048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096b7278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096b74a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096b76d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096b7908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096b7b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096b7d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096b7f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096c1208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096c1438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096c1668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096c1898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096c1ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096c1cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096c1f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096cd198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096cd3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096cd5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096cd828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096cda58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096cdc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096cdeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096d9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096d9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096d9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096d97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096d99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbd096d9c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fbd0963d5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fbd0963dc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_fluidanimate
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate/cpt.644489072977500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate/cpt.644489072977500
Real time: 195.42s
Total real time: 195.42s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/fluidanimate/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491405652000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491406299231.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 644491406299231 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  644.491406299231  simulated seconds
Real time: 0.82s
Total real time: 196.24s
Dumping and resetting stats...
Switched CPUS @ tick 644491406299231
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491406396804.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 644491411874042 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  644.491411874042  simulated seconds
Real time: 6.87s
Total real time: 209.51s
Dumping and resetting stats...
Done with simulation! Completely exiting...
