// Seed: 271458967
`timescale 1ps / 1ps `resetall
`include ""
module module_0;
  type_0 id_0 (
      .id_0(1'b0),
      .id_1(id_1)
  );
  tri0  id_2;
  logic id_3;
  assign id_2[1 : 1'b0] = id_3;
  logic id_4;
endmodule
