<root><simulation><result_generated_time />2023-11-08 03:38:43<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 16, 'C': 24, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 4), ('OY', 4)], [('K', 5), ('OX', 7), ('OY', 7)], []]<I />[[('OY', 2), ('OX', 2), ('OX', 4), ('OY', 4), ('K', 5)], [('OX', 7), ('OY', 7)], []]<O />[[('OY', 2)], [('OX', 2), ('OX', 4), ('OY', 4), ('K', 5), ('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 64, 49, 1], 'I': [28.8, 5.0, 1.0, 1.0], 'O': [24.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 27648, 27648], 'I': [512, 602112, 602112], 'O': [16, 3612672, 3612672], 'O_partial': [0, 0, 0], 'O_final': [16, 3612672, 3612672]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [1.0, 0.02, 0.0], 'O': [0.03, 0.12, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.14, 0.0], 'I': [1.0, 0.14, 0.0], 'O': [0.03, 0.14, 0.0]}<effective_mem_size_bit />{'W': [8, 27648, 27648], 'I': [512, 602112, 602112], 'O': [8, 1806336, 3612672], 'O_partial': [0, 0, 0], 'O_final': [8, 1806336, 3612672]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[169344, 169344], [250880, 3456], [3456, 0]]<I />[[376320, 75264], [100352, 75264], [75264, 0]]<O />[[(0, 451584), (451584, 0)], [(0, 501760), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 451584), (451584, 0)], [(0, 501760), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[21168, 21168], [3920, 54], [14, 0]]<I />[[47040, 9408], [1568, 1176], [294, 0]]<O />[[(0, 56448), (56448, 0)], [(0, 7840), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 56448], [56448, 0]), ([0, 7840], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />5218304</mac_count></basic_info><energy><total_energy />23957814.0<mem_energy_breakdown><W />[14.8, 417.7, 18.0]<I />[19.2, 274.3, 391.6]<O />[39.5, 1471.3, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />260915.2<total />23952818.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6102<utilization_without_data_loading />0.675<utilization_spatial />0.675<utilization_temporal_with_data_loading />0.9041<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />17344<latency_cycle_without_data_loading />15680<ideal_computing_cycle />15680<data_loading><load_cycle_total />1664<load_cycle_individual />{'W': [16, 80, 0], 'I': [32, 1568, 0]}<load_cycle_combined />{'W': 80, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-15679], [-15616, -11712], [-15680, -15680]], 'I': [[-15679], [-2688, -1536], [-15680, -15680]], 'O': [[-15680], [-15680, -7840], [-7840, -13720]]}<mem_stall_cycle_shared />{'W': [[-15679], [-15616, 0], [0, 0]], 'I': [[-15679], [-2688, 0], [0, 0]], 'O': [[-15680], [-15680, -7840], [-7840, -13720]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 27648, 27648], 'I': [512, 602112, 602112], 'O': [16, 3612672, 3612672], 'O_partial': [0, 0, 0], 'O_final': [16, 3612672, 3612672]}<data_size_each_level_total />{'W': [8192, 27648, 27648], 'I': [16384, 602112, 602112], 'O': [512, 3612672, 3612672]}<loop_cycles_each_level />{'W': [64, 15680, 15680], 'I': [320, 15680, 15680], 'O': [2, 15680, 15680]}<top_ir_loop_size />{'W': [64, 49, 1], 'I': [5, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [128.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 1.6], [51.2, 51.2], [51.2, 51.2]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 128.0], [128.0, 2.6]], 'I': [[8.0, 8.0], [256.0, 51.2], [51.2, 51.2]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [128.0, 2.6], [2.6, 0]], 'I': [[8.0, 8.0], [256.0, 51.2], [51.2, 0]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [640.0, 309.8], [53.8, 256.0]], 'I': [[8.0, 8.0], [640.0, 309.8], [53.8, 256.0]], 'O': [[8.0, 8.0], [640.0, 309.8], [53.8, 256.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 15680], [64, 64, 245], [15680, 15680, 1]], 'I': [[1, 1, 15680], [64, 320, 49], [15680, 15680, 1]], 'O': [[1, 1, 15680], [2, 2, 7840], [15680, 15680, 1]]}<trans_time_real />{'W': [[0, 1, 15680], [[0, 64, 245], [16, 64, 245]], [[80, 15680, 1], [20, 15680, 1]]], 'I': [[0, 1, 15680], [[8, 320, 49], [32, 320, 49]], [[1568, 15680, 1], [392, 15680, 1]]], 'O': [[0, 1, 15680], [[0, 2, 7840], [1, 2, 7840]], [[7840, 15680, 1], [1960, 15680, 1]]]}<single_stall_cycle />{'W': [[-1], [-64, -48], [-15600, -15660]], 'I': [[-1], [-56, -32], [-14112, -15288]], 'O': [[-1], [-2, -1], [-7840, -13720]]}<single_stall_count />{'W': [15679, 244, 0], 'I': [15679, 48, 0], 'O': [15680, 7840, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [3904, 0], 'I': [1536, 0], 'O': [7840, 7840]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [7840, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-10240, -15680], [-7840, -7840]], 1: [[-15680, -15680], [-7840, -15680]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.1<mem_area_percentage />99.7 %</area></results><elapsed_time_second />3</simulation></root>