{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.89465",
   "Default View_TopLeft":"715,919",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port m_shk_ctrl_0 -pg 1 -lvl 7 -x 2290 -y 120 -defaultsOSRD
preplace port BRAM_PORTB_0 -pg 1 -lvl 0 -x -360 -y 190 -defaultsOSRD
preplace port BRAM_PORTB_1 -pg 1 -lvl 0 -x -360 -y 310 -defaultsOSRD
preplace port BRAM_PORTB_2 -pg 1 -lvl 0 -x -360 -y 430 -defaultsOSRD
preplace port BRAM_PORTB_3 -pg 1 -lvl 0 -x -360 -y 550 -defaultsOSRD
preplace port BRAM_PORTB_4 -pg 1 -lvl 0 -x -360 -y 670 -defaultsOSRD
preplace port BRAM_PORTB_5 -pg 1 -lvl 0 -x -360 -y 790 -defaultsOSRD
preplace port BRAM_PORTB_6 -pg 1 -lvl 0 -x -360 -y 910 -defaultsOSRD
preplace port BRAM_PORTB_7 -pg 1 -lvl 0 -x -360 -y 1030 -defaultsOSRD
preplace port BRAM_PORTB_8 -pg 1 -lvl 0 -x -360 -y 1320 -defaultsOSRD
preplace port BRAM_PORTB_9 -pg 1 -lvl 0 -x -360 -y 1460 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 40 -y 90 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1630 -y 180 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1250 -y 170 -defaultsOSRD
preplace inst rst_ps8_0_96M -pg 1 -lvl 1 -x 40 -y 300 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1890 -y 120 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 520 -y 90 -defaultsOSRD
preplace inst gpio_shk_0 -pg 1 -lvl 6 -x 2140 -y 120 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1630 -y 300 -defaultsOSRD -resize 160 96
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -x 1630 -y 420 -defaultsOSRD -resize 160 96
preplace inst blk_mem_gen_3 -pg 1 -lvl 4 -x 1630 -y 540 -defaultsOSRD -resize 160 96
preplace inst blk_mem_gen_4 -pg 1 -lvl 4 -x 1630 -y 660 -defaultsOSRD -resize 160 96
preplace inst blk_mem_gen_5 -pg 1 -lvl 4 -x 1630 -y 780 -defaultsOSRD -resize 160 96
preplace inst blk_mem_gen_6 -pg 1 -lvl 4 -x 1630 -y 900 -defaultsOSRD -resize 160 96
preplace inst blk_mem_gen_7 -pg 1 -lvl 4 -x 1630 -y 1020 -defaultsOSRD -resize 160 96
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 1250 -y 310 -defaultsOSRD -resize 240 116
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 1250 -y 450 -defaultsOSRD -resize 240 116
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 3 -x 1250 -y 590 -defaultsOSRD -resize 240 116
preplace inst axi_bram_ctrl_4 -pg 1 -lvl 3 -x 1250 -y 730 -defaultsOSRD -resize 240 116
preplace inst axi_bram_ctrl_5 -pg 1 -lvl 3 -x 1250 -y 870 -defaultsOSRD -resize 240 116
preplace inst axi_bram_ctrl_6 -pg 1 -lvl 3 -x 1250 -y 1010 -defaultsOSRD -resize 240 116
preplace inst axi_bram_ctrl_7 -pg 1 -lvl 3 -x 1250 -y 1150 -defaultsOSRD -resize 240 116
preplace inst blk_mem_gen_8 -pg 1 -lvl 4 -x 1630 -y 1310 -defaultsOSRD
preplace inst blk_mem_gen_9 -pg 1 -lvl 4 -x 1630 -y 1450 -defaultsOSRD -resize 220 93
preplace inst axi_bram_ctrl_8 -pg 1 -lvl 3 -x 1250 -y 1310 -defaultsOSRD
preplace inst axi_bram_ctrl_9 -pg 1 -lvl 3 -x 1250 -y 1450 -defaultsOSRD -resize 240 116
preplace netloc rst_ps8_0_96M_peripheral_aresetn 1 1 4 370 270 760 60 NJ 60 1760J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 5 -260 0 360 260 750 50 NJ 50 1770J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 -270 -10 340
preplace netloc BRAM_PORTB_0_1 1 0 4 -320J 180 380J 230 710J 70 1450J
preplace netloc BRAM_PORTB_1_1 1 0 4 -310J 190 350J 240 730J 80 1440J
preplace netloc BRAM_PORTB_2_1 1 0 4 -340J -80 NJ -80 NJ -80 1470J
preplace netloc BRAM_PORTB_3_1 1 0 4 -330J -70 NJ -70 NJ -70 1460J
preplace netloc BRAM_PORTB_4_1 1 0 4 -280J 200 340J 250 780J 90 1400J
preplace netloc BRAM_PORTB_5_1 1 0 4 -300J -60 NJ -60 NJ -60 1430J
preplace netloc BRAM_PORTB_6_1 1 0 4 -290J -50 NJ -50 NJ -50 1410J
preplace netloc BRAM_PORTB_7_1 1 0 4 NJ 1030 NJ 1030 670J 1530 1450J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 170
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 1390 290n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 1 1390 410n
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 3 1 1390 530n
preplace netloc axi_bram_ctrl_4_BRAM_PORTA 1 3 1 1390 650n
preplace netloc axi_bram_ctrl_5_BRAM_PORTA 1 3 1 1420 770n
preplace netloc axi_bram_ctrl_6_BRAM_PORTA 1 3 1 1420 890n
preplace netloc axi_bram_ctrl_7_BRAM_PORTA 1 3 1 1440 1010n
preplace netloc axi_gpio_0_GPIO 1 5 1 N 110
preplace netloc axi_gpio_0_GPIO2 1 5 1 N 130
preplace netloc axi_smc_M00_AXI 1 2 3 NJ 10 NJ 10 1780
preplace netloc axi_smc_M01_AXI 1 2 1 790 30n
preplace netloc axi_smc_M02_AXI 1 2 1 680 50n
preplace netloc axi_smc_M03_AXI 1 2 1 670 70n
preplace netloc axi_smc_M04_AXI 1 2 1 770 90n
preplace netloc axi_smc_M05_AXI 1 2 1 740 110n
preplace netloc axi_smc_M06_AXI 1 2 1 720 130n
preplace netloc axi_smc_M07_AXI 1 2 1 700 150n
preplace netloc axi_smc_M08_AXI 1 2 1 690 170n
preplace netloc gpio_shk_0_m_shk_ctrl 1 6 1 N 120
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 N 70
preplace netloc axi_bram_ctrl_8_BRAM_PORTA 1 3 1 1420 1300n
preplace netloc axi_bram_ctrl_9_BRAM_PORTA 1 3 1 1460 1442n
preplace netloc BRAM_PORTB_8_1 1 0 4 -300J 1230 NJ 1230 NJ 1230 1400J
preplace netloc BRAM_PORTB_9_1 1 0 4 NJ 1460 NJ 1460 660J 1540 1470J
levelinfo -pg 1 -360 40 520 1250 1630 1890 2140 2290
pagesize -pg 1 -db -bbox -sgen -530 -310 2430 2360
"
}
{
   "da_axi4_cnt":"18",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"15",
   "da_clkrst_cnt":"1"
}
