

================================================================
== Vitis HLS Report for 'test_state_buffer_Pipeline_VITIS_LOOP_43_3'
================================================================
* Date:           Wed Jul 24 18:56:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.987 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|       35|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       35|       74|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_88_p2         |      icmp|   0|  0|  20|          32|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  24|          34|           5|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_1  |  14|          3|   32|         96|
    |current_fu_36               |   9|          2|   32|         64|
    |out_stream_TDATA_blk_n      |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  50|         11|   67|        166|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |current_fu_36            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   35|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_43_3|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_43_3|  return value|
|out_stream_TREADY                   |   in|    1|        axis|                                  out_stream|       pointer|
|out_stream_TDATA                    |  out|   32|        axis|                                  out_stream|       pointer|
|out_stream_TVALID                   |  out|    1|        axis|                                  out_stream|       pointer|
|current_2                           |   in|   32|     ap_none|                                   current_2|        scalar|
|buffer_buffer_state_lvt_V_address0  |  out|    7|   ap_memory|                   buffer_buffer_state_lvt_V|         array|
|buffer_buffer_state_lvt_V_ce0       |  out|    1|   ap_memory|                   buffer_buffer_state_lvt_V|         array|
|buffer_buffer_state_lvt_V_q0        |   in|   32|   ap_memory|                   buffer_buffer_state_lvt_V|         array|
|buffer_buffer_next_address0         |  out|    7|   ap_memory|                          buffer_buffer_next|         array|
|buffer_buffer_next_ce0              |  out|    1|   ap_memory|                          buffer_buffer_next|         array|
|buffer_buffer_next_q0               |   in|   32|   ap_memory|                          buffer_buffer_next|         array|
+------------------------------------+-----+-----+------------+--------------------------------------------+--------------+

