{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462078008377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462078008377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 21:46:48 2016 " "Processing started: Sat Apr 30 21:46:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462078008377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462078008377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462078008377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1462078010078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_gate " "Found entity 1: subtract_gate" {  } { { "../alu_gate/subtract_gate/subtract_gate.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078010873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078010873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_complement " "Found entity 1: one_complement" {  } { { "../alu_gate/subtract_gate/one_complement.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_gate/subtract_gate/one_complement.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078010889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078010889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "valid_less_than VALID_LESS_THAN slt_gate.v(22) " "Verilog HDL Declaration information at slt_gate.v(22): object \"valid_less_than\" differs only in case from object \"VALID_LESS_THAN\" in the same scope" {  } { { "../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462078010951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt_gate " "Found entity 1: slt_gate" {  } { { "../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078010967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078010967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_gate " "Found entity 1: sll_gate" {  } { { "../alu_gate/sll_gate/sll_gate.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078010967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078010967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../alu_gate/shared_modules/mux_2to1.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078010983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078010983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow " "Found entity 1: alu_dataflow" {  } { { "../alu_dataflow/alu_dataflow.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078010983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078010983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_gate " "Found entity 1: adder_gate" {  } { { "../alu_gate/adder_gate/adder_gate.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078010998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078010998 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/EE_469/git/EE469/Lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v C:/EE_469/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v " "File \"C:/EE_469/git/EE469/Lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v\" is a duplicate of already analyzed file \"C:/EE_469/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1462078010998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v 0 0 " "Found 0 design units, including 0 entities, in source file /ee_469/git/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078010998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../file_register/register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078011014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078011014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../file_register/register_32bit/register_32bit.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078011045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078011045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078011076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078011076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462078011076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462078011076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462078011076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462078011076 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" sram.v(50) " "Verilog HDL syntax error at sram.v(50) near text \"always\";  expecting \"end\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1462078011092 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" sram.v(54) " "Verilog HDL syntax error at sram.v(54) near text \"endmodule\";  expecting \"end\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/sram/sram.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1462078011107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab3/verilog/sram/sram.v 0 0 " "Found 0 design units, including 0 entities, in source file /ee_469/git/ee469/lab3/verilog/sram/sram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078011107 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \";\" alu_integration_test.v(32) " "Verilog HDL syntax error at alu_integration_test.v(32) near text \"wire\";  expecting \";\"" {  } { { "alu_integration_test.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1462078011123 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\" alu_integration_test.v(76) " "Verilog HDL syntax error at alu_integration_test.v(76) near text \"endmodule\";  expecting \";\"" {  } { { "alu_integration_test.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1462078011123 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu_integration_test alu_integration_test.v(13) " "Ignored design unit \"alu_integration_test\" at alu_integration_test.v(13) due to previous errors" {  } { { "alu_integration_test.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1462078011123 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "div_clock alu_integration_test.v(101) " "Ignored design unit \"div_clock\" at alu_integration_test.v(101) due to previous errors" {  } { { "alu_integration_test.v" "" { Text "C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 101 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1462078011123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_integration_test.v 0 0 " "Found 0 design units, including 0 entities, in source file alu_integration_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078011123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../../../Lab2/Verilog/file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/Verilog/file_register/file_register.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078011139 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "../../../Lab2/Verilog/file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/Verilog/file_register/file_register.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462078011139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462078011139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.map.smsg " "Generated suppressed messages file C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462078011357 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462078011575 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 30 21:46:51 2016 " "Processing ended: Sat Apr 30 21:46:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462078011575 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462078011575 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462078011575 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462078011575 ""}
