SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/fifo_async.sv
TOPLEVEL        = fifo_async
MODULE          = tb
PYTHONPATH      = /src
HASH            = 1-rtl-implementation