\hypertarget{struct_d_m_a___stream___type_def}{}\section{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___stream___type_def}\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}


D\+MA Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{N\+D\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{P\+AR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{M0\+AR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{M1\+AR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{F\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Controller. 

\subsection{Member Data Documentation}
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{}\label{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}
D\+MA stream x configuration register \index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!F\+CR@{F\+CR}}
\index{F\+CR@{F\+CR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+CR}{FCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+F\+CR}\hypertarget{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{}\label{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}
D\+MA stream x F\+I\+FO control register \index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!M0\+AR@{M0\+AR}}
\index{M0\+AR@{M0\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M0\+AR}{M0AR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+M0\+AR}\hypertarget{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{}\label{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}
D\+MA stream x memory 0 address register \index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!M1\+AR@{M1\+AR}}
\index{M1\+AR@{M1\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M1\+AR}{M1AR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+M1\+AR}\hypertarget{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{}\label{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}
D\+MA stream x memory 1 address register \index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!N\+D\+TR@{N\+D\+TR}}
\index{N\+D\+TR@{N\+D\+TR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+D\+TR}{NDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+N\+D\+TR}\hypertarget{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{}\label{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}
D\+MA stream x number of data register \index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!P\+AR@{P\+AR}}
\index{P\+AR@{P\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+AR}{PAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+P\+AR}\hypertarget{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{}\label{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}
D\+MA stream x peripheral address register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
