design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/cpu,cpu,RUN_2025.06.08_22.25.43,flow completed,1h50m41s0ms,0h20m29s0ms,127647.01971866639,6.301753082625,1276.4701971866639,-1,8.332,7169.82,5578,0,0,0,0,0,0,0,944,856,0,0,13870235,263821,0.0,-1,0.0,0.0,-17.0,0.0,-1,0.0,0.0,-334.69,-1,0.0,57.87,59.37,25.48,52.19,0.63,3095,4415,69,1324,0,0,0,4197,38,32,74,57,385,105,63,1869,1115,1120,28,427933,88587,99506,144634,8044,768704,6213003.7632,0.00528,0.0372,0.000104,0.00661,0.0469,4.69e-07,0.00783,0.0548,7.7e-07,27.6,27.0,37.03703703703704,10,1,1,25,25,0.3,1,10,0.75,0,sky130_fd_sc_hd,AREA 0
