@W: BN132 :"c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance mss_top_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance mss_top_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@W: MT530 :"c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":2045:4:2045:5|Found inferred clock mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 416 sequential elements including mss_top_sb_0.COREI2C_0_0.G0a\.0\.ui2c.fsmsta[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
