-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "11/29/2019 15:52:33"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	projeto_final IS
    PORT (
	clk : IN std_logic;
	switches : IN std_logic_vector(17 DOWNTO 0);
	botoes : IN std_logic_vector(0 TO 2);
	leds : BUFFER std_logic_vector(0 TO 1);
	valor : BUFFER std_logic_vector(15 DOWNTO 0);
	a : BUFFER std_logic_vector(0 TO 3);
	b : BUFFER std_logic_vector(0 TO 3);
	c : BUFFER std_logic_vector(0 TO 3);
	d : BUFFER std_logic_vector(0 TO 3);
	e : BUFFER std_logic_vector(0 TO 3);
	f : BUFFER std_logic_vector(0 TO 3);
	g : BUFFER std_logic_vector(0 TO 3)
	);
END projeto_final;

-- Design Ports Information
-- leds[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[1]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[6]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[7]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[8]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[9]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[10]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[11]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[12]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[14]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[15]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a[2]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a[1]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[2]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[0]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e[2]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e[1]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e[0]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f[3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f[2]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f[1]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[2]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[1]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[0]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF projeto_final IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_switches : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_botoes : std_logic_vector(0 TO 2);
SIGNAL ww_leds : std_logic_vector(0 TO 1);
SIGNAL ww_valor : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_a : std_logic_vector(0 TO 3);
SIGNAL ww_b : std_logic_vector(0 TO 3);
SIGNAL ww_c : std_logic_vector(0 TO 3);
SIGNAL ww_d : std_logic_vector(0 TO 3);
SIGNAL ww_e : std_logic_vector(0 TO 3);
SIGNAL ww_f : std_logic_vector(0 TO 3);
SIGNAL ww_g : std_logic_vector(0 TO 3);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \acesso|map_ula|s[15]~58clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \leds[1]~output_o\ : std_logic;
SIGNAL \leds[0]~output_o\ : std_logic;
SIGNAL \valor[0]~output_o\ : std_logic;
SIGNAL \valor[1]~output_o\ : std_logic;
SIGNAL \valor[2]~output_o\ : std_logic;
SIGNAL \valor[3]~output_o\ : std_logic;
SIGNAL \valor[4]~output_o\ : std_logic;
SIGNAL \valor[5]~output_o\ : std_logic;
SIGNAL \valor[6]~output_o\ : std_logic;
SIGNAL \valor[7]~output_o\ : std_logic;
SIGNAL \valor[8]~output_o\ : std_logic;
SIGNAL \valor[9]~output_o\ : std_logic;
SIGNAL \valor[10]~output_o\ : std_logic;
SIGNAL \valor[11]~output_o\ : std_logic;
SIGNAL \valor[12]~output_o\ : std_logic;
SIGNAL \valor[13]~output_o\ : std_logic;
SIGNAL \valor[14]~output_o\ : std_logic;
SIGNAL \valor[15]~output_o\ : std_logic;
SIGNAL \a[3]~output_o\ : std_logic;
SIGNAL \a[2]~output_o\ : std_logic;
SIGNAL \a[1]~output_o\ : std_logic;
SIGNAL \a[0]~output_o\ : std_logic;
SIGNAL \b[3]~output_o\ : std_logic;
SIGNAL \b[2]~output_o\ : std_logic;
SIGNAL \b[1]~output_o\ : std_logic;
SIGNAL \b[0]~output_o\ : std_logic;
SIGNAL \c[3]~output_o\ : std_logic;
SIGNAL \c[2]~output_o\ : std_logic;
SIGNAL \c[1]~output_o\ : std_logic;
SIGNAL \c[0]~output_o\ : std_logic;
SIGNAL \d[3]~output_o\ : std_logic;
SIGNAL \d[2]~output_o\ : std_logic;
SIGNAL \d[1]~output_o\ : std_logic;
SIGNAL \d[0]~output_o\ : std_logic;
SIGNAL \e[3]~output_o\ : std_logic;
SIGNAL \e[2]~output_o\ : std_logic;
SIGNAL \e[1]~output_o\ : std_logic;
SIGNAL \e[0]~output_o\ : std_logic;
SIGNAL \f[3]~output_o\ : std_logic;
SIGNAL \f[2]~output_o\ : std_logic;
SIGNAL \f[1]~output_o\ : std_logic;
SIGNAL \f[0]~output_o\ : std_logic;
SIGNAL \g[3]~output_o\ : std_logic;
SIGNAL \g[2]~output_o\ : std_logic;
SIGNAL \g[1]~output_o\ : std_logic;
SIGNAL \g[0]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \botoes[0]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|resetar~feeder_combout\ : std_logic;
SIGNAL \acesso|map_eop|resetar~q\ : std_logic;
SIGNAL \botoes[1]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|ler_valor~0_combout\ : std_logic;
SIGNAL \acesso|map_eop|ler_valor~q\ : std_logic;
SIGNAL \acesso|valor_lido~0_combout\ : std_logic;
SIGNAL \acesso|valor_lido~q\ : std_logic;
SIGNAL \botoes[2]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|constante[0]~0_combout\ : std_logic;
SIGNAL \acesso|map_eop|executar_operacao~feeder_combout\ : std_logic;
SIGNAL \acesso|map_eop|executar_operacao~q\ : std_logic;
SIGNAL \acesso|operacao_finalizada~0_combout\ : std_logic;
SIGNAL \acesso|operacao_finalizada~q\ : std_logic;
SIGNAL \switches[17]~input_o\ : std_logic;
SIGNAL \switches[16]~input_o\ : std_logic;
SIGNAL \switches[6]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|operacao_atual[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_eop|rb[0]~feeder_combout\ : std_logic;
SIGNAL \switches[14]~input_o\ : std_logic;
SIGNAL \switches[15]~input_o\ : std_logic;
SIGNAL \switches[13]~input_o\ : std_logic;
SIGNAL \switches[12]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|process_0~1_combout\ : std_logic;
SIGNAL \acesso|map_eop|process_0~0_combout\ : std_logic;
SIGNAL \acesso|map_eop|operacao[0]~0_combout\ : std_logic;
SIGNAL \acesso|map_eop|operacao[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_eop|operacao[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|Equal0~1_combout\ : std_logic;
SIGNAL \switches[9]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|operacao_atual[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~8_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~9_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~10_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~6_combout\ : std_logic;
SIGNAL \switches[10]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|operacao_atual[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_eop|ra[1]~feeder_combout\ : std_logic;
SIGNAL \switches[7]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|rb[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[1]~5_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_clear[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|b_ula[3]~0_combout\ : std_logic;
SIGNAL \switches[0]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|constante[0]~1_combout\ : std_logic;
SIGNAL \acesso|b_ula~1_combout\ : std_logic;
SIGNAL \acesso|b_ula[0]~2_combout\ : std_logic;
SIGNAL \acesso|b_ula[0]~3_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~2_combout\ : std_logic;
SIGNAL \acesso|a_ula[0]~3_combout\ : std_logic;
SIGNAL \acesso|a_ula[0]~12_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~4_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~6_combout\ : std_logic;
SIGNAL \acesso|map_ula|process_0~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~2_cout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~3_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~3_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~5_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~7_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~58_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~58clkctrl_outclk\ : std_logic;
SIGNAL \switches[11]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|operacao_atual[11]~feeder_combout\ : std_logic;
SIGNAL \switches[8]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|rb[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[2]~7_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~9_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~39_combout\ : std_logic;
SIGNAL \switches[4]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|operacao_atual[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~14_combout\ : std_logic;
SIGNAL \switches[3]~input_o\ : std_logic;
SIGNAL \acesso|map_eop|operacao_atual[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~8_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~65_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~66_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~14_combout\ : std_logic;
SIGNAL \switches[2]~input_o\ : std_logic;
SIGNAL \acesso|b_ula~5_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~67_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~68_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~12_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~8_combout\ : std_logic;
SIGNAL \switches[1]~input_o\ : std_logic;
SIGNAL \acesso|map_ula|Add0~4\ : std_logic;
SIGNAL \acesso|map_ula|Add0~6_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~69_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~70_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~10_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~11_combout\ : std_logic;
SIGNAL \acesso|wren_ram~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|Equal0~0_combout\ : std_logic;
SIGNAL \acesso|wren_ram~1_combout\ : std_logic;
SIGNAL \acesso|wren_ram~q\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[0]~2_combout\ : std_logic;
SIGNAL \acesso|addr_ram[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|addr_ram[0]~0_combout\ : std_logic;
SIGNAL \acesso|addr_ram[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|addr_ram[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|addr_ram[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|addr_ram[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~61_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~62_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~18_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~17_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~16\ : std_logic;
SIGNAL \acesso|map_ula|Add0~18_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~19_combout\ : std_logic;
SIGNAL \acesso|addr_ram[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~23_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~37_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~76_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~72_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~73_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~74_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~75_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~59_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[0]~35_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[0]~63_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~13_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|Equal0~0_combout\ : std_logic;
SIGNAL \acesso|ler_escrever_brg~0_combout\ : std_logic;
SIGNAL \acesso|ler_escrever_brg~1_combout\ : std_logic;
SIGNAL \acesso|ler_escrever_brg~q\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[0]~11_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q[6]~1_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[4]~10_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~63_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[2]~8_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[2]~9_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r3|q[13]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[6]~12_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[5]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~64_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[1]~3_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[1]~5_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r2|q[1]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[3]~2_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[4]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~61_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[7]~6_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[7]~7_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r8|q[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|registrador_escolhido[5]~4_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[15]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~62_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~65_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida[0]~5_combout\ : std_logic;
SIGNAL \acesso|b_ula~15_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~45_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~46_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~38_combout\ : std_logic;
SIGNAL \acesso|b_ula~14_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~35_combout\ : std_logic;
SIGNAL \acesso|b_ula~13_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~32_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~29_combout\ : std_logic;
SIGNAL \acesso|b_ula~11_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~26_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~23_combout\ : std_logic;
SIGNAL \acesso|b_ula~9_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~20_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~19\ : std_logic;
SIGNAL \acesso|map_ula|Add0~22\ : std_logic;
SIGNAL \acesso|map_ula|Add0~25\ : std_logic;
SIGNAL \acesso|map_ula|Add0~28\ : std_logic;
SIGNAL \acesso|map_ula|Add0~31\ : std_logic;
SIGNAL \acesso|map_ula|Add0~34\ : std_logic;
SIGNAL \acesso|map_ula|Add0~37\ : std_logic;
SIGNAL \acesso|map_ula|Add0~39_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~47_combout\ : std_logic;
SIGNAL \acesso|addr_ram[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~70_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~69_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~67_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~66_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~68_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~58_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~12_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~58_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~59_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~56_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~57_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~60_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~42_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~36_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~43_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~44_combout\ : std_logic;
SIGNAL \acesso|addr_ram[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~64_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~63_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~60_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~61_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~62_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~57_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~11_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~53_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~54_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~51_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~52_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~55_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~40_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~38_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~33_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~41_combout\ : std_logic;
SIGNAL \acesso|addr_ram[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~58_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~57_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~55_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~54_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~56_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~56_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~10_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~48_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~49_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~46_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~47_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~50_combout\ : std_logic;
SIGNAL \acesso|b_ula~12_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~33_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~34_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~35_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~30_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~36_combout\ : std_logic;
SIGNAL \acesso|addr_ram[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~52_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~51_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~49_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~48_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~50_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~55_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~9_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~43_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~44_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~41_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~42_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~45_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~29_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~30_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~31_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~27_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~32_combout\ : std_logic;
SIGNAL \acesso|addr_ram[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~54_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~8_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~38_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~39_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~36_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~37_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~40_combout\ : std_logic;
SIGNAL \acesso|b_ula~10_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~25_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~26_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~27_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~24_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~28_combout\ : std_logic;
SIGNAL \acesso|addr_ram[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~39_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~40_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~36_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~37_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~38_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~53_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~7_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~33_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~34_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~31_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~32_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~35_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~21_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~20_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~21_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~22_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~24_combout\ : std_logic;
SIGNAL \acesso|addr_ram[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~48_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~2_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~6_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~7_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~8_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~9_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~10_combout\ : std_logic;
SIGNAL \acesso|b_ula~4_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~5_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~7\ : std_logic;
SIGNAL \acesso|map_ula|Add0~9_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~13_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~49_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~3_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~13_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~14_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~11_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~12_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~15_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~10\ : std_logic;
SIGNAL \acesso|map_ula|Add0~12_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~15_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~50_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~4_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~16_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~17_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~18_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~19_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~20_combout\ : std_logic;
SIGNAL \acesso|b_ula~6_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~11_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~13\ : std_logic;
SIGNAL \acesso|map_ula|Add0~15_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~63_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~64_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~16_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~17_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~51_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~5_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~21_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~22_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~23_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~24_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~25_combout\ : std_logic;
SIGNAL \acesso|b_ula~7_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~88_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~87_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~85_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~84_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~86_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~61_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~15_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~73_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~74_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~71_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~72_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~75_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~52_combout\ : std_logic;
SIGNAL \acesso|b_ula~17_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~44_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~41_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~40\ : std_logic;
SIGNAL \acesso|map_ula|Add0~43\ : std_logic;
SIGNAL \acesso|map_ula|Add0~45_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~51_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~53_combout\ : std_logic;
SIGNAL \acesso|addr_ram[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~81_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~82_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~78_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~79_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~80_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~60_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~14_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~68_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~69_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~66_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~67_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~70_combout\ : std_logic;
SIGNAL \acesso|b_ula~16_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~48_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~49_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~42_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~50_combout\ : std_logic;
SIGNAL \acesso|addr_ram[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~52_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[5]~feeder_combout\ : std_logic;
SIGNAL \switches[5]~input_o\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~6_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~28_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~29_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~26_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~27_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~30_combout\ : std_logic;
SIGNAL \acesso|b_ula~8_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~94_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~93_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~90_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~91_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~92_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~62_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~16_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~76_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~77_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~78_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~79_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~80_combout\ : std_logic;
SIGNAL \acesso|a_ula[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~54_combout\ : std_logic;
SIGNAL \acesso|b_ula~18_combout\ : std_logic;
SIGNAL \acesso|b_ula[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~47_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~46\ : std_logic;
SIGNAL \acesso|map_ula|Add0~48_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~59_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~56_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~55_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~57_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~60_combout\ : std_logic;
SIGNAL \acesso|addr_ram[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~47_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|q~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|q[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|q[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~1_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|q[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|q[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~2_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~3_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~4_combout\ : std_logic;
SIGNAL \acesso|valor_display[11]~40_combout\ : std_logic;
SIGNAL \acesso|valor_display[11]~39_combout\ : std_logic;
SIGNAL \acesso|valor_display~6_combout\ : std_logic;
SIGNAL \acesso|valor_display~7_combout\ : std_logic;
SIGNAL \acesso|valor_display[0]~41_combout\ : std_logic;
SIGNAL \acesso|valor_display[0]~8_combout\ : std_logic;
SIGNAL \acesso|valor_display~9_combout\ : std_logic;
SIGNAL \acesso|valor_display~10_combout\ : std_logic;
SIGNAL \acesso|valor_display~11_combout\ : std_logic;
SIGNAL \acesso|valor_display~12_combout\ : std_logic;
SIGNAL \acesso|valor_display~13_combout\ : std_logic;
SIGNAL \acesso|valor_display~14_combout\ : std_logic;
SIGNAL \acesso|valor_display~15_combout\ : std_logic;
SIGNAL \acesso|valor_display~16_combout\ : std_logic;
SIGNAL \acesso|valor_display~17_combout\ : std_logic;
SIGNAL \acesso|valor_display~18_combout\ : std_logic;
SIGNAL \acesso|valor_display~19_combout\ : std_logic;
SIGNAL \acesso|valor_display~20_combout\ : std_logic;
SIGNAL \acesso|valor_display~21_combout\ : std_logic;
SIGNAL \acesso|valor_display~22_combout\ : std_logic;
SIGNAL \acesso|valor_display~23_combout\ : std_logic;
SIGNAL \acesso|valor_display~24_combout\ : std_logic;
SIGNAL \acesso|valor_display~25_combout\ : std_logic;
SIGNAL \acesso|valor_display~26_combout\ : std_logic;
SIGNAL \acesso|valor_display~27_combout\ : std_logic;
SIGNAL \acesso|valor_display~28_combout\ : std_logic;
SIGNAL \acesso|valor_display~29_combout\ : std_logic;
SIGNAL \acesso|valor_display~30_combout\ : std_logic;
SIGNAL \acesso|valor_display~31_combout\ : std_logic;
SIGNAL \acesso|valor_display~32_combout\ : std_logic;
SIGNAL \acesso|valor_display~33_combout\ : std_logic;
SIGNAL \acesso|valor_display~34_combout\ : std_logic;
SIGNAL \acesso|valor_display~35_combout\ : std_logic;
SIGNAL \acesso|valor_display~36_combout\ : std_logic;
SIGNAL \acesso|valor_display~37_combout\ : std_logic;
SIGNAL \acesso|valor_display~38_combout\ : std_logic;
SIGNAL \s|decod|display4|a~0_combout\ : std_logic;
SIGNAL \s|decod|display3|a~0_combout\ : std_logic;
SIGNAL \s|decod|display2|a~0_combout\ : std_logic;
SIGNAL \s|decod|display1|a~0_combout\ : std_logic;
SIGNAL \s|decod|display4|b~0_combout\ : std_logic;
SIGNAL \s|decod|display3|b~0_combout\ : std_logic;
SIGNAL \s|decod|display2|b~0_combout\ : std_logic;
SIGNAL \s|decod|display1|b~0_combout\ : std_logic;
SIGNAL \s|decod|display4|c~0_combout\ : std_logic;
SIGNAL \s|decod|display3|c~0_combout\ : std_logic;
SIGNAL \s|decod|display2|c~0_combout\ : std_logic;
SIGNAL \s|decod|display1|c~0_combout\ : std_logic;
SIGNAL \s|decod|display4|d~0_combout\ : std_logic;
SIGNAL \s|decod|display3|d~0_combout\ : std_logic;
SIGNAL \s|decod|display2|d~0_combout\ : std_logic;
SIGNAL \s|decod|display1|d~0_combout\ : std_logic;
SIGNAL \s|decod|display4|e~0_combout\ : std_logic;
SIGNAL \s|decod|display3|e~0_combout\ : std_logic;
SIGNAL \s|decod|display2|e~0_combout\ : std_logic;
SIGNAL \s|decod|display1|e~0_combout\ : std_logic;
SIGNAL \s|decod|display4|f~0_combout\ : std_logic;
SIGNAL \s|decod|display3|f~0_combout\ : std_logic;
SIGNAL \s|decod|display2|f~0_combout\ : std_logic;
SIGNAL \s|decod|display1|f~0_combout\ : std_logic;
SIGNAL \s|decod|display4|g~0_combout\ : std_logic;
SIGNAL \s|decod|display3|g~0_combout\ : std_logic;
SIGNAL \s|decod|display2|g~0_combout\ : std_logic;
SIGNAL \s|decod|display1|g~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|s\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_eop|constante\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_eop|ra\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r4|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_eop|operacao_atual\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r7|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r2|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|data_in_ram\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|a_ula\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r6|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r3|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|valor_display\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|registrador_escolhido\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \acesso|seletor_brg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r5|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_eop|operacao\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r1|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|b_ula\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|entrada_brg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|registrador_clear\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \acesso|addr_ram\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r8|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_eop|rb\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|map_eop|ALT_INV_resetar~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_switches <= switches;
ww_botoes <= botoes;
leds <= ww_leds;
valor <= ww_valor;
a <= ww_a;
b <= ww_b;
c <= ww_c;
d <= ww_d;
e <= ww_e;
f <= ww_f;
g <= ww_g;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\acesso|map_ula|s[15]~58clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \acesso|map_ula|s[15]~58_combout\);
\acesso|map_eop|ALT_INV_resetar~q\ <= NOT \acesso|map_eop|resetar~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N16
\leds[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_lido~q\,
	devoe => ww_devoe,
	o => \leds[1]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\leds[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|operacao_finalizada~q\,
	devoe => ww_devoe,
	o => \leds[0]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\valor[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(0),
	devoe => ww_devoe,
	o => \valor[0]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\valor[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(1),
	devoe => ww_devoe,
	o => \valor[1]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\valor[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(2),
	devoe => ww_devoe,
	o => \valor[2]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\valor[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(3),
	devoe => ww_devoe,
	o => \valor[3]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\valor[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(4),
	devoe => ww_devoe,
	o => \valor[4]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\valor[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(5),
	devoe => ww_devoe,
	o => \valor[5]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\valor[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(6),
	devoe => ww_devoe,
	o => \valor[6]~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\valor[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(7),
	devoe => ww_devoe,
	o => \valor[7]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\valor[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(8),
	devoe => ww_devoe,
	o => \valor[8]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\valor[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(9),
	devoe => ww_devoe,
	o => \valor[9]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\valor[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(10),
	devoe => ww_devoe,
	o => \valor[10]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\valor[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(11),
	devoe => ww_devoe,
	o => \valor[11]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\valor[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(12),
	devoe => ww_devoe,
	o => \valor[12]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\valor[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(13),
	devoe => ww_devoe,
	o => \valor[13]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\valor[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(14),
	devoe => ww_devoe,
	o => \valor[14]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\valor[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(15),
	devoe => ww_devoe,
	o => \valor[15]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\a[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|a~0_combout\,
	devoe => ww_devoe,
	o => \a[3]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\a[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|a~0_combout\,
	devoe => ww_devoe,
	o => \a[2]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\a[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|a~0_combout\,
	devoe => ww_devoe,
	o => \a[1]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\a[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|a~0_combout\,
	devoe => ww_devoe,
	o => \a[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|b~0_combout\,
	devoe => ww_devoe,
	o => \b[3]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|b~0_combout\,
	devoe => ww_devoe,
	o => \b[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|b~0_combout\,
	devoe => ww_devoe,
	o => \b[1]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|b~0_combout\,
	devoe => ww_devoe,
	o => \b[0]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\c[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|c~0_combout\,
	devoe => ww_devoe,
	o => \c[3]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\c[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|c~0_combout\,
	devoe => ww_devoe,
	o => \c[2]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\c[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|c~0_combout\,
	devoe => ww_devoe,
	o => \c[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\c[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|c~0_combout\,
	devoe => ww_devoe,
	o => \c[0]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\d[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|d~0_combout\,
	devoe => ww_devoe,
	o => \d[3]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\d[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|d~0_combout\,
	devoe => ww_devoe,
	o => \d[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\d[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|d~0_combout\,
	devoe => ww_devoe,
	o => \d[1]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\d[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|d~0_combout\,
	devoe => ww_devoe,
	o => \d[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\e[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|e~0_combout\,
	devoe => ww_devoe,
	o => \e[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\e[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|e~0_combout\,
	devoe => ww_devoe,
	o => \e[2]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\e[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|e~0_combout\,
	devoe => ww_devoe,
	o => \e[1]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\e[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|e~0_combout\,
	devoe => ww_devoe,
	o => \e[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\f[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|f~0_combout\,
	devoe => ww_devoe,
	o => \f[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\f[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|f~0_combout\,
	devoe => ww_devoe,
	o => \f[2]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\f[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|f~0_combout\,
	devoe => ww_devoe,
	o => \f[1]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\f[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|f~0_combout\,
	devoe => ww_devoe,
	o => \f[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\g[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|g~0_combout\,
	devoe => ww_devoe,
	o => \g[3]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\g[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|g~0_combout\,
	devoe => ww_devoe,
	o => \g[2]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\g[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|g~0_combout\,
	devoe => ww_devoe,
	o => \g[1]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\g[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|g~0_combout\,
	devoe => ww_devoe,
	o => \g[0]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y35_N22
\botoes[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(0),
	o => \botoes[0]~input_o\);

-- Location: LCCOMB_X62_Y34_N26
\acesso|map_eop|resetar~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|resetar~feeder_combout\ = \botoes[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \botoes[0]~input_o\,
	combout => \acesso|map_eop|resetar~feeder_combout\);

-- Location: FF_X62_Y34_N27
\acesso|map_eop|resetar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|resetar~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|resetar~q\);

-- Location: IOIBUF_X115_Y42_N15
\botoes[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(1),
	o => \botoes[1]~input_o\);

-- Location: LCCOMB_X62_Y34_N4
\acesso|map_eop|ler_valor~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|ler_valor~0_combout\ = (!\botoes[0]~input_o\ & \botoes[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \botoes[0]~input_o\,
	datad => \botoes[1]~input_o\,
	combout => \acesso|map_eop|ler_valor~0_combout\);

-- Location: FF_X62_Y34_N5
\acesso|map_eop|ler_valor\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|ler_valor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|ler_valor~q\);

-- Location: LCCOMB_X62_Y34_N22
\acesso|valor_lido~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_lido~0_combout\ = (!\acesso|map_eop|resetar~q\ & \acesso|map_eop|ler_valor~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|resetar~q\,
	datac => \acesso|map_eop|ler_valor~q\,
	combout => \acesso|valor_lido~0_combout\);

-- Location: FF_X62_Y34_N23
\acesso|valor_lido\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_lido~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_lido~q\);

-- Location: IOIBUF_X115_Y53_N15
\botoes[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(2),
	o => \botoes[2]~input_o\);

-- Location: LCCOMB_X62_Y34_N20
\acesso|map_eop|constante[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|constante[0]~0_combout\ = (!\botoes[0]~input_o\ & (\botoes[2]~input_o\ & !\botoes[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \botoes[0]~input_o\,
	datac => \botoes[2]~input_o\,
	datad => \botoes[1]~input_o\,
	combout => \acesso|map_eop|constante[0]~0_combout\);

-- Location: LCCOMB_X59_Y32_N0
\acesso|map_eop|executar_operacao~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|executar_operacao~feeder_combout\ = \acesso|map_eop|constante[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_eop|constante[0]~0_combout\,
	combout => \acesso|map_eop|executar_operacao~feeder_combout\);

-- Location: FF_X59_Y32_N1
\acesso|map_eop|executar_operacao\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|executar_operacao~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|executar_operacao~q\);

-- Location: LCCOMB_X62_Y34_N16
\acesso|operacao_finalizada~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|operacao_finalizada~0_combout\ = (!\acesso|map_eop|ler_valor~q\ & \acesso|map_eop|executar_operacao~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_eop|ler_valor~q\,
	datad => \acesso|map_eop|executar_operacao~q\,
	combout => \acesso|operacao_finalizada~0_combout\);

-- Location: FF_X62_Y34_N17
\acesso|operacao_finalizada\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|operacao_finalizada~0_combout\,
	sclr => \acesso|map_eop|resetar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|operacao_finalizada~q\);

-- Location: IOIBUF_X115_Y14_N8
\switches[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(17),
	o => \switches[17]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\switches[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(16),
	o => \switches[16]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\switches[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(6),
	o => \switches[6]~input_o\);

-- Location: LCCOMB_X62_Y32_N0
\acesso|map_eop|operacao_atual[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao_atual[6]~feeder_combout\ = \switches[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[6]~input_o\,
	combout => \acesso|map_eop|operacao_atual[6]~feeder_combout\);

-- Location: FF_X62_Y32_N1
\acesso|map_eop|operacao_atual[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|operacao_atual[6]~feeder_combout\,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(6));

-- Location: LCCOMB_X62_Y33_N12
\acesso|map_eop|rb[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|rb[0]~feeder_combout\ = \acesso|map_eop|operacao_atual\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_eop|operacao_atual\(6),
	combout => \acesso|map_eop|rb[0]~feeder_combout\);

-- Location: IOIBUF_X115_Y10_N8
\switches[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(14),
	o => \switches[14]~input_o\);

-- Location: FF_X61_Y34_N29
\acesso|map_eop|operacao_atual[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[14]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(14));

-- Location: IOIBUF_X115_Y6_N15
\switches[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(15),
	o => \switches[15]~input_o\);

-- Location: FF_X61_Y36_N19
\acesso|map_eop|operacao_atual[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[15]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(15));

-- Location: IOIBUF_X115_Y9_N22
\switches[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(13),
	o => \switches[13]~input_o\);

-- Location: FF_X61_Y36_N9
\acesso|map_eop|operacao_atual[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[13]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(13));

-- Location: IOIBUF_X115_Y7_N15
\switches[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(12),
	o => \switches[12]~input_o\);

-- Location: FF_X61_Y36_N15
\acesso|map_eop|operacao_atual[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[12]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(12));

-- Location: LCCOMB_X61_Y36_N28
\acesso|map_eop|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|process_0~1_combout\ = (\acesso|map_eop|operacao_atual\(14)) # ((\acesso|map_eop|operacao_atual\(12) & ((!\acesso|map_eop|operacao_atual\(13)) # (!\acesso|map_eop|operacao_atual\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao_atual\(14),
	datab => \acesso|map_eop|operacao_atual\(15),
	datac => \acesso|map_eop|operacao_atual\(13),
	datad => \acesso|map_eop|operacao_atual\(12),
	combout => \acesso|map_eop|process_0~1_combout\);

-- Location: LCCOMB_X61_Y36_N0
\acesso|map_eop|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|process_0~0_combout\ = (\acesso|map_eop|operacao_atual\(12) & (((!\acesso|map_eop|operacao_atual\(14) & !\acesso|map_eop|operacao_atual\(13))) # (!\acesso|map_eop|operacao_atual\(15)))) # (!\acesso|map_eop|operacao_atual\(12) & 
-- (\acesso|map_eop|operacao_atual\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao_atual\(14),
	datab => \acesso|map_eop|operacao_atual\(15),
	datac => \acesso|map_eop|operacao_atual\(13),
	datad => \acesso|map_eop|operacao_atual\(12),
	combout => \acesso|map_eop|process_0~0_combout\);

-- Location: LCCOMB_X61_Y36_N4
\acesso|map_eop|operacao[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao[0]~0_combout\ = (\acesso|map_eop|constante[0]~0_combout\ & ((\acesso|map_eop|process_0~0_combout\) # (!\acesso|map_eop|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|constante[0]~0_combout\,
	datab => \acesso|map_eop|process_0~1_combout\,
	datad => \acesso|map_eop|process_0~0_combout\,
	combout => \acesso|map_eop|operacao[0]~0_combout\);

-- Location: FF_X62_Y33_N13
\acesso|map_eop|rb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|rb[0]~feeder_combout\,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|rb\(0));

-- Location: LCCOMB_X61_Y36_N26
\acesso|map_eop|operacao[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao[3]~feeder_combout\ = \acesso|map_eop|operacao_atual\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_eop|operacao_atual\(15),
	combout => \acesso|map_eop|operacao[3]~feeder_combout\);

-- Location: FF_X61_Y36_N27
\acesso|map_eop|operacao[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \acesso|map_eop|operacao[3]~feeder_combout\,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao\(3));

-- Location: LCCOMB_X61_Y36_N10
\acesso|map_eop|operacao[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao[2]~feeder_combout\ = \acesso|map_eop|operacao_atual\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_eop|operacao_atual\(14),
	combout => \acesso|map_eop|operacao[2]~feeder_combout\);

-- Location: FF_X61_Y36_N11
\acesso|map_eop|operacao[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \acesso|map_eop|operacao[2]~feeder_combout\,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao\(2));

-- Location: FF_X60_Y36_N31
\acesso|map_eop|operacao[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(13),
	sload => VCC,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao\(1));

-- Location: FF_X60_Y36_N25
\acesso|map_eop|operacao[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(12),
	sload => VCC,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao\(0));

-- Location: LCCOMB_X60_Y33_N10
\acesso|map_ula|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Equal0~1_combout\ = (\acesso|map_eop|operacao\(3) & (\acesso|map_eop|operacao\(2) & (\acesso|map_eop|operacao\(1) & !\acesso|map_eop|operacao\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(1),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|Equal0~1_combout\);

-- Location: IOIBUF_X115_Y16_N8
\switches[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(9),
	o => \switches[9]~input_o\);

-- Location: LCCOMB_X58_Y33_N14
\acesso|map_eop|operacao_atual[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao_atual[9]~feeder_combout\ = \switches[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[9]~input_o\,
	combout => \acesso|map_eop|operacao_atual[9]~feeder_combout\);

-- Location: FF_X58_Y33_N15
\acesso|map_eop|operacao_atual[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|operacao_atual[9]~feeder_combout\,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(9));

-- Location: FF_X62_Y33_N23
\acesso|map_eop|ra[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(9),
	sload => VCC,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|ra\(0));

-- Location: LCCOMB_X62_Y33_N22
\acesso|seletor_brg[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~8_combout\ = (!\acesso|map_eop|ler_valor~q\ & ((\acesso|map_ula|Equal0~1_combout\ & (\acesso|map_eop|rb\(0))) # (!\acesso|map_ula|Equal0~1_combout\ & ((\acesso|map_eop|ra\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|rb\(0),
	datab => \acesso|map_ula|Equal0~1_combout\,
	datac => \acesso|map_eop|ra\(0),
	datad => \acesso|map_eop|ler_valor~q\,
	combout => \acesso|seletor_brg[0]~8_combout\);

-- Location: LCCOMB_X62_Y33_N16
\acesso|seletor_brg[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~9_combout\ = (\acesso|seletor_brg[0]~8_combout\) # ((\acesso|map_eop|ler_valor~q\ & ((\switches[17]~input_o\) # (\switches[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switches[17]~input_o\,
	datab => \switches[16]~input_o\,
	datac => \acesso|seletor_brg[0]~8_combout\,
	datad => \acesso|map_eop|ler_valor~q\,
	combout => \acesso|seletor_brg[0]~9_combout\);

-- Location: LCCOMB_X61_Y32_N12
\acesso|seletor_brg[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~10_combout\ = ((!\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(2))) # (!\acesso|map_eop|operacao\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(3),
	combout => \acesso|seletor_brg[0]~10_combout\);

-- Location: LCCOMB_X61_Y32_N8
\acesso|seletor_brg[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~6_combout\ = (!\acesso|map_eop|resetar~q\ & ((\acesso|map_eop|ler_valor~q\) # ((\acesso|map_eop|executar_operacao~q\ & \acesso|seletor_brg[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|ler_valor~q\,
	datab => \acesso|map_eop|resetar~q\,
	datac => \acesso|map_eop|executar_operacao~q\,
	datad => \acesso|seletor_brg[0]~10_combout\,
	combout => \acesso|seletor_brg[0]~6_combout\);

-- Location: FF_X62_Y33_N17
\acesso|seletor_brg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|seletor_brg[0]~9_combout\,
	ena => \acesso|seletor_brg[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|seletor_brg\(0));

-- Location: IOIBUF_X115_Y4_N15
\switches[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(10),
	o => \switches[10]~input_o\);

-- Location: LCCOMB_X62_Y32_N18
\acesso|map_eop|operacao_atual[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao_atual[10]~feeder_combout\ = \switches[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[10]~input_o\,
	combout => \acesso|map_eop|operacao_atual[10]~feeder_combout\);

-- Location: FF_X62_Y32_N19
\acesso|map_eop|operacao_atual[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|operacao_atual[10]~feeder_combout\,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(10));

-- Location: LCCOMB_X62_Y32_N10
\acesso|map_eop|ra[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|ra[1]~feeder_combout\ = \acesso|map_eop|operacao_atual\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_eop|operacao_atual\(10),
	combout => \acesso|map_eop|ra[1]~feeder_combout\);

-- Location: FF_X62_Y32_N11
\acesso|map_eop|ra[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|ra[1]~feeder_combout\,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|ra\(1));

-- Location: IOIBUF_X115_Y15_N1
\switches[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(7),
	o => \switches[7]~input_o\);

-- Location: FF_X62_Y32_N29
\acesso|map_eop|operacao_atual[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[7]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(7));

-- Location: LCCOMB_X62_Y32_N4
\acesso|map_eop|rb[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|rb[1]~feeder_combout\ = \acesso|map_eop|operacao_atual\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_eop|operacao_atual\(7),
	combout => \acesso|map_eop|rb[1]~feeder_combout\);

-- Location: FF_X62_Y32_N5
\acesso|map_eop|rb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|rb[1]~feeder_combout\,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|rb\(1));

-- Location: LCCOMB_X61_Y32_N20
\acesso|seletor_brg[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[1]~5_combout\ = (\acesso|map_ula|Equal0~1_combout\ & ((\acesso|map_eop|rb\(1)))) # (!\acesso|map_ula|Equal0~1_combout\ & (\acesso|map_eop|ra\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Equal0~1_combout\,
	datab => \acesso|map_eop|ra\(1),
	datad => \acesso|map_eop|rb\(1),
	combout => \acesso|seletor_brg[1]~5_combout\);

-- Location: FF_X61_Y32_N21
\acesso|seletor_brg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|seletor_brg[1]~5_combout\,
	asdata => \switches[17]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|seletor_brg[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|seletor_brg\(1));

-- Location: LCCOMB_X62_Y34_N10
\acesso|map_banco_regs|registrador_clear[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_clear[0]~feeder_combout\ = \acesso|map_eop|resetar~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_eop|resetar~q\,
	combout => \acesso|map_banco_regs|registrador_clear[0]~feeder_combout\);

-- Location: FF_X62_Y34_N11
\acesso|map_banco_regs|registrador_clear[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_clear[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_clear\(0));

-- Location: LCCOMB_X61_Y36_N18
\acesso|b_ula[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula[3]~0_combout\ = (\acesso|map_eop|operacao\(0) & ((\acesso|map_eop|operacao\(3)))) # (!\acesso|map_eop|operacao\(0) & ((!\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|b_ula[3]~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\switches[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(0),
	o => \switches[0]~input_o\);

-- Location: FF_X61_Y36_N31
\acesso|map_eop|operacao_atual[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[0]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(0));

-- Location: LCCOMB_X61_Y36_N6
\acesso|map_eop|constante[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|constante[0]~1_combout\ = (\acesso|map_eop|process_0~0_combout\ & (\acesso|map_eop|process_0~1_combout\ & \acesso|map_eop|constante[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|process_0~0_combout\,
	datab => \acesso|map_eop|process_0~1_combout\,
	datad => \acesso|map_eop|constante[0]~0_combout\,
	combout => \acesso|map_eop|constante[0]~1_combout\);

-- Location: FF_X62_Y36_N7
\acesso|map_eop|constante[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(0),
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|constante\(0));

-- Location: LCCOMB_X62_Y36_N6
\acesso|b_ula~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~1_combout\ = (\acesso|b_ula[3]~0_combout\ & ((\acesso|map_banco_regs|saida\(0)))) # (!\acesso|b_ula[3]~0_combout\ & (\acesso|map_eop|constante\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula[3]~0_combout\,
	datac => \acesso|map_eop|constante\(0),
	datad => \acesso|map_banco_regs|saida\(0),
	combout => \acesso|b_ula~1_combout\);

-- Location: LCCOMB_X59_Y33_N16
\acesso|b_ula[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula[0]~2_combout\ = (!\acesso|map_eop|ler_valor~q\ & (\acesso|map_eop|executar_operacao~q\ & !\acesso|map_eop|resetar~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|ler_valor~q\,
	datab => \acesso|map_eop|executar_operacao~q\,
	datac => \acesso|map_eop|resetar~q\,
	combout => \acesso|b_ula[0]~2_combout\);

-- Location: LCCOMB_X60_Y36_N14
\acesso|b_ula[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula[0]~3_combout\ = (\acesso|b_ula[0]~2_combout\ & ((\acesso|map_eop|operacao\(3) $ (\acesso|map_eop|operacao\(0))) # (!\acesso|map_eop|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|b_ula[0]~2_combout\,
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|b_ula[0]~3_combout\);

-- Location: FF_X59_Y36_N9
\acesso|b_ula[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~1_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(0));

-- Location: LCCOMB_X56_Y36_N20
\acesso|map_ula|s[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~2_combout\ = (\acesso|map_eop|operacao\(0) & ((\acesso|b_ula\(0) & ((\acesso|map_eop|operacao\(3)))) # (!\acesso|b_ula\(0) & (\acesso|map_eop|operacao\(2))))) # (!\acesso|map_eop|operacao\(0) & (!\acesso|map_eop|operacao\(2) & 
-- ((\acesso|map_eop|operacao\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|b_ula\(0),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[0]~2_combout\);

-- Location: LCCOMB_X59_Y33_N8
\acesso|a_ula[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|a_ula[0]~3_combout\ = ((!\acesso|map_eop|operacao\(0)) # (!\acesso|map_eop|operacao\(3))) # (!\acesso|map_eop|operacao\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|a_ula[0]~3_combout\);

-- Location: LCCOMB_X59_Y33_N22
\acesso|a_ula[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|a_ula[0]~12_combout\ = (\acesso|a_ula[0]~3_combout\ & (\acesso|map_eop|executar_operacao~q\ & (!\acesso|map_eop|resetar~q\ & !\acesso|map_eop|ler_valor~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula[0]~3_combout\,
	datab => \acesso|map_eop|executar_operacao~q\,
	datac => \acesso|map_eop|resetar~q\,
	datad => \acesso|map_eop|ler_valor~q\,
	combout => \acesso|a_ula[0]~12_combout\);

-- Location: FF_X59_Y36_N15
\acesso|a_ula[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(0),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(0));

-- Location: LCCOMB_X57_Y36_N24
\acesso|map_ula|s[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~4_combout\ = (\acesso|map_eop|operacao\(3) & (((\acesso|map_eop|operacao\(0))))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_eop|operacao\(2) & ((\acesso|b_ula\(0)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[0]~4_combout\);

-- Location: LCCOMB_X56_Y36_N10
\acesso|map_ula|s[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~6_combout\ = (\acesso|map_eop|operacao\(1) & (\acesso|map_ula|s[0]~4_combout\ & (\acesso|map_ula|s[0]~2_combout\ $ (!\acesso|a_ula\(0))))) # (!\acesso|map_eop|operacao\(1) & (\acesso|map_ula|s[0]~2_combout\ & (\acesso|a_ula\(0) $ 
-- (!\acesso|map_ula|s[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_ula|s[0]~2_combout\,
	datac => \acesso|a_ula\(0),
	datad => \acesso|map_ula|s[0]~4_combout\,
	combout => \acesso|map_ula|s[0]~6_combout\);

-- Location: LCCOMB_X60_Y36_N22
\acesso|map_ula|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|process_0~0_combout\ = (\acesso|map_eop|operacao\(2) & (((\acesso|map_eop|operacao\(0)) # (!\acesso|map_eop|operacao\(3))))) # (!\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(1)) # ((\acesso|map_eop|operacao\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|process_0~0_combout\);

-- Location: LCCOMB_X59_Y36_N8
\acesso|map_ula|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~0_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(0),
	combout => \acesso|map_ula|Add0~0_combout\);

-- Location: LCCOMB_X59_Y36_N16
\acesso|map_ula|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~2_cout\ = CARRY(\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|process_0~0_combout\,
	datad => VCC,
	cout => \acesso|map_ula|Add0~2_cout\);

-- Location: LCCOMB_X59_Y36_N18
\acesso|map_ula|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~3_combout\ = (\acesso|map_ula|Add0~0_combout\ & ((\acesso|a_ula\(0) & (\acesso|map_ula|Add0~2_cout\ & VCC)) # (!\acesso|a_ula\(0) & (!\acesso|map_ula|Add0~2_cout\)))) # (!\acesso|map_ula|Add0~0_combout\ & ((\acesso|a_ula\(0) & 
-- (!\acesso|map_ula|Add0~2_cout\)) # (!\acesso|a_ula\(0) & ((\acesso|map_ula|Add0~2_cout\) # (GND)))))
-- \acesso|map_ula|Add0~4\ = CARRY((\acesso|map_ula|Add0~0_combout\ & (!\acesso|a_ula\(0) & !\acesso|map_ula|Add0~2_cout\)) # (!\acesso|map_ula|Add0~0_combout\ & ((!\acesso|map_ula|Add0~2_cout\) # (!\acesso|a_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~0_combout\,
	datab => \acesso|a_ula\(0),
	datad => VCC,
	cin => \acesso|map_ula|Add0~2_cout\,
	combout => \acesso|map_ula|Add0~3_combout\,
	cout => \acesso|map_ula|Add0~4\);

-- Location: LCCOMB_X56_Y36_N22
\acesso|map_ula|s[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~3_combout\ = (\acesso|map_ula|s[0]~2_combout\ & ((\acesso|b_ula\(0)))) # (!\acesso|map_ula|s[0]~2_combout\ & (\acesso|map_ula|Add0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~3_combout\,
	datac => \acesso|map_ula|s[0]~2_combout\,
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|s[0]~3_combout\);

-- Location: LCCOMB_X56_Y36_N0
\acesso|map_ula|s[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~5_combout\ = (\acesso|map_eop|operacao\(1) & (\acesso|a_ula\(0) & ((\acesso|map_ula|s[0]~4_combout\) # (\acesso|map_ula|s[0]~2_combout\)))) # (!\acesso|map_eop|operacao\(1) & (\acesso|map_ula|s[0]~4_combout\ & ((\acesso|a_ula\(0)) # 
-- (!\acesso|map_ula|s[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_ula|s[0]~4_combout\,
	datac => \acesso|map_ula|s[0]~2_combout\,
	datad => \acesso|a_ula\(0),
	combout => \acesso|map_ula|s[0]~5_combout\);

-- Location: LCCOMB_X56_Y36_N24
\acesso|map_ula|s[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~7_combout\ = (\acesso|map_ula|s[0]~3_combout\ & (!\acesso|map_ula|s[0]~6_combout\)) # (!\acesso|map_ula|s[0]~3_combout\ & ((\acesso|map_ula|s[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[0]~6_combout\,
	datab => \acesso|map_ula|s[0]~3_combout\,
	datad => \acesso|map_ula|s[0]~5_combout\,
	combout => \acesso|map_ula|s[0]~7_combout\);

-- Location: LCCOMB_X61_Y36_N30
\acesso|map_ula|s[15]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~58_combout\ = ((!\acesso|map_eop|operacao\(2)) # (!\acesso|map_eop|operacao\(0))) # (!\acesso|map_eop|operacao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(2),
	combout => \acesso|map_ula|s[15]~58_combout\);

-- Location: CLKCTRL_G19
\acesso|map_ula|s[15]~58clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \acesso|map_ula|s[15]~58clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \acesso|map_ula|s[15]~58clkctrl_outclk\);

-- Location: LCCOMB_X56_Y36_N28
\acesso|map_ula|s[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(0) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[0]~7_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[0]~7_combout\,
	datac => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	datad => \acesso|map_ula|s\(0),
	combout => \acesso|map_ula|s\(0));

-- Location: IOIBUF_X115_Y5_N15
\switches[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(11),
	o => \switches[11]~input_o\);

-- Location: LCCOMB_X62_Y32_N22
\acesso|map_eop|operacao_atual[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao_atual[11]~feeder_combout\ = \switches[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[11]~input_o\,
	combout => \acesso|map_eop|operacao_atual[11]~feeder_combout\);

-- Location: FF_X62_Y32_N23
\acesso|map_eop|operacao_atual[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|operacao_atual[11]~feeder_combout\,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(11));

-- Location: FF_X62_Y32_N15
\acesso|map_eop|ra[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(11),
	sload => VCC,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|ra\(2));

-- Location: IOIBUF_X115_Y4_N22
\switches[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(8),
	o => \switches[8]~input_o\);

-- Location: FF_X62_Y32_N21
\acesso|map_eop|operacao_atual[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[8]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(8));

-- Location: LCCOMB_X62_Y32_N24
\acesso|map_eop|rb[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|rb[2]~feeder_combout\ = \acesso|map_eop|operacao_atual\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_eop|operacao_atual\(8),
	combout => \acesso|map_eop|rb[2]~feeder_combout\);

-- Location: FF_X62_Y32_N25
\acesso|map_eop|rb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|rb[2]~feeder_combout\,
	ena => \acesso|map_eop|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|rb\(2));

-- Location: LCCOMB_X63_Y32_N28
\acesso|seletor_brg[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[2]~7_combout\ = (\acesso|map_ula|Equal0~1_combout\ & ((\acesso|map_eop|rb\(2)))) # (!\acesso|map_ula|Equal0~1_combout\ & (\acesso|map_eop|ra\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|ra\(2),
	datac => \acesso|map_ula|Equal0~1_combout\,
	datad => \acesso|map_eop|rb\(2),
	combout => \acesso|seletor_brg[2]~7_combout\);

-- Location: FF_X63_Y32_N29
\acesso|seletor_brg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|seletor_brg[2]~7_combout\,
	sclr => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|seletor_brg[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|seletor_brg\(2));

-- Location: LCCOMB_X61_Y36_N8
\acesso|map_ula|s[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~9_combout\ = (\acesso|map_eop|operacao\(2) & !\acesso|map_eop|operacao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[1]~9_combout\);

-- Location: LCCOMB_X60_Y35_N4
\acesso|map_ula|s[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~39_combout\ = (\acesso|map_eop|operacao\(2) & (((!\acesso|map_eop|operacao\(1) & !\acesso|map_eop|operacao\(3))) # (!\acesso|map_eop|operacao\(0)))) # (!\acesso|map_eop|operacao\(2) & (((!\acesso|map_eop|operacao\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[10]~39_combout\);

-- Location: IOIBUF_X115_Y18_N8
\switches[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(4),
	o => \switches[4]~input_o\);

-- Location: LCCOMB_X61_Y36_N20
\acesso|map_eop|operacao_atual[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao_atual[4]~feeder_combout\ = \switches[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[4]~input_o\,
	combout => \acesso|map_eop|operacao_atual[4]~feeder_combout\);

-- Location: FF_X61_Y36_N21
\acesso|map_eop|operacao_atual[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|operacao_atual[4]~feeder_combout\,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(4));

-- Location: FF_X62_Y36_N11
\acesso|map_eop|constante[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(4),
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|constante\(4));

-- Location: FF_X59_Y36_N27
\acesso|a_ula[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(4),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(4));

-- Location: LCCOMB_X59_Y36_N6
\acesso|map_ula|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~14_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(4),
	combout => \acesso|map_ula|Add0~14_combout\);

-- Location: IOIBUF_X115_Y13_N8
\switches[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(3),
	o => \switches[3]~input_o\);

-- Location: LCCOMB_X62_Y32_N12
\acesso|map_eop|operacao_atual[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_eop|operacao_atual[3]~feeder_combout\ = \switches[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[3]~input_o\,
	combout => \acesso|map_eop|operacao_atual[3]~feeder_combout\);

-- Location: FF_X62_Y32_N13
\acesso|map_eop|operacao_atual[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_eop|operacao_atual[3]~feeder_combout\,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(3));

-- Location: FF_X62_Y36_N13
\acesso|map_eop|constante[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(3),
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|constante\(3));

-- Location: FF_X59_Y36_N25
\acesso|a_ula[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(3),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(3));

-- Location: LCCOMB_X60_Y35_N12
\acesso|map_ula|s[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~8_combout\ = (\acesso|map_eop|operacao\(2) & (((\acesso|map_eop|operacao\(1) & !\acesso|map_eop|operacao\(3))) # (!\acesso|map_eop|operacao\(0)))) # (!\acesso|map_eop|operacao\(2) & (((!\acesso|map_eop|operacao\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[1]~8_combout\);

-- Location: LCCOMB_X58_Y32_N16
\acesso|map_ula|s[3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~65_combout\ = (\acesso|map_eop|operacao\(0) & ((\acesso|a_ula\(3)) # ((!\acesso|map_eop|operacao\(2) & !\acesso|map_eop|operacao\(1))))) # (!\acesso|map_eop|operacao\(0) & (((\acesso|map_eop|operacao\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(1),
	datac => \acesso|a_ula\(3),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|s[3]~65_combout\);

-- Location: LCCOMB_X58_Y32_N10
\acesso|map_ula|s[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~66_combout\ = (\acesso|b_ula\(3) & ((\acesso|a_ula\(3) & (!\acesso|map_eop|operacao\(0))) # (!\acesso|a_ula\(3) & ((\acesso|map_eop|operacao\(0)) # (\acesso|map_ula|s[3]~65_combout\))))) # (!\acesso|b_ula\(3) & 
-- (\acesso|map_ula|s[3]~65_combout\ & ((\acesso|a_ula\(3)) # (\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(3),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|map_ula|s[3]~65_combout\,
	datad => \acesso|b_ula\(3),
	combout => \acesso|map_ula|s[3]~66_combout\);

-- Location: LCCOMB_X58_Y32_N22
\acesso|map_ula|s[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~14_combout\ = (\acesso|map_ula|s[1]~8_combout\ & (((\acesso|map_ula|s[1]~9_combout\)))) # (!\acesso|map_ula|s[1]~8_combout\ & ((\acesso|map_ula|s[1]~9_combout\ & ((\acesso|b_ula\(3)))) # (!\acesso|map_ula|s[1]~9_combout\ & 
-- (\acesso|map_ula|s[3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[1]~8_combout\,
	datab => \acesso|map_ula|s[3]~66_combout\,
	datac => \acesso|map_ula|s[1]~9_combout\,
	datad => \acesso|b_ula\(3),
	combout => \acesso|map_ula|s[3]~14_combout\);

-- Location: IOIBUF_X115_Y15_N8
\switches[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(2),
	o => \switches[2]~input_o\);

-- Location: FF_X62_Y32_N27
\acesso|map_eop|operacao_atual[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[2]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(2));

-- Location: FF_X62_Y36_N15
\acesso|map_eop|constante[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(2),
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|constante\(2));

-- Location: LCCOMB_X62_Y36_N14
\acesso|b_ula~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~5_combout\ = (\acesso|b_ula[3]~0_combout\ & ((\acesso|map_banco_regs|saida\(2)))) # (!\acesso|b_ula[3]~0_combout\ & (\acesso|map_eop|constante\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula[3]~0_combout\,
	datac => \acesso|map_eop|constante\(2),
	datad => \acesso|map_banco_regs|saida\(2),
	combout => \acesso|b_ula~5_combout\);

-- Location: FF_X59_Y36_N3
\acesso|b_ula[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~5_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(2));

-- Location: LCCOMB_X58_Y33_N20
\acesso|map_ula|s[2]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~67_combout\ = (\acesso|map_eop|operacao\(0) & ((\acesso|a_ula\(2)) # ((!\acesso|map_eop|operacao\(2) & !\acesso|map_eop|operacao\(1))))) # (!\acesso|map_eop|operacao\(0) & (((\acesso|map_eop|operacao\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(1),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|a_ula\(2),
	combout => \acesso|map_ula|s[2]~67_combout\);

-- Location: LCCOMB_X58_Y33_N6
\acesso|map_ula|s[2]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~68_combout\ = (\acesso|b_ula\(2) & ((\acesso|a_ula\(2) & ((!\acesso|map_eop|operacao\(0)))) # (!\acesso|a_ula\(2) & ((\acesso|map_ula|s[2]~67_combout\) # (\acesso|map_eop|operacao\(0)))))) # (!\acesso|b_ula\(2) & 
-- (\acesso|map_ula|s[2]~67_combout\ & ((\acesso|a_ula\(2)) # (\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(2),
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|s[2]~67_combout\,
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|s[2]~68_combout\);

-- Location: LCCOMB_X58_Y33_N30
\acesso|map_ula|s[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~12_combout\ = (\acesso|map_ula|s[1]~8_combout\ & (((\acesso|map_ula|s[1]~9_combout\)))) # (!\acesso|map_ula|s[1]~8_combout\ & ((\acesso|map_ula|s[1]~9_combout\ & ((\acesso|b_ula\(2)))) # (!\acesso|map_ula|s[1]~9_combout\ & 
-- (\acesso|map_ula|s[2]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~68_combout\,
	datab => \acesso|map_ula|s[1]~8_combout\,
	datac => \acesso|map_ula|s[1]~9_combout\,
	datad => \acesso|b_ula\(2),
	combout => \acesso|map_ula|s[2]~12_combout\);

-- Location: LCCOMB_X59_Y36_N2
\acesso|map_ula|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~8_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(2),
	combout => \acesso|map_ula|Add0~8_combout\);

-- Location: IOIBUF_X115_Y14_N1
\switches[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(1),
	o => \switches[1]~input_o\);

-- Location: FF_X61_Y34_N15
\acesso|map_eop|operacao_atual[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[1]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(1));

-- Location: FF_X62_Y36_N17
\acesso|map_eop|constante[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(1),
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|constante\(1));

-- Location: FF_X59_Y36_N21
\acesso|a_ula[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(1),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(1));

-- Location: LCCOMB_X59_Y36_N20
\acesso|map_ula|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~6_combout\ = ((\acesso|map_ula|Add0~5_combout\ $ (\acesso|a_ula\(1) $ (!\acesso|map_ula|Add0~4\)))) # (GND)
-- \acesso|map_ula|Add0~7\ = CARRY((\acesso|map_ula|Add0~5_combout\ & ((\acesso|a_ula\(1)) # (!\acesso|map_ula|Add0~4\))) # (!\acesso|map_ula|Add0~5_combout\ & (\acesso|a_ula\(1) & !\acesso|map_ula|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~5_combout\,
	datab => \acesso|a_ula\(1),
	datad => VCC,
	cin => \acesso|map_ula|Add0~4\,
	combout => \acesso|map_ula|Add0~6_combout\,
	cout => \acesso|map_ula|Add0~7\);

-- Location: LCCOMB_X60_Y36_N24
\acesso|map_ula|s[1]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~69_combout\ = (\acesso|map_eop|operacao\(0) & ((\acesso|a_ula\(1)) # ((!\acesso|map_eop|operacao\(1) & !\acesso|map_eop|operacao\(2))))) # (!\acesso|map_eop|operacao\(0) & (\acesso|map_eop|operacao\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|a_ula\(1),
	combout => \acesso|map_ula|s[1]~69_combout\);

-- Location: LCCOMB_X60_Y36_N26
\acesso|map_ula|s[1]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~70_combout\ = (\acesso|b_ula\(1) & ((\acesso|map_eop|operacao\(0) & ((!\acesso|a_ula\(1)))) # (!\acesso|map_eop|operacao\(0) & ((\acesso|map_ula|s[1]~69_combout\) # (\acesso|a_ula\(1)))))) # (!\acesso|b_ula\(1) & 
-- (\acesso|map_ula|s[1]~69_combout\ & ((\acesso|map_eop|operacao\(0)) # (\acesso|a_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|b_ula\(1),
	datac => \acesso|map_ula|s[1]~69_combout\,
	datad => \acesso|a_ula\(1),
	combout => \acesso|map_ula|s[1]~70_combout\);

-- Location: LCCOMB_X60_Y36_N16
\acesso|map_ula|s[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~10_combout\ = (\acesso|map_ula|s[1]~8_combout\ & (((\acesso|map_ula|s[1]~9_combout\)))) # (!\acesso|map_ula|s[1]~8_combout\ & ((\acesso|map_ula|s[1]~9_combout\ & (\acesso|b_ula\(1))) # (!\acesso|map_ula|s[1]~9_combout\ & 
-- ((\acesso|map_ula|s[1]~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[1]~8_combout\,
	datab => \acesso|b_ula\(1),
	datac => \acesso|map_ula|s[1]~9_combout\,
	datad => \acesso|map_ula|s[1]~70_combout\,
	combout => \acesso|map_ula|s[1]~10_combout\);

-- Location: LCCOMB_X60_Y36_N4
\acesso|map_ula|s[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~11_combout\ = (\acesso|map_ula|s[1]~8_combout\ & ((\acesso|map_ula|s[1]~10_combout\ & (\acesso|a_ula\(1))) # (!\acesso|map_ula|s[1]~10_combout\ & ((\acesso|map_ula|Add0~6_combout\))))) # (!\acesso|map_ula|s[1]~8_combout\ & 
-- (((\acesso|map_ula|s[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(1),
	datab => \acesso|map_ula|s[1]~8_combout\,
	datac => \acesso|map_ula|Add0~6_combout\,
	datad => \acesso|map_ula|s[1]~10_combout\,
	combout => \acesso|map_ula|s[1]~11_combout\);

-- Location: LCCOMB_X58_Y34_N10
\acesso|map_ula|s[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(1) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s[1]~11_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(1),
	datac => \acesso|map_ula|s[1]~11_combout\,
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(1));

-- Location: LCCOMB_X60_Y34_N22
\acesso|wren_ram~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|wren_ram~0_combout\ = (!\acesso|map_eop|resetar~q\ & (\acesso|map_eop|operacao\(2) & (\acesso|operacao_finalizada~0_combout\ & \acesso|map_eop|operacao\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|resetar~q\,
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|operacao_finalizada~0_combout\,
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|wren_ram~0_combout\);

-- Location: LCCOMB_X60_Y34_N4
\acesso|map_ula|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Equal0~0_combout\ = (!\acesso|map_eop|operacao\(0) & (\acesso|map_eop|operacao\(3) & (!\acesso|map_eop|operacao\(1) & \acesso|map_eop|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_eop|operacao\(1),
	datad => \acesso|map_eop|operacao\(2),
	combout => \acesso|map_ula|Equal0~0_combout\);

-- Location: LCCOMB_X60_Y34_N16
\acesso|wren_ram~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|wren_ram~1_combout\ = (\acesso|wren_ram~0_combout\ & (!\acesso|map_ula|Equal0~0_combout\ & ((\acesso|map_ula|Equal0~1_combout\) # (\acesso|wren_ram~q\)))) # (!\acesso|wren_ram~0_combout\ & (((\acesso|wren_ram~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~0_combout\,
	datab => \acesso|map_ula|Equal0~1_combout\,
	datac => \acesso|wren_ram~q\,
	datad => \acesso|map_ula|Equal0~0_combout\,
	combout => \acesso|wren_ram~1_combout\);

-- Location: FF_X60_Y34_N17
\acesso|wren_ram\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|wren_ram~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|wren_ram~q\);

-- Location: LCCOMB_X57_Y34_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\ = (\acesso|wren_ram~q\ & (!\acesso|addr_ram\(13) & (\acesso|addr_ram\(14) & \acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\);

-- Location: LCCOMB_X57_Y34_N30
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (!\acesso|addr_ram\(13) & (\acesso|addr_ram\(14) & \acesso|addr_ram\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: LCCOMB_X60_Y33_N26
\acesso|data_in_ram[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[0]~2_combout\ = (\acesso|map_ula|Equal0~1_combout\ & (!\acesso|map_eop|resetar~q\ & (\acesso|map_eop|executar_operacao~q\ & !\acesso|map_eop|ler_valor~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Equal0~1_combout\,
	datab => \acesso|map_eop|resetar~q\,
	datac => \acesso|map_eop|executar_operacao~q\,
	datad => \acesso|map_eop|ler_valor~q\,
	combout => \acesso|data_in_ram[0]~2_combout\);

-- Location: FF_X63_Y33_N13
\acesso|data_in_ram[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(1),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(1));

-- Location: LCCOMB_X57_Y36_N10
\acesso|addr_ram[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[0]~feeder_combout\ = \acesso|map_ula|s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(0),
	combout => \acesso|addr_ram[0]~feeder_combout\);

-- Location: LCCOMB_X59_Y33_N30
\acesso|addr_ram[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[0]~0_combout\ = (!\acesso|map_eop|operacao\(0) & (\acesso|map_eop|operacao\(2) & (\acesso|map_eop|operacao\(3) & \acesso|b_ula[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|b_ula[0]~2_combout\,
	combout => \acesso|addr_ram[0]~0_combout\);

-- Location: FF_X57_Y36_N11
\acesso|addr_ram[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[0]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(0));

-- Location: LCCOMB_X58_Y34_N30
\acesso|addr_ram[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[1]~feeder_combout\ = \acesso|map_ula|s\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(1),
	combout => \acesso|addr_ram[1]~feeder_combout\);

-- Location: FF_X58_Y34_N31
\acesso|addr_ram[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[1]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(1));

-- Location: LCCOMB_X58_Y33_N8
\acesso|addr_ram[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[2]~feeder_combout\ = \acesso|map_ula|s\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(2),
	combout => \acesso|addr_ram[2]~feeder_combout\);

-- Location: FF_X58_Y33_N9
\acesso|addr_ram[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[2]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(2));

-- Location: LCCOMB_X59_Y32_N22
\acesso|addr_ram[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[3]~feeder_combout\ = \acesso|map_ula|s\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(3),
	combout => \acesso|addr_ram[3]~feeder_combout\);

-- Location: FF_X59_Y32_N23
\acesso|addr_ram[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[3]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(3));

-- Location: LCCOMB_X57_Y36_N4
\acesso|addr_ram[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[4]~feeder_combout\ = \acesso|map_ula|s\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(4),
	combout => \acesso|addr_ram[4]~feeder_combout\);

-- Location: FF_X57_Y36_N5
\acesso|addr_ram[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[4]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(4));

-- Location: FF_X59_Y36_N1
\acesso|a_ula[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(5),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(5));

-- Location: LCCOMB_X60_Y35_N16
\acesso|map_ula|s[5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~61_combout\ = (\acesso|map_eop|operacao\(0) & ((\acesso|a_ula\(5)) # ((!\acesso|map_eop|operacao\(1) & !\acesso|map_eop|operacao\(2))))) # (!\acesso|map_eop|operacao\(0) & (\acesso|map_eop|operacao\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|a_ula\(5),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|s[5]~61_combout\);

-- Location: LCCOMB_X60_Y35_N26
\acesso|map_ula|s[5]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~62_combout\ = (\acesso|b_ula\(5) & ((\acesso|a_ula\(5) & (!\acesso|map_eop|operacao\(0))) # (!\acesso|a_ula\(5) & ((\acesso|map_eop|operacao\(0)) # (\acesso|map_ula|s[5]~61_combout\))))) # (!\acesso|b_ula\(5) & 
-- (\acesso|map_ula|s[5]~61_combout\ & ((\acesso|a_ula\(5)) # (\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(5),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|map_ula|s[5]~61_combout\,
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|s[5]~62_combout\);

-- Location: LCCOMB_X60_Y35_N24
\acesso|map_ula|s[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~18_combout\ = (\acesso|map_ula|s[1]~9_combout\ & (((\acesso|map_ula|s[1]~8_combout\) # (\acesso|b_ula\(5))))) # (!\acesso|map_ula|s[1]~9_combout\ & (\acesso|map_ula|s[5]~62_combout\ & (!\acesso|map_ula|s[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[5]~62_combout\,
	datab => \acesso|map_ula|s[1]~9_combout\,
	datac => \acesso|map_ula|s[1]~8_combout\,
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|s[5]~18_combout\);

-- Location: LCCOMB_X59_Y36_N14
\acesso|map_ula|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~17_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|Add0~17_combout\);

-- Location: LCCOMB_X59_Y36_N26
\acesso|map_ula|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~15_combout\ = (\acesso|a_ula\(4) & ((\acesso|map_ula|Add0~14_combout\ & (\acesso|map_ula|Add0~13\ & VCC)) # (!\acesso|map_ula|Add0~14_combout\ & (!\acesso|map_ula|Add0~13\)))) # (!\acesso|a_ula\(4) & ((\acesso|map_ula|Add0~14_combout\ 
-- & (!\acesso|map_ula|Add0~13\)) # (!\acesso|map_ula|Add0~14_combout\ & ((\acesso|map_ula|Add0~13\) # (GND)))))
-- \acesso|map_ula|Add0~16\ = CARRY((\acesso|a_ula\(4) & (!\acesso|map_ula|Add0~14_combout\ & !\acesso|map_ula|Add0~13\)) # (!\acesso|a_ula\(4) & ((!\acesso|map_ula|Add0~13\) # (!\acesso|map_ula|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(4),
	datab => \acesso|map_ula|Add0~14_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~13\,
	combout => \acesso|map_ula|Add0~15_combout\,
	cout => \acesso|map_ula|Add0~16\);

-- Location: LCCOMB_X59_Y36_N28
\acesso|map_ula|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~18_combout\ = ((\acesso|map_ula|Add0~17_combout\ $ (\acesso|a_ula\(5) $ (!\acesso|map_ula|Add0~16\)))) # (GND)
-- \acesso|map_ula|Add0~19\ = CARRY((\acesso|map_ula|Add0~17_combout\ & ((\acesso|a_ula\(5)) # (!\acesso|map_ula|Add0~16\))) # (!\acesso|map_ula|Add0~17_combout\ & (\acesso|a_ula\(5) & !\acesso|map_ula|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~17_combout\,
	datab => \acesso|a_ula\(5),
	datad => VCC,
	cin => \acesso|map_ula|Add0~16\,
	combout => \acesso|map_ula|Add0~18_combout\,
	cout => \acesso|map_ula|Add0~19\);

-- Location: LCCOMB_X59_Y36_N0
\acesso|map_ula|s[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~19_combout\ = (\acesso|map_ula|s[1]~8_combout\ & ((\acesso|map_ula|s[5]~18_combout\ & (\acesso|a_ula\(5))) # (!\acesso|map_ula|s[5]~18_combout\ & ((\acesso|map_ula|Add0~18_combout\))))) # (!\acesso|map_ula|s[1]~8_combout\ & 
-- (\acesso|map_ula|s[5]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[1]~8_combout\,
	datab => \acesso|map_ula|s[5]~18_combout\,
	datac => \acesso|a_ula\(5),
	datad => \acesso|map_ula|Add0~18_combout\,
	combout => \acesso|map_ula|s[5]~19_combout\);

-- Location: LCCOMB_X58_Y36_N10
\acesso|map_ula|s[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(5) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s[5]~19_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(5),
	datac => \acesso|map_ula|s[5]~19_combout\,
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(5));

-- Location: LCCOMB_X57_Y36_N18
\acesso|addr_ram[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[5]~feeder_combout\ = \acesso|map_ula|s\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_ula|s\(5),
	combout => \acesso|addr_ram[5]~feeder_combout\);

-- Location: FF_X57_Y36_N19
\acesso|addr_ram[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[5]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(5));

-- Location: LCCOMB_X58_Y35_N26
\acesso|map_ula|s[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~23_combout\ = (\acesso|map_eop|operacao\(3) & (\acesso|map_eop|operacao\(2) & !\acesso|map_eop|operacao\(0))) # (!\acesso|map_eop|operacao\(3) & (!\acesso|map_eop|operacao\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|s[6]~23_combout\);

-- Location: LCCOMB_X57_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\ = (\acesso|wren_ram~q\ & (\acesso|addr_ram\(13) & (!\acesso|addr_ram\(14) & \acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\);

-- Location: LCCOMB_X58_Y34_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (\acesso|addr_ram\(15) & (!\acesso|addr_ram\(14) & \acesso|addr_ram\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|addr_ram\(15),
	datab => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(13),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: FF_X62_Y36_N23
\acesso|data_in_ram[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(6),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(6));

-- Location: FF_X63_Y33_N1
\acesso|data_in_ram[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(7),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(7));

-- Location: LCCOMB_X57_Y34_N10
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\ = (\acesso|wren_ram~q\ & (\acesso|addr_ram\(13) & (\acesso|addr_ram\(14) & \acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\);

-- Location: LCCOMB_X59_Y34_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\acesso|addr_ram\(14) & (\acesso|addr_ram\(13) & \acesso|addr_ram\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(14),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: FF_X63_Y33_N23
\acesso|data_in_ram[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(8),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(8));

-- Location: FF_X62_Y36_N25
\acesso|data_in_ram[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(9),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(9));

-- Location: FF_X63_Y33_N9
\acesso|data_in_ram[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(10),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(10));

-- Location: FF_X65_Y33_N5
\acesso|data_in_ram[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(11),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(11));

-- Location: LCCOMB_X59_Y33_N0
\acesso|map_ula|s[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~37_combout\ = (\acesso|map_eop|operacao\(1)) # ((\acesso|map_eop|operacao\(2) & \acesso|map_eop|operacao\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|map_eop|operacao\(1),
	combout => \acesso|map_ula|s[10]~37_combout\);

-- Location: LCCOMB_X65_Y33_N30
\acesso|data_in_ram[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[12]~feeder_combout\ = \acesso|map_banco_regs|saida\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(12),
	combout => \acesso|data_in_ram[12]~feeder_combout\);

-- Location: FF_X65_Y33_N31
\acesso|data_in_ram[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[12]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(12));

-- Location: M9K_X64_Y22_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~76_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~76_combout\);

-- Location: LCCOMB_X57_Y34_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\ = (\acesso|wren_ram~q\ & (\acesso|addr_ram\(13) & (!\acesso|addr_ram\(14) & !\acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\);

-- Location: LCCOMB_X57_Y34_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (\acesso|addr_ram\(13) & (!\acesso|addr_ram\(14) & !\acesso|addr_ram\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: M9K_X64_Y19_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y34_N16
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\ = (\acesso|wren_ram~q\ & (!\acesso|addr_ram\(13) & (!\acesso|addr_ram\(14) & !\acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\);

-- Location: LCCOMB_X57_Y34_N26
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\ = (!\acesso|addr_ram\(13) & (!\acesso|addr_ram\(14) & !\acesso|addr_ram\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\);

-- Location: M9K_X78_Y27_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128B512B5",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N26
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~72_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~72_combout\);

-- Location: LCCOMB_X57_Y34_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\ = (\acesso|wren_ram~q\ & (\acesso|addr_ram\(13) & (\acesso|addr_ram\(14) & !\acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\);

-- Location: LCCOMB_X57_Y34_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (\acesso|addr_ram\(13) & (\acesso|addr_ram\(14) & !\acesso|addr_ram\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: M9K_X78_Y26_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y34_N24
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\ = (\acesso|wren_ram~q\ & (!\acesso|addr_ram\(13) & (\acesso|addr_ram\(14) & !\acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\);

-- Location: LCCOMB_X57_Y34_N14
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (!\acesso|addr_ram\(13) & (\acesso|addr_ram\(14) & !\acesso|addr_ram\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M9K_X64_Y28_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~73_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~73_combout\);

-- Location: LCCOMB_X61_Y33_N14
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~74_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~72_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~72_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~73_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~74_combout\);

-- Location: M9K_X64_Y30_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y34_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\ = (\acesso|wren_ram~q\ & (!\acesso|addr_ram\(13) & (!\acesso|addr_ram\(14) & \acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\);

-- Location: LCCOMB_X57_Y34_N28
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\acesso|addr_ram\(13) & (!\acesso|addr_ram\(14) & \acesso|addr_ram\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: M9K_X78_Y22_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y33_N14
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~75_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~75_combout\);

-- Location: LCCOMB_X61_Y33_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~74_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~76_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~76_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~74_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~75_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77_combout\);

-- Location: LCCOMB_X61_Y33_N20
\acesso|entrada_brg~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~59_combout\ = (\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77_combout\)) # (!\acesso|map_eop|operacao\(3) & ((\acesso|map_ula|s\(12)))))) # 
-- (!\acesso|map_eop|operacao\(2) & (((\acesso|map_ula|s\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77_combout\,
	datad => \acesso|map_ula|s\(12),
	combout => \acesso|entrada_brg~59_combout\);

-- Location: LCCOMB_X61_Y33_N24
\acesso|entrada_brg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[12]~feeder_combout\ = \acesso|entrada_brg~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~59_combout\,
	combout => \acesso|entrada_brg[12]~feeder_combout\);

-- Location: LCCOMB_X59_Y33_N28
\acesso|entrada_brg[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[0]~35_combout\ = (\acesso|map_eop|operacao\(2) & (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(1)) # (\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(1),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|entrada_brg[0]~35_combout\);

-- Location: LCCOMB_X59_Y33_N18
\acesso|entrada_brg[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[0]~63_combout\ = (!\acesso|map_eop|resetar~q\ & ((\acesso|map_eop|ler_valor~q\) # ((!\acesso|entrada_brg[0]~35_combout\ & \acesso|map_eop|executar_operacao~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg[0]~35_combout\,
	datab => \acesso|map_eop|executar_operacao~q\,
	datac => \acesso|map_eop|resetar~q\,
	datad => \acesso|map_eop|ler_valor~q\,
	combout => \acesso|entrada_brg[0]~63_combout\);

-- Location: FF_X61_Y33_N25
\acesso|entrada_brg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[12]~feeder_combout\,
	asdata => \switches[12]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(12));

-- Location: LCCOMB_X65_Y33_N0
\acesso|map_banco_regs|r1|q~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~13_combout\ = (\acesso|entrada_brg\(12) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|entrada_brg\(12),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~13_combout\);

-- Location: LCCOMB_X62_Y33_N2
\acesso|map_banco_regs|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|Equal0~0_combout\ = (!\acesso|seletor_brg\(1) & !\acesso|seletor_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|Equal0~0_combout\);

-- Location: LCCOMB_X61_Y32_N22
\acesso|ler_escrever_brg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|ler_escrever_brg~0_combout\ = (((!\acesso|map_eop|operacao\(0) & !\acesso|map_eop|operacao\(1))) # (!\acesso|map_eop|operacao\(3))) # (!\acesso|map_eop|operacao\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|map_eop|operacao\(1),
	combout => \acesso|ler_escrever_brg~0_combout\);

-- Location: LCCOMB_X61_Y32_N14
\acesso|ler_escrever_brg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|ler_escrever_brg~1_combout\ = (\acesso|map_eop|executar_operacao~q\ & ((\acesso|ler_escrever_brg~0_combout\) # ((\acesso|ler_escrever_brg~q\ & \acesso|map_eop|operacao\(0))))) # (!\acesso|map_eop|executar_operacao~q\ & 
-- (((\acesso|ler_escrever_brg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|ler_escrever_brg~0_combout\,
	datab => \acesso|map_eop|executar_operacao~q\,
	datac => \acesso|ler_escrever_brg~q\,
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|ler_escrever_brg~1_combout\);

-- Location: FF_X61_Y32_N15
\acesso|ler_escrever_brg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|ler_escrever_brg~1_combout\,
	asdata => VCC,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|map_eop|ALT_INV_resetar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|ler_escrever_brg~q\);

-- Location: LCCOMB_X62_Y33_N14
\acesso|map_banco_regs|registrador_escolhido[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ = (!\acesso|map_eop|resetar~q\ & \acesso|ler_escrever_brg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_eop|resetar~q\,
	datad => \acesso|ler_escrever_brg~q\,
	combout => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\);

-- Location: LCCOMB_X63_Y33_N2
\acesso|map_banco_regs|registrador_escolhido[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[0]~11_combout\ = (\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (\acesso|map_banco_regs|Equal0~0_combout\ & (!\acesso|seletor_brg\(2)))) # 
-- (!\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (((\acesso|map_banco_regs|registrador_escolhido\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|Equal0~0_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|registrador_escolhido\(0),
	datad => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\,
	combout => \acesso|map_banco_regs|registrador_escolhido[0]~11_combout\);

-- Location: FF_X63_Y33_N3
\acesso|map_banco_regs|registrador_escolhido[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_escolhido[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_escolhido\(0));

-- Location: LCCOMB_X67_Y33_N4
\acesso|map_banco_regs|r1|q[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q[6]~1_combout\ = (\acesso|map_banco_regs|registrador_escolhido\(0)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido\(0),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q[6]~1_combout\);

-- Location: FF_X67_Y33_N15
\acesso|map_banco_regs|r1|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(12));

-- Location: LCCOMB_X67_Y33_N28
\acesso|map_banco_regs|r5|q[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[12]~feeder_combout\ = \acesso|map_banco_regs|r1|q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~13_combout\,
	combout => \acesso|map_banco_regs|r5|q[12]~feeder_combout\);

-- Location: LCCOMB_X63_Y33_N28
\acesso|map_banco_regs|registrador_escolhido[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[4]~10_combout\ = (\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (\acesso|map_banco_regs|Equal0~0_combout\ & (\acesso|seletor_brg\(2)))) # 
-- (!\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (((\acesso|map_banco_regs|registrador_escolhido\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|Equal0~0_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|registrador_escolhido\(4),
	datad => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\,
	combout => \acesso|map_banco_regs|registrador_escolhido[4]~10_combout\);

-- Location: FF_X63_Y33_N29
\acesso|map_banco_regs|registrador_escolhido[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_escolhido[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_escolhido\(4));

-- Location: LCCOMB_X67_Y33_N12
\acesso|map_banco_regs|r5|q[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[3]~0_combout\ = (\acesso|map_banco_regs|registrador_escolhido\(4)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_escolhido\(4),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r5|q[3]~0_combout\);

-- Location: FF_X67_Y33_N29
\acesso|map_banco_regs|r5|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[12]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(12));

-- Location: LCCOMB_X67_Y33_N14
\acesso|map_banco_regs|saida~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~63_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1)) # ((\acesso|map_banco_regs|r5|q\(12))))) # (!\acesso|seletor_brg\(2) & (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r1|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r1|q\(12),
	datad => \acesso|map_banco_regs|r5|q\(12),
	combout => \acesso|map_banco_regs|saida~63_combout\);

-- Location: LCCOMB_X62_Y33_N8
\acesso|map_banco_regs|registrador_escolhido[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[2]~8_combout\ = (\acesso|seletor_brg\(1) & !\acesso|seletor_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|registrador_escolhido[2]~8_combout\);

-- Location: LCCOMB_X63_Y33_N10
\acesso|map_banco_regs|registrador_escolhido[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[2]~9_combout\ = (\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (\acesso|map_banco_regs|registrador_escolhido[2]~8_combout\ & (!\acesso|seletor_brg\(2)))) # 
-- (!\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (((\acesso|map_banco_regs|registrador_escolhido\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido[2]~8_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|registrador_escolhido\(2),
	datad => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\,
	combout => \acesso|map_banco_regs|registrador_escolhido[2]~9_combout\);

-- Location: FF_X63_Y33_N11
\acesso|map_banco_regs|registrador_escolhido[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_escolhido[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_escolhido\(2));

-- Location: LCCOMB_X63_Y33_N22
\acesso|map_banco_regs|r3|q[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r3|q[13]~0_combout\ = (\acesso|map_banco_regs|registrador_escolhido\(2)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido\(2),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r3|q[13]~0_combout\);

-- Location: FF_X66_Y33_N9
\acesso|map_banco_regs|r3|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(12));

-- Location: LCCOMB_X66_Y33_N18
\acesso|map_banco_regs|r7|q[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[12]~feeder_combout\ = \acesso|map_banco_regs|r1|q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~13_combout\,
	combout => \acesso|map_banco_regs|r7|q[12]~feeder_combout\);

-- Location: LCCOMB_X63_Y33_N16
\acesso|map_banco_regs|registrador_escolhido[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[6]~12_combout\ = (\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (\acesso|map_banco_regs|registrador_escolhido[2]~8_combout\ & (\acesso|seletor_brg\(2)))) # 
-- (!\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (((\acesso|map_banco_regs|registrador_escolhido\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido[2]~8_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|registrador_escolhido\(6),
	datad => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\,
	combout => \acesso|map_banco_regs|registrador_escolhido[6]~12_combout\);

-- Location: FF_X63_Y33_N17
\acesso|map_banco_regs|registrador_escolhido[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_escolhido[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_escolhido\(6));

-- Location: LCCOMB_X63_Y33_N26
\acesso|map_banco_regs|r7|q[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[5]~0_combout\ = (\acesso|map_banco_regs|registrador_escolhido\(6)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_escolhido\(6),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r7|q[5]~0_combout\);

-- Location: FF_X66_Y33_N19
\acesso|map_banco_regs|r7|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[12]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(12));

-- Location: LCCOMB_X66_Y33_N8
\acesso|map_banco_regs|saida~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~64_combout\ = (\acesso|map_banco_regs|saida~63_combout\ & (((\acesso|map_banco_regs|r7|q\(12))) # (!\acesso|seletor_brg\(1)))) # (!\acesso|map_banco_regs|saida~63_combout\ & (\acesso|seletor_brg\(1) & 
-- (\acesso|map_banco_regs|r3|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~63_combout\,
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r3|q\(12),
	datad => \acesso|map_banco_regs|r7|q\(12),
	combout => \acesso|map_banco_regs|saida~64_combout\);

-- Location: LCCOMB_X62_Y33_N28
\acesso|map_banco_regs|registrador_escolhido[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[1]~3_combout\ = (!\acesso|seletor_brg\(1) & \acesso|seletor_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|registrador_escolhido[1]~3_combout\);

-- Location: LCCOMB_X63_Y33_N6
\acesso|map_banco_regs|registrador_escolhido[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[1]~5_combout\ = (\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (!\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|registrador_escolhido[1]~3_combout\)))) # 
-- (!\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (((\acesso|map_banco_regs|registrador_escolhido\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|registrador_escolhido\(1),
	datad => \acesso|map_banco_regs|registrador_escolhido[1]~3_combout\,
	combout => \acesso|map_banco_regs|registrador_escolhido[1]~5_combout\);

-- Location: FF_X63_Y33_N7
\acesso|map_banco_regs|registrador_escolhido[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_escolhido[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_escolhido\(1));

-- Location: LCCOMB_X63_Y33_N8
\acesso|map_banco_regs|r2|q[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r2|q[1]~0_combout\ = (\acesso|map_banco_regs|registrador_escolhido\(1)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido\(1),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r2|q[1]~0_combout\);

-- Location: FF_X67_Y34_N3
\acesso|map_banco_regs|r2|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(12));

-- Location: LCCOMB_X67_Y34_N16
\acesso|map_banco_regs|r4|q[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[12]~feeder_combout\ = \acesso|map_banco_regs|r1|q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~13_combout\,
	combout => \acesso|map_banco_regs|r4|q[12]~feeder_combout\);

-- Location: LCCOMB_X62_Y33_N24
\acesso|map_banco_regs|registrador_escolhido[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[3]~0_combout\ = (\acesso|seletor_brg\(1) & \acesso|seletor_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|registrador_escolhido[3]~0_combout\);

-- Location: LCCOMB_X63_Y33_N20
\acesso|map_banco_regs|registrador_escolhido[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[3]~2_combout\ = (\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (!\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|registrador_escolhido[3]~0_combout\)))) # 
-- (!\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (((\acesso|map_banco_regs|registrador_escolhido\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|registrador_escolhido\(3),
	datad => \acesso|map_banco_regs|registrador_escolhido[3]~0_combout\,
	combout => \acesso|map_banco_regs|registrador_escolhido[3]~2_combout\);

-- Location: FF_X63_Y33_N21
\acesso|map_banco_regs|registrador_escolhido[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_escolhido[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_escolhido\(3));

-- Location: LCCOMB_X63_Y33_N0
\acesso|map_banco_regs|r4|q[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[4]~0_combout\ = (\acesso|map_banco_regs|registrador_escolhido\(3)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_escolhido\(3),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r4|q[4]~0_combout\);

-- Location: FF_X67_Y34_N17
\acesso|map_banco_regs|r4|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[12]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(12));

-- Location: LCCOMB_X67_Y34_N2
\acesso|map_banco_regs|saida~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~61_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2)) # ((\acesso|map_banco_regs|r4|q\(12))))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r2|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(12),
	datad => \acesso|map_banco_regs|r4|q\(12),
	combout => \acesso|map_banco_regs|saida~61_combout\);

-- Location: LCCOMB_X62_Y33_N18
\acesso|map_banco_regs|registrador_escolhido[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[7]~6_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(0)))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & !\acesso|seletor_brg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datac => \acesso|seletor_brg\(2),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|registrador_escolhido[7]~6_combout\);

-- Location: LCCOMB_X63_Y33_N24
\acesso|map_banco_regs|registrador_escolhido[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[7]~7_combout\ = (\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|registrador_escolhido[7]~6_combout\)))) # 
-- (!\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (((\acesso|map_banco_regs|registrador_escolhido\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|registrador_escolhido\(7),
	datad => \acesso|map_banco_regs|registrador_escolhido[7]~6_combout\,
	combout => \acesso|map_banco_regs|registrador_escolhido[7]~7_combout\);

-- Location: FF_X63_Y33_N25
\acesso|map_banco_regs|registrador_escolhido[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_escolhido[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_escolhido\(7));

-- Location: LCCOMB_X63_Y33_N30
\acesso|map_banco_regs|r8|q[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r8|q[3]~0_combout\ = (\acesso|map_banco_regs|registrador_escolhido\(7)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_escolhido\(7),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r8|q[3]~0_combout\);

-- Location: FF_X66_Y34_N27
\acesso|map_banco_regs|r8|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(12));

-- Location: LCCOMB_X66_Y34_N24
\acesso|map_banco_regs|r6|q[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[12]~feeder_combout\ = \acesso|map_banco_regs|r1|q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~13_combout\,
	combout => \acesso|map_banco_regs|r6|q[12]~feeder_combout\);

-- Location: LCCOMB_X63_Y33_N18
\acesso|map_banco_regs|registrador_escolhido[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|registrador_escolhido[5]~4_combout\ = (\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|registrador_escolhido[1]~3_combout\)))) # 
-- (!\acesso|map_banco_regs|registrador_escolhido[2]~1_combout\ & (((\acesso|map_banco_regs|registrador_escolhido\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_escolhido[2]~1_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|registrador_escolhido\(5),
	datad => \acesso|map_banco_regs|registrador_escolhido[1]~3_combout\,
	combout => \acesso|map_banco_regs|registrador_escolhido[5]~4_combout\);

-- Location: FF_X63_Y33_N19
\acesso|map_banco_regs|registrador_escolhido[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|registrador_escolhido[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_escolhido\(5));

-- Location: LCCOMB_X63_Y33_N4
\acesso|map_banco_regs|r6|q[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[15]~0_combout\ = (\acesso|map_banco_regs|registrador_escolhido\(5)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_escolhido\(5),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r6|q[15]~0_combout\);

-- Location: FF_X66_Y34_N25
\acesso|map_banco_regs|r6|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[12]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(12));

-- Location: LCCOMB_X66_Y34_N26
\acesso|map_banco_regs|saida~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~62_combout\ = (\acesso|map_banco_regs|saida~61_combout\ & (((\acesso|map_banco_regs|r8|q\(12))) # (!\acesso|seletor_brg\(2)))) # (!\acesso|map_banco_regs|saida~61_combout\ & (\acesso|seletor_brg\(2) & 
-- ((\acesso|map_banco_regs|r6|q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~61_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r8|q\(12),
	datad => \acesso|map_banco_regs|r6|q\(12),
	combout => \acesso|map_banco_regs|saida~62_combout\);

-- Location: LCCOMB_X65_Y33_N28
\acesso|map_banco_regs|saida~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~65_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~62_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datab => \acesso|map_banco_regs|saida~64_combout\,
	datac => \acesso|map_banco_regs|saida~62_combout\,
	combout => \acesso|map_banco_regs|saida~65_combout\);

-- Location: LCCOMB_X62_Y33_N30
\acesso|map_banco_regs|saida[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida[0]~5_combout\ = (!\acesso|map_eop|resetar~q\ & !\acesso|ler_escrever_brg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_eop|resetar~q\,
	datad => \acesso|ler_escrever_brg~q\,
	combout => \acesso|map_banco_regs|saida[0]~5_combout\);

-- Location: FF_X65_Y33_N29
\acesso|map_banco_regs|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~65_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(12));

-- Location: FF_X59_Y35_N11
\acesso|a_ula[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(12),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(12));

-- Location: LCCOMB_X61_Y36_N2
\acesso|b_ula~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~15_combout\ = (!\acesso|map_eop|operacao\(2) & (\acesso|map_banco_regs|saida\(12) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_banco_regs|saida\(12),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|b_ula~15_combout\);

-- Location: FF_X60_Y36_N1
\acesso|b_ula[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~15_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(12));

-- Location: LCCOMB_X59_Y33_N4
\acesso|map_ula|s[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~45_combout\ = (\acesso|map_ula|s[10]~37_combout\ & ((\acesso|a_ula\(12) & ((!\acesso|b_ula\(12)) # (!\acesso|map_eop|operacao\(0)))) # (!\acesso|a_ula\(12) & ((\acesso|b_ula\(12)))))) # (!\acesso|map_ula|s[10]~37_combout\ & 
-- (\acesso|map_eop|operacao\(0) $ (((\acesso|a_ula\(12) & \acesso|b_ula\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[10]~37_combout\,
	datab => \acesso|a_ula\(12),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|b_ula\(12),
	combout => \acesso|map_ula|s[12]~45_combout\);

-- Location: LCCOMB_X59_Y33_N2
\acesso|map_ula|s[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~46_combout\ = (\acesso|map_ula|s[1]~9_combout\ & ((\acesso|map_ula|s[10]~39_combout\ & ((\acesso|a_ula\(12)))) # (!\acesso|map_ula|s[10]~39_combout\ & (\acesso|b_ula\(2))))) # (!\acesso|map_ula|s[1]~9_combout\ & 
-- (((\acesso|map_ula|s[10]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|map_ula|s[1]~9_combout\,
	datac => \acesso|map_ula|s[10]~39_combout\,
	datad => \acesso|a_ula\(12),
	combout => \acesso|map_ula|s[12]~46_combout\);

-- Location: LCCOMB_X60_Y36_N0
\acesso|map_ula|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~38_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(12),
	combout => \acesso|map_ula|Add0~38_combout\);

-- Location: LCCOMB_X60_Y36_N2
\acesso|b_ula~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~14_combout\ = (\acesso|map_banco_regs|saida\(11) & (!\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(11),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(2),
	combout => \acesso|b_ula~14_combout\);

-- Location: FF_X60_Y36_N7
\acesso|b_ula[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~14_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(11));

-- Location: LCCOMB_X60_Y36_N6
\acesso|map_ula|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~35_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(11),
	combout => \acesso|map_ula|Add0~35_combout\);

-- Location: LCCOMB_X60_Y36_N12
\acesso|b_ula~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~13_combout\ = (\acesso|map_banco_regs|saida\(10) & (!\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(10),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(2),
	combout => \acesso|b_ula~13_combout\);

-- Location: FF_X60_Y36_N11
\acesso|b_ula[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~13_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(10));

-- Location: LCCOMB_X60_Y36_N10
\acesso|map_ula|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~32_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(10),
	combout => \acesso|map_ula|Add0~32_combout\);

-- Location: LCCOMB_X60_Y36_N28
\acesso|map_ula|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~29_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(9),
	combout => \acesso|map_ula|Add0~29_combout\);

-- Location: FF_X59_Y35_N5
\acesso|a_ula[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(9),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(9));

-- Location: LCCOMB_X58_Y35_N14
\acesso|b_ula~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~11_combout\ = (!\acesso|map_eop|operacao\(2) & (\acesso|map_banco_regs|saida\(8) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_banco_regs|saida\(8),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|b_ula~11_combout\);

-- Location: FF_X59_Y35_N19
\acesso|b_ula[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~11_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(8));

-- Location: LCCOMB_X59_Y35_N18
\acesso|map_ula|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~26_combout\ = \acesso|b_ula\(8) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|b_ula\(8),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~26_combout\);

-- Location: LCCOMB_X60_Y36_N18
\acesso|map_ula|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~23_combout\ = \acesso|b_ula\(7) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(7),
	datac => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~23_combout\);

-- Location: FF_X59_Y35_N1
\acesso|a_ula[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(7),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(7));

-- Location: LCCOMB_X57_Y36_N8
\acesso|b_ula~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~9_combout\ = (\acesso|map_banco_regs|saida\(6) & (!\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_banco_regs|saida\(6),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(2),
	combout => \acesso|b_ula~9_combout\);

-- Location: FF_X59_Y36_N11
\acesso|b_ula[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~9_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(6));

-- Location: LCCOMB_X59_Y36_N10
\acesso|map_ula|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~20_combout\ = \acesso|b_ula\(6) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|b_ula\(6),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~20_combout\);

-- Location: LCCOMB_X59_Y36_N30
\acesso|map_ula|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~21_combout\ = (\acesso|a_ula\(6) & ((\acesso|map_ula|Add0~20_combout\ & (\acesso|map_ula|Add0~19\ & VCC)) # (!\acesso|map_ula|Add0~20_combout\ & (!\acesso|map_ula|Add0~19\)))) # (!\acesso|a_ula\(6) & ((\acesso|map_ula|Add0~20_combout\ 
-- & (!\acesso|map_ula|Add0~19\)) # (!\acesso|map_ula|Add0~20_combout\ & ((\acesso|map_ula|Add0~19\) # (GND)))))
-- \acesso|map_ula|Add0~22\ = CARRY((\acesso|a_ula\(6) & (!\acesso|map_ula|Add0~20_combout\ & !\acesso|map_ula|Add0~19\)) # (!\acesso|a_ula\(6) & ((!\acesso|map_ula|Add0~19\) # (!\acesso|map_ula|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(6),
	datab => \acesso|map_ula|Add0~20_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~19\,
	combout => \acesso|map_ula|Add0~21_combout\,
	cout => \acesso|map_ula|Add0~22\);

-- Location: LCCOMB_X59_Y35_N0
\acesso|map_ula|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~24_combout\ = ((\acesso|map_ula|Add0~23_combout\ $ (\acesso|a_ula\(7) $ (!\acesso|map_ula|Add0~22\)))) # (GND)
-- \acesso|map_ula|Add0~25\ = CARRY((\acesso|map_ula|Add0~23_combout\ & ((\acesso|a_ula\(7)) # (!\acesso|map_ula|Add0~22\))) # (!\acesso|map_ula|Add0~23_combout\ & (\acesso|a_ula\(7) & !\acesso|map_ula|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~23_combout\,
	datab => \acesso|a_ula\(7),
	datad => VCC,
	cin => \acesso|map_ula|Add0~22\,
	combout => \acesso|map_ula|Add0~24_combout\,
	cout => \acesso|map_ula|Add0~25\);

-- Location: LCCOMB_X59_Y35_N2
\acesso|map_ula|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~27_combout\ = (\acesso|map_ula|Add0~26_combout\ & ((\acesso|a_ula\(8) & (\acesso|map_ula|Add0~25\ & VCC)) # (!\acesso|a_ula\(8) & (!\acesso|map_ula|Add0~25\)))) # (!\acesso|map_ula|Add0~26_combout\ & ((\acesso|a_ula\(8) & 
-- (!\acesso|map_ula|Add0~25\)) # (!\acesso|a_ula\(8) & ((\acesso|map_ula|Add0~25\) # (GND)))))
-- \acesso|map_ula|Add0~28\ = CARRY((\acesso|map_ula|Add0~26_combout\ & (!\acesso|a_ula\(8) & !\acesso|map_ula|Add0~25\)) # (!\acesso|map_ula|Add0~26_combout\ & ((!\acesso|map_ula|Add0~25\) # (!\acesso|a_ula\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~26_combout\,
	datab => \acesso|a_ula\(8),
	datad => VCC,
	cin => \acesso|map_ula|Add0~25\,
	combout => \acesso|map_ula|Add0~27_combout\,
	cout => \acesso|map_ula|Add0~28\);

-- Location: LCCOMB_X59_Y35_N4
\acesso|map_ula|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~30_combout\ = ((\acesso|map_ula|Add0~29_combout\ $ (\acesso|a_ula\(9) $ (!\acesso|map_ula|Add0~28\)))) # (GND)
-- \acesso|map_ula|Add0~31\ = CARRY((\acesso|map_ula|Add0~29_combout\ & ((\acesso|a_ula\(9)) # (!\acesso|map_ula|Add0~28\))) # (!\acesso|map_ula|Add0~29_combout\ & (\acesso|a_ula\(9) & !\acesso|map_ula|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~29_combout\,
	datab => \acesso|a_ula\(9),
	datad => VCC,
	cin => \acesso|map_ula|Add0~28\,
	combout => \acesso|map_ula|Add0~30_combout\,
	cout => \acesso|map_ula|Add0~31\);

-- Location: LCCOMB_X59_Y35_N6
\acesso|map_ula|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~33_combout\ = (\acesso|a_ula\(10) & ((\acesso|map_ula|Add0~32_combout\ & (\acesso|map_ula|Add0~31\ & VCC)) # (!\acesso|map_ula|Add0~32_combout\ & (!\acesso|map_ula|Add0~31\)))) # (!\acesso|a_ula\(10) & 
-- ((\acesso|map_ula|Add0~32_combout\ & (!\acesso|map_ula|Add0~31\)) # (!\acesso|map_ula|Add0~32_combout\ & ((\acesso|map_ula|Add0~31\) # (GND)))))
-- \acesso|map_ula|Add0~34\ = CARRY((\acesso|a_ula\(10) & (!\acesso|map_ula|Add0~32_combout\ & !\acesso|map_ula|Add0~31\)) # (!\acesso|a_ula\(10) & ((!\acesso|map_ula|Add0~31\) # (!\acesso|map_ula|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(10),
	datab => \acesso|map_ula|Add0~32_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~31\,
	combout => \acesso|map_ula|Add0~33_combout\,
	cout => \acesso|map_ula|Add0~34\);

-- Location: LCCOMB_X59_Y35_N8
\acesso|map_ula|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~36_combout\ = ((\acesso|map_ula|Add0~35_combout\ $ (\acesso|a_ula\(11) $ (!\acesso|map_ula|Add0~34\)))) # (GND)
-- \acesso|map_ula|Add0~37\ = CARRY((\acesso|map_ula|Add0~35_combout\ & ((\acesso|a_ula\(11)) # (!\acesso|map_ula|Add0~34\))) # (!\acesso|map_ula|Add0~35_combout\ & (\acesso|a_ula\(11) & !\acesso|map_ula|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~35_combout\,
	datab => \acesso|a_ula\(11),
	datad => VCC,
	cin => \acesso|map_ula|Add0~34\,
	combout => \acesso|map_ula|Add0~36_combout\,
	cout => \acesso|map_ula|Add0~37\);

-- Location: LCCOMB_X59_Y35_N10
\acesso|map_ula|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~39_combout\ = (\acesso|a_ula\(12) & ((\acesso|map_ula|Add0~38_combout\ & (\acesso|map_ula|Add0~37\ & VCC)) # (!\acesso|map_ula|Add0~38_combout\ & (!\acesso|map_ula|Add0~37\)))) # (!\acesso|a_ula\(12) & 
-- ((\acesso|map_ula|Add0~38_combout\ & (!\acesso|map_ula|Add0~37\)) # (!\acesso|map_ula|Add0~38_combout\ & ((\acesso|map_ula|Add0~37\) # (GND)))))
-- \acesso|map_ula|Add0~40\ = CARRY((\acesso|a_ula\(12) & (!\acesso|map_ula|Add0~38_combout\ & !\acesso|map_ula|Add0~37\)) # (!\acesso|a_ula\(12) & ((!\acesso|map_ula|Add0~37\) # (!\acesso|map_ula|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(12),
	datab => \acesso|map_ula|Add0~38_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~37\,
	combout => \acesso|map_ula|Add0~39_combout\,
	cout => \acesso|map_ula|Add0~40\);

-- Location: LCCOMB_X58_Y33_N12
\acesso|map_ula|s[12]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~47_combout\ = (\acesso|map_ula|s[12]~46_combout\ & (((\acesso|map_ula|s[1]~9_combout\) # (\acesso|map_ula|Add0~39_combout\)))) # (!\acesso|map_ula|s[12]~46_combout\ & (\acesso|map_ula|s[12]~45_combout\ & 
-- (!\acesso|map_ula|s[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[12]~45_combout\,
	datab => \acesso|map_ula|s[12]~46_combout\,
	datac => \acesso|map_ula|s[1]~9_combout\,
	datad => \acesso|map_ula|Add0~39_combout\,
	combout => \acesso|map_ula|s[12]~47_combout\);

-- Location: LCCOMB_X58_Y33_N4
\acesso|map_ula|s[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(12) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[12]~47_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[12]~47_combout\,
	datac => \acesso|map_ula|s\(12),
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(12));

-- Location: LCCOMB_X58_Y33_N0
\acesso|addr_ram[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[12]~feeder_combout\ = \acesso|map_ula|s\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_ula|s\(12),
	combout => \acesso|addr_ram[12]~feeder_combout\);

-- Location: FF_X58_Y33_N1
\acesso|addr_ram[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[12]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(12));

-- Location: M9K_X64_Y54_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~70_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~70_combout\);

-- Location: M9K_X78_Y39_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~69_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~69_combout\);

-- Location: M9K_X64_Y46_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N14
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~67_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~67_combout\);

-- Location: M9K_X64_Y43_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104310100",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N16
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~66_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~66_combout\);

-- Location: LCCOMB_X61_Y35_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~68_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~67_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~67_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~66_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~68_combout\);

-- Location: LCCOMB_X61_Y35_N6
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~68_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~70_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~70_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~69_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~68_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71_combout\);

-- Location: LCCOMB_X60_Y35_N10
\acesso|entrada_brg~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~58_combout\ = (\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71_combout\))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(11))))) # 
-- (!\acesso|map_eop|operacao\(2) & (((\acesso|map_ula|s\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_ula|s\(11),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71_combout\,
	combout => \acesso|entrada_brg~58_combout\);

-- Location: LCCOMB_X60_Y35_N20
\acesso|entrada_brg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[11]~feeder_combout\ = \acesso|entrada_brg~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~58_combout\,
	combout => \acesso|entrada_brg[11]~feeder_combout\);

-- Location: FF_X60_Y35_N21
\acesso|entrada_brg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[11]~feeder_combout\,
	asdata => \switches[11]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(11));

-- Location: LCCOMB_X67_Y35_N20
\acesso|map_banco_regs|r1|q~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~12_combout\ = (\acesso|entrada_brg\(11) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|entrada_brg\(11),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~12_combout\);

-- Location: LCCOMB_X66_Y33_N6
\acesso|map_banco_regs|r7|q[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[11]~feeder_combout\ = \acesso|map_banco_regs|r1|q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~12_combout\,
	combout => \acesso|map_banco_regs|r7|q[11]~feeder_combout\);

-- Location: FF_X66_Y33_N7
\acesso|map_banco_regs|r7|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[11]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(11));

-- Location: FF_X67_Y33_N11
\acesso|map_banco_regs|r1|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~12_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(11));

-- Location: FF_X67_Y33_N9
\acesso|map_banco_regs|r5|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~12_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(11));

-- Location: LCCOMB_X67_Y33_N10
\acesso|map_banco_regs|saida~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~58_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1)) # ((\acesso|map_banco_regs|r5|q\(11))))) # (!\acesso|seletor_brg\(2) & (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r1|q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r1|q\(11),
	datad => \acesso|map_banco_regs|r5|q\(11),
	combout => \acesso|map_banco_regs|saida~58_combout\);

-- Location: FF_X66_Y33_N1
\acesso|map_banco_regs|r3|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~12_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(11));

-- Location: LCCOMB_X66_Y33_N0
\acesso|map_banco_regs|saida~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~59_combout\ = (\acesso|map_banco_regs|saida~58_combout\ & ((\acesso|map_banco_regs|r7|q\(11)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~58_combout\ & (((\acesso|map_banco_regs|r3|q\(11) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(11),
	datab => \acesso|map_banco_regs|saida~58_combout\,
	datac => \acesso|map_banco_regs|r3|q\(11),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~59_combout\);

-- Location: FF_X67_Y34_N15
\acesso|map_banco_regs|r2|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~12_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(11));

-- Location: LCCOMB_X67_Y34_N0
\acesso|map_banco_regs|r4|q[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[11]~feeder_combout\ = \acesso|map_banco_regs|r1|q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~12_combout\,
	combout => \acesso|map_banco_regs|r4|q[11]~feeder_combout\);

-- Location: FF_X67_Y34_N1
\acesso|map_banco_regs|r4|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[11]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(11));

-- Location: LCCOMB_X67_Y34_N14
\acesso|map_banco_regs|saida~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~56_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2)) # ((\acesso|map_banco_regs|r4|q\(11))))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r2|q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(11),
	datad => \acesso|map_banco_regs|r4|q\(11),
	combout => \acesso|map_banco_regs|saida~56_combout\);

-- Location: FF_X66_Y34_N31
\acesso|map_banco_regs|r8|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~12_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(11));

-- Location: LCCOMB_X66_Y34_N20
\acesso|map_banco_regs|r6|q[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[11]~feeder_combout\ = \acesso|map_banco_regs|r1|q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~12_combout\,
	combout => \acesso|map_banco_regs|r6|q[11]~feeder_combout\);

-- Location: FF_X66_Y34_N21
\acesso|map_banco_regs|r6|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[11]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(11));

-- Location: LCCOMB_X66_Y34_N30
\acesso|map_banco_regs|saida~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~57_combout\ = (\acesso|map_banco_regs|saida~56_combout\ & (((\acesso|map_banco_regs|r8|q\(11))) # (!\acesso|seletor_brg\(2)))) # (!\acesso|map_banco_regs|saida~56_combout\ & (\acesso|seletor_brg\(2) & 
-- ((\acesso|map_banco_regs|r6|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~56_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r8|q\(11),
	datad => \acesso|map_banco_regs|r6|q\(11),
	combout => \acesso|map_banco_regs|saida~57_combout\);

-- Location: LCCOMB_X65_Y33_N22
\acesso|map_banco_regs|saida~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~60_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~57_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~59_combout\,
	datad => \acesso|map_banco_regs|saida~57_combout\,
	combout => \acesso|map_banco_regs|saida~60_combout\);

-- Location: FF_X65_Y33_N23
\acesso|map_banco_regs|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~60_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(11));

-- Location: FF_X59_Y35_N9
\acesso|a_ula[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(11),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(11));

-- Location: LCCOMB_X60_Y35_N28
\acesso|map_ula|s[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~42_combout\ = (\acesso|a_ula\(11) & ((\acesso|b_ula\(11) & ((!\acesso|map_eop|operacao\(0)))) # (!\acesso|b_ula\(11) & ((\acesso|map_ula|s[10]~37_combout\) # (\acesso|map_eop|operacao\(0)))))) # (!\acesso|a_ula\(11) & 
-- ((\acesso|map_ula|s[10]~37_combout\ & (\acesso|b_ula\(11))) # (!\acesso|map_ula|s[10]~37_combout\ & ((\acesso|map_eop|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(11),
	datab => \acesso|b_ula\(11),
	datac => \acesso|map_ula|s[10]~37_combout\,
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|s[11]~42_combout\);

-- Location: LCCOMB_X60_Y35_N22
\acesso|map_ula|s[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~43_combout\ = (\acesso|map_ula|s[10]~39_combout\ & (((\acesso|a_ula\(11)) # (!\acesso|map_ula|s[1]~9_combout\)))) # (!\acesso|map_ula|s[10]~39_combout\ & (\acesso|b_ula\(1) & (\acesso|map_ula|s[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[10]~39_combout\,
	datab => \acesso|b_ula\(1),
	datac => \acesso|map_ula|s[1]~9_combout\,
	datad => \acesso|a_ula\(11),
	combout => \acesso|map_ula|s[11]~43_combout\);

-- Location: LCCOMB_X60_Y35_N0
\acesso|map_ula|s[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~44_combout\ = (\acesso|map_ula|s[1]~9_combout\ & (((\acesso|map_ula|s[11]~43_combout\)))) # (!\acesso|map_ula|s[1]~9_combout\ & ((\acesso|map_ula|s[11]~43_combout\ & ((\acesso|map_ula|Add0~36_combout\))) # 
-- (!\acesso|map_ula|s[11]~43_combout\ & (\acesso|map_ula|s[11]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[11]~42_combout\,
	datab => \acesso|map_ula|s[1]~9_combout\,
	datac => \acesso|map_ula|Add0~36_combout\,
	datad => \acesso|map_ula|s[11]~43_combout\,
	combout => \acesso|map_ula|s[11]~44_combout\);

-- Location: LCCOMB_X60_Y35_N30
\acesso|map_ula|s[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(11) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[11]~44_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[11]~44_combout\,
	datac => \acesso|map_ula|s\(11),
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(11));

-- Location: LCCOMB_X61_Y35_N26
\acesso|addr_ram[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[11]~feeder_combout\ = \acesso|map_ula|s\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(11),
	combout => \acesso|addr_ram[11]~feeder_combout\);

-- Location: FF_X61_Y35_N27
\acesso|addr_ram[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[11]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(11));

-- Location: M9K_X78_Y43_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y33_N30
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~64_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~64_combout\);

-- Location: M9K_X37_Y27_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y33_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~63_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~63_combout\);

-- Location: M9K_X64_Y37_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082840B17",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y37_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~60_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~60_combout\);

-- Location: M9K_X64_Y40_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y37_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~61_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~61_combout\);

-- Location: LCCOMB_X61_Y37_N24
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~62_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~60_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~60_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~61_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~62_combout\);

-- Location: LCCOMB_X60_Y33_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~62_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~64_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~64_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~63_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~62_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65_combout\);

-- Location: LCCOMB_X60_Y33_N24
\acesso|entrada_brg~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~57_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65_combout\))) # (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(10))))) # 
-- (!\acesso|map_eop|operacao\(3) & (((\acesso|map_ula|s\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_ula|s\(10),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65_combout\,
	combout => \acesso|entrada_brg~57_combout\);

-- Location: LCCOMB_X60_Y33_N4
\acesso|entrada_brg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[10]~feeder_combout\ = \acesso|entrada_brg~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~57_combout\,
	combout => \acesso|entrada_brg[10]~feeder_combout\);

-- Location: FF_X60_Y33_N5
\acesso|entrada_brg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[10]~feeder_combout\,
	asdata => \switches[10]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(10));

-- Location: LCCOMB_X67_Y33_N8
\acesso|map_banco_regs|r1|q~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~11_combout\ = (\acesso|entrada_brg\(10) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(10),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~11_combout\);

-- Location: LCCOMB_X66_Y33_N26
\acesso|map_banco_regs|r7|q[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[10]~feeder_combout\ = \acesso|map_banco_regs|r1|q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~11_combout\,
	combout => \acesso|map_banco_regs|r7|q[10]~feeder_combout\);

-- Location: FF_X66_Y33_N27
\acesso|map_banco_regs|r7|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[10]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(10));

-- Location: FF_X67_Y33_N27
\acesso|map_banco_regs|r1|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(10));

-- Location: LCCOMB_X67_Y33_N0
\acesso|map_banco_regs|r5|q[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[10]~feeder_combout\ = \acesso|map_banco_regs|r1|q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~11_combout\,
	combout => \acesso|map_banco_regs|r5|q[10]~feeder_combout\);

-- Location: FF_X67_Y33_N1
\acesso|map_banco_regs|r5|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[10]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(10));

-- Location: LCCOMB_X67_Y33_N26
\acesso|map_banco_regs|saida~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~53_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1)) # ((\acesso|map_banco_regs|r5|q\(10))))) # (!\acesso|seletor_brg\(2) & (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r1|q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r1|q\(10),
	datad => \acesso|map_banco_regs|r5|q\(10),
	combout => \acesso|map_banco_regs|saida~53_combout\);

-- Location: FF_X66_Y33_N17
\acesso|map_banco_regs|r3|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(10));

-- Location: LCCOMB_X66_Y33_N16
\acesso|map_banco_regs|saida~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~54_combout\ = (\acesso|map_banco_regs|saida~53_combout\ & ((\acesso|map_banco_regs|r7|q\(10)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~53_combout\ & (((\acesso|map_banco_regs|r3|q\(10) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(10),
	datab => \acesso|map_banco_regs|saida~53_combout\,
	datac => \acesso|map_banco_regs|r3|q\(10),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~54_combout\);

-- Location: LCCOMB_X66_Y34_N16
\acesso|map_banco_regs|r6|q[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[10]~feeder_combout\ = \acesso|map_banco_regs|r1|q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~11_combout\,
	combout => \acesso|map_banco_regs|r6|q[10]~feeder_combout\);

-- Location: FF_X66_Y34_N17
\acesso|map_banco_regs|r6|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[10]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(10));

-- Location: FF_X66_Y34_N15
\acesso|map_banco_regs|r8|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(10));

-- Location: LCCOMB_X67_Y34_N12
\acesso|map_banco_regs|r4|q[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[10]~feeder_combout\ = \acesso|map_banco_regs|r1|q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~11_combout\,
	combout => \acesso|map_banco_regs|r4|q[10]~feeder_combout\);

-- Location: FF_X67_Y34_N13
\acesso|map_banco_regs|r4|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[10]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(10));

-- Location: FF_X67_Y34_N31
\acesso|map_banco_regs|r2|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(10));

-- Location: LCCOMB_X67_Y34_N30
\acesso|map_banco_regs|saida~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~51_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r4|q\(10))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r2|q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|q\(10),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(10),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~51_combout\);

-- Location: LCCOMB_X66_Y34_N14
\acesso|map_banco_regs|saida~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~52_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~51_combout\ & ((\acesso|map_banco_regs|r8|q\(10)))) # (!\acesso|map_banco_regs|saida~51_combout\ & (\acesso|map_banco_regs|r6|q\(10))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r6|q\(10),
	datac => \acesso|map_banco_regs|r8|q\(10),
	datad => \acesso|map_banco_regs|saida~51_combout\,
	combout => \acesso|map_banco_regs|saida~52_combout\);

-- Location: LCCOMB_X65_Y33_N20
\acesso|map_banco_regs|saida~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~55_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~52_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~54_combout\,
	datad => \acesso|map_banco_regs|saida~52_combout\,
	combout => \acesso|map_banco_regs|saida~55_combout\);

-- Location: FF_X65_Y33_N21
\acesso|map_banco_regs|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~55_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(10));

-- Location: FF_X59_Y35_N7
\acesso|a_ula[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(10),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(10));

-- Location: LCCOMB_X60_Y35_N2
\acesso|map_ula|s[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~40_combout\ = (\acesso|map_ula|s[1]~9_combout\ & ((\acesso|map_ula|s[10]~39_combout\ & ((\acesso|a_ula\(10)))) # (!\acesso|map_ula|s[10]~39_combout\ & (\acesso|b_ula\(0))))) # (!\acesso|map_ula|s[1]~9_combout\ & 
-- (((\acesso|map_ula|s[10]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|map_ula|s[1]~9_combout\,
	datac => \acesso|a_ula\(10),
	datad => \acesso|map_ula|s[10]~39_combout\,
	combout => \acesso|map_ula|s[10]~40_combout\);

-- Location: LCCOMB_X59_Y33_N26
\acesso|map_ula|s[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~38_combout\ = (\acesso|map_ula|s[10]~37_combout\ & ((\acesso|b_ula\(10) & ((!\acesso|a_ula\(10)) # (!\acesso|map_eop|operacao\(0)))) # (!\acesso|b_ula\(10) & ((\acesso|a_ula\(10)))))) # (!\acesso|map_ula|s[10]~37_combout\ & 
-- (\acesso|map_eop|operacao\(0) $ (((\acesso|b_ula\(10) & \acesso|a_ula\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[10]~37_combout\,
	datab => \acesso|b_ula\(10),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|a_ula\(10),
	combout => \acesso|map_ula|s[10]~38_combout\);

-- Location: LCCOMB_X60_Y33_N0
\acesso|map_ula|s[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~41_combout\ = (\acesso|map_ula|s[10]~40_combout\ & ((\acesso|map_ula|s[1]~9_combout\) # ((\acesso|map_ula|Add0~33_combout\)))) # (!\acesso|map_ula|s[10]~40_combout\ & (!\acesso|map_ula|s[1]~9_combout\ & 
-- (\acesso|map_ula|s[10]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[10]~40_combout\,
	datab => \acesso|map_ula|s[1]~9_combout\,
	datac => \acesso|map_ula|s[10]~38_combout\,
	datad => \acesso|map_ula|Add0~33_combout\,
	combout => \acesso|map_ula|s[10]~41_combout\);

-- Location: LCCOMB_X60_Y33_N22
\acesso|map_ula|s[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(10) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[10]~41_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[10]~41_combout\,
	datac => \acesso|map_ula|s\(10),
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(10));

-- Location: LCCOMB_X59_Y33_N10
\acesso|addr_ram[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[10]~feeder_combout\ = \acesso|map_ula|s\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(10),
	combout => \acesso|addr_ram[10]~feeder_combout\);

-- Location: FF_X59_Y33_N11
\acesso|addr_ram[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[10]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(10));

-- Location: M9K_X51_Y47_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y49_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y33_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~58_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~58_combout\);

-- Location: M9K_X64_Y44_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y33_N14
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~57_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~57_combout\);

-- Location: M9K_X37_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y33_N26
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~55_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~55_combout\);

-- Location: M9K_X51_Y41_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106F52B96",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y33_N16
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~54_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~54_combout\);

-- Location: LCCOMB_X57_Y33_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~56_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~55_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~55_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~54_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~56_combout\);

-- Location: LCCOMB_X57_Y33_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~56_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~58_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~58_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~57_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~56_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59_combout\);

-- Location: LCCOMB_X57_Y33_N18
\acesso|entrada_brg~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~56_combout\ = (\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59_combout\))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(9))))) # 
-- (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(9),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59_combout\,
	combout => \acesso|entrada_brg~56_combout\);

-- Location: LCCOMB_X57_Y33_N22
\acesso|entrada_brg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[9]~feeder_combout\ = \acesso|entrada_brg~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~56_combout\,
	combout => \acesso|entrada_brg[9]~feeder_combout\);

-- Location: FF_X57_Y33_N23
\acesso|entrada_brg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[9]~feeder_combout\,
	asdata => \switches[9]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(9));

-- Location: LCCOMB_X62_Y34_N12
\acesso|map_banco_regs|r1|q~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~10_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_clear\(0),
	datac => \acesso|entrada_brg\(9),
	combout => \acesso|map_banco_regs|r1|q~10_combout\);

-- Location: FF_X62_Y34_N13
\acesso|map_banco_regs|r7|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|q~10_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(9));

-- Location: FF_X67_Y33_N23
\acesso|map_banco_regs|r1|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(9));

-- Location: FF_X67_Y33_N13
\acesso|map_banco_regs|r5|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(9));

-- Location: LCCOMB_X67_Y33_N22
\acesso|map_banco_regs|saida~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~48_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1)) # ((\acesso|map_banco_regs|r5|q\(9))))) # (!\acesso|seletor_brg\(2) & (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r1|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r1|q\(9),
	datad => \acesso|map_banco_regs|r5|q\(9),
	combout => \acesso|map_banco_regs|saida~48_combout\);

-- Location: FF_X63_Y34_N7
\acesso|map_banco_regs|r3|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(9));

-- Location: LCCOMB_X63_Y34_N6
\acesso|map_banco_regs|saida~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~49_combout\ = (\acesso|map_banco_regs|saida~48_combout\ & ((\acesso|map_banco_regs|r7|q\(9)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~48_combout\ & (((\acesso|map_banco_regs|r3|q\(9) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(9),
	datab => \acesso|map_banco_regs|saida~48_combout\,
	datac => \acesso|map_banco_regs|r3|q\(9),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~49_combout\);

-- Location: LCCOMB_X67_Y34_N8
\acesso|map_banco_regs|r4|q[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[9]~feeder_combout\ = \acesso|map_banco_regs|r1|q~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~10_combout\,
	combout => \acesso|map_banco_regs|r4|q[9]~feeder_combout\);

-- Location: FF_X67_Y34_N9
\acesso|map_banco_regs|r4|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[9]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(9));

-- Location: FF_X67_Y34_N7
\acesso|map_banco_regs|r2|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(9));

-- Location: LCCOMB_X67_Y34_N6
\acesso|map_banco_regs|saida~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~46_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r4|q\(9))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r2|q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|q\(9),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(9),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~46_combout\);

-- Location: FF_X66_Y34_N23
\acesso|map_banco_regs|r8|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(9));

-- Location: FF_X66_Y34_N1
\acesso|map_banco_regs|r6|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(9));

-- Location: LCCOMB_X66_Y34_N22
\acesso|map_banco_regs|saida~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~47_combout\ = (\acesso|map_banco_regs|saida~46_combout\ & (((\acesso|map_banco_regs|r8|q\(9))) # (!\acesso|seletor_brg\(2)))) # (!\acesso|map_banco_regs|saida~46_combout\ & (\acesso|seletor_brg\(2) & 
-- ((\acesso|map_banco_regs|r6|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~46_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r8|q\(9),
	datad => \acesso|map_banco_regs|r6|q\(9),
	combout => \acesso|map_banco_regs|saida~47_combout\);

-- Location: LCCOMB_X63_Y34_N26
\acesso|map_banco_regs|saida~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~50_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~47_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~49_combout\,
	datac => \acesso|seletor_brg\(0),
	datad => \acesso|map_banco_regs|saida~47_combout\,
	combout => \acesso|map_banco_regs|saida~50_combout\);

-- Location: FF_X63_Y34_N27
\acesso|map_banco_regs|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~50_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(9));

-- Location: LCCOMB_X57_Y36_N2
\acesso|b_ula~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~12_combout\ = (!\acesso|map_eop|operacao\(2) & (\acesso|map_banco_regs|saida\(9) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_banco_regs|saida\(9),
	combout => \acesso|b_ula~12_combout\);

-- Location: FF_X60_Y36_N29
\acesso|b_ula[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~12_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(9));

-- Location: LCCOMB_X61_Y36_N22
\acesso|map_ula|s[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~33_combout\ = ((\acesso|map_eop|operacao\(0) & ((!\acesso|b_ula\(9)))) # (!\acesso|map_eop|operacao\(0) & ((\acesso|map_eop|operacao\(1)) # (\acesso|b_ula\(9))))) # (!\acesso|map_eop|operacao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(1),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|b_ula\(9),
	combout => \acesso|map_ula|s[9]~33_combout\);

-- Location: LCCOMB_X61_Y36_N12
\acesso|map_ula|s[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~34_combout\ = (\acesso|map_eop|operacao\(1) & (((\acesso|b_ula\(9))))) # (!\acesso|map_eop|operacao\(1) & (\acesso|map_eop|operacao\(0) & ((\acesso|b_ula\(9)) # (!\acesso|map_eop|operacao\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|map_eop|operacao\(1),
	datad => \acesso|b_ula\(9),
	combout => \acesso|map_ula|s[9]~34_combout\);

-- Location: LCCOMB_X61_Y36_N16
\acesso|map_ula|s[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~35_combout\ = (\acesso|a_ula\(9) & (\acesso|map_ula|s[9]~33_combout\)) # (!\acesso|a_ula\(9) & (((\acesso|map_eop|operacao\(3) & \acesso|map_ula|s[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[9]~33_combout\,
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_ula|s[9]~34_combout\,
	datad => \acesso|a_ula\(9),
	combout => \acesso|map_ula|s[9]~35_combout\);

-- Location: LCCOMB_X58_Y33_N10
\acesso|map_ula|s[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~36_combout\ = (\acesso|map_ula|s[6]~23_combout\ & ((\acesso|map_ula|Add0~30_combout\))) # (!\acesso|map_ula|s[6]~23_combout\ & (\acesso|map_ula|s[9]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[9]~35_combout\,
	datac => \acesso|map_ula|s[6]~23_combout\,
	datad => \acesso|map_ula|Add0~30_combout\,
	combout => \acesso|map_ula|s[9]~36_combout\);

-- Location: LCCOMB_X58_Y33_N2
\acesso|map_ula|s[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(9) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[9]~36_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[9]~36_combout\,
	datac => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	datad => \acesso|map_ula|s\(9),
	combout => \acesso|map_ula|s\(9));

-- Location: LCCOMB_X58_Y33_N22
\acesso|addr_ram[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[9]~feeder_combout\ = \acesso|map_ula|s\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(9),
	combout => \acesso|addr_ram[9]~feeder_combout\);

-- Location: FF_X58_Y33_N23
\acesso|addr_ram[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[9]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(9));

-- Location: M9K_X78_Y28_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y33_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~52_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~52_combout\);

-- Location: M9K_X64_Y25_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y33_N30
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~51_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~51_combout\);

-- Location: M9K_X51_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~49_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~49_combout\);

-- Location: M9K_X64_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106610102",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y33_N10
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~48_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~48_combout\);

-- Location: LCCOMB_X57_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~50_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~49_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~49_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~48_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~50_combout\);

-- Location: LCCOMB_X57_Y33_N6
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~50_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~52_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~52_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~51_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~50_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53_combout\);

-- Location: LCCOMB_X57_Y33_N28
\acesso|entrada_brg~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~55_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53_combout\)) # (!\acesso|map_eop|operacao\(2) & ((\acesso|map_ula|s\(8)))))) # 
-- (!\acesso|map_eop|operacao\(3) & (((\acesso|map_ula|s\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53_combout\,
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_ula|s\(8),
	combout => \acesso|entrada_brg~55_combout\);

-- Location: LCCOMB_X57_Y33_N20
\acesso|entrada_brg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[8]~feeder_combout\ = \acesso|entrada_brg~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~55_combout\,
	combout => \acesso|entrada_brg[8]~feeder_combout\);

-- Location: FF_X57_Y33_N21
\acesso|entrada_brg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[8]~feeder_combout\,
	asdata => \switches[8]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(8));

-- Location: LCCOMB_X62_Y34_N2
\acesso|map_banco_regs|r1|q~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~9_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|entrada_brg\(8),
	combout => \acesso|map_banco_regs|r1|q~9_combout\);

-- Location: FF_X62_Y34_N3
\acesso|map_banco_regs|r7|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|q~9_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(8));

-- Location: FF_X67_Y33_N31
\acesso|map_banco_regs|r1|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(8));

-- Location: LCCOMB_X67_Y33_N16
\acesso|map_banco_regs|r5|q[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[8]~feeder_combout\ = \acesso|map_banco_regs|r1|q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~9_combout\,
	combout => \acesso|map_banco_regs|r5|q[8]~feeder_combout\);

-- Location: FF_X67_Y33_N17
\acesso|map_banco_regs|r5|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[8]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(8));

-- Location: LCCOMB_X67_Y33_N30
\acesso|map_banco_regs|saida~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~43_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1)) # ((\acesso|map_banco_regs|r5|q\(8))))) # (!\acesso|seletor_brg\(2) & (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r1|q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r1|q\(8),
	datad => \acesso|map_banco_regs|r5|q\(8),
	combout => \acesso|map_banco_regs|saida~43_combout\);

-- Location: FF_X63_Y34_N9
\acesso|map_banco_regs|r3|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(8));

-- Location: LCCOMB_X63_Y34_N8
\acesso|map_banco_regs|saida~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~44_combout\ = (\acesso|map_banco_regs|saida~43_combout\ & ((\acesso|map_banco_regs|r7|q\(8)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~43_combout\ & (((\acesso|map_banco_regs|r3|q\(8) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(8),
	datab => \acesso|map_banco_regs|saida~43_combout\,
	datac => \acesso|map_banco_regs|r3|q\(8),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~44_combout\);

-- Location: LCCOMB_X66_Y34_N28
\acesso|map_banco_regs|r6|q[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[8]~feeder_combout\ = \acesso|map_banco_regs|r1|q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~9_combout\,
	combout => \acesso|map_banco_regs|r6|q[8]~feeder_combout\);

-- Location: FF_X66_Y34_N29
\acesso|map_banco_regs|r6|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[8]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(8));

-- Location: FF_X66_Y34_N11
\acesso|map_banco_regs|r8|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(8));

-- Location: FF_X67_Y34_N27
\acesso|map_banco_regs|r2|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(8));

-- Location: LCCOMB_X67_Y34_N28
\acesso|map_banco_regs|r4|q[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[8]~feeder_combout\ = \acesso|map_banco_regs|r1|q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~9_combout\,
	combout => \acesso|map_banco_regs|r4|q[8]~feeder_combout\);

-- Location: FF_X67_Y34_N29
\acesso|map_banco_regs|r4|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[8]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(8));

-- Location: LCCOMB_X67_Y34_N26
\acesso|map_banco_regs|saida~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~41_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2)) # ((\acesso|map_banco_regs|r4|q\(8))))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r2|q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(8),
	datad => \acesso|map_banco_regs|r4|q\(8),
	combout => \acesso|map_banco_regs|saida~41_combout\);

-- Location: LCCOMB_X66_Y34_N10
\acesso|map_banco_regs|saida~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~42_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~41_combout\ & ((\acesso|map_banco_regs|r8|q\(8)))) # (!\acesso|map_banco_regs|saida~41_combout\ & (\acesso|map_banco_regs|r6|q\(8))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|q\(8),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r8|q\(8),
	datad => \acesso|map_banco_regs|saida~41_combout\,
	combout => \acesso|map_banco_regs|saida~42_combout\);

-- Location: LCCOMB_X63_Y34_N0
\acesso|map_banco_regs|saida~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~45_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~42_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~44_combout\,
	datad => \acesso|map_banco_regs|saida~42_combout\,
	combout => \acesso|map_banco_regs|saida~45_combout\);

-- Location: FF_X63_Y34_N1
\acesso|map_banco_regs|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~45_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(8));

-- Location: FF_X59_Y35_N25
\acesso|a_ula[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(8),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(8));

-- Location: LCCOMB_X58_Y35_N10
\acesso|map_ula|s[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~29_combout\ = ((\acesso|map_eop|operacao\(0) & ((!\acesso|b_ula\(8)))) # (!\acesso|map_eop|operacao\(0) & ((\acesso|map_eop|operacao\(1)) # (\acesso|b_ula\(8))))) # (!\acesso|map_eop|operacao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|b_ula\(8),
	combout => \acesso|map_ula|s[8]~29_combout\);

-- Location: LCCOMB_X58_Y35_N8
\acesso|map_ula|s[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~30_combout\ = (\acesso|map_eop|operacao\(1) & (((\acesso|b_ula\(8))))) # (!\acesso|map_eop|operacao\(1) & (\acesso|map_eop|operacao\(0) & ((\acesso|b_ula\(8)) # (!\acesso|map_eop|operacao\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|map_eop|operacao\(1),
	datad => \acesso|b_ula\(8),
	combout => \acesso|map_ula|s[8]~30_combout\);

-- Location: LCCOMB_X58_Y35_N30
\acesso|map_ula|s[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~31_combout\ = (\acesso|a_ula\(8) & (((\acesso|map_ula|s[8]~29_combout\)))) # (!\acesso|a_ula\(8) & (\acesso|map_eop|operacao\(3) & ((\acesso|map_ula|s[8]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(8),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_ula|s[8]~29_combout\,
	datad => \acesso|map_ula|s[8]~30_combout\,
	combout => \acesso|map_ula|s[8]~31_combout\);

-- Location: LCCOMB_X58_Y35_N16
\acesso|map_ula|s[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~32_combout\ = (\acesso|map_ula|s[6]~23_combout\ & ((\acesso|map_ula|Add0~27_combout\))) # (!\acesso|map_ula|s[6]~23_combout\ & (\acesso|map_ula|s[8]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[8]~31_combout\,
	datac => \acesso|map_ula|Add0~27_combout\,
	datad => \acesso|map_ula|s[6]~23_combout\,
	combout => \acesso|map_ula|s[8]~32_combout\);

-- Location: LCCOMB_X58_Y35_N18
\acesso|map_ula|s[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(8) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[8]~32_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~32_combout\,
	datab => \acesso|map_ula|s\(8),
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(8));

-- Location: LCCOMB_X58_Y35_N20
\acesso|addr_ram[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[8]~feeder_combout\ = \acesso|map_ula|s\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(8),
	combout => \acesso|addr_ram[8]~feeder_combout\);

-- Location: FF_X58_Y35_N21
\acesso|addr_ram[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[8]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(8));

-- Location: M9K_X51_Y43_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout\);

-- Location: M9K_X64_Y32_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout\);

-- Location: M9K_X64_Y31_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0941217",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout\);

-- Location: LCCOMB_X57_Y35_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout\);

-- Location: M9K_X51_Y19_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N10
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout\);

-- Location: LCCOMB_X57_Y35_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout\);

-- Location: LCCOMB_X58_Y35_N6
\acesso|entrada_brg~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~54_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout\))) # (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(7))))) # 
-- (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_ula|s\(7),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout\,
	combout => \acesso|entrada_brg~54_combout\);

-- Location: LCCOMB_X58_Y35_N28
\acesso|entrada_brg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[7]~feeder_combout\ = \acesso|entrada_brg~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~54_combout\,
	combout => \acesso|entrada_brg[7]~feeder_combout\);

-- Location: FF_X58_Y35_N29
\acesso|entrada_brg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[7]~feeder_combout\,
	asdata => \switches[7]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(7));

-- Location: LCCOMB_X62_Y34_N8
\acesso|map_banco_regs|r1|q~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~8_combout\ = (\acesso|entrada_brg\(7) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|entrada_brg\(7),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~8_combout\);

-- Location: FF_X62_Y34_N9
\acesso|map_banco_regs|r7|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|q~8_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(7));

-- Location: FF_X65_Y34_N19
\acesso|map_banco_regs|r1|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(7));

-- Location: LCCOMB_X65_Y34_N12
\acesso|map_banco_regs|r5|q[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[7]~feeder_combout\ = \acesso|map_banco_regs|r1|q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~8_combout\,
	combout => \acesso|map_banco_regs|r5|q[7]~feeder_combout\);

-- Location: FF_X65_Y34_N13
\acesso|map_banco_regs|r5|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[7]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(7));

-- Location: LCCOMB_X65_Y34_N18
\acesso|map_banco_regs|saida~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~38_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1)) # ((\acesso|map_banco_regs|r5|q\(7))))) # (!\acesso|seletor_brg\(2) & (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r1|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r1|q\(7),
	datad => \acesso|map_banco_regs|r5|q\(7),
	combout => \acesso|map_banco_regs|saida~38_combout\);

-- Location: FF_X63_Y34_N15
\acesso|map_banco_regs|r3|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(7));

-- Location: LCCOMB_X63_Y34_N14
\acesso|map_banco_regs|saida~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~39_combout\ = (\acesso|map_banco_regs|saida~38_combout\ & ((\acesso|map_banco_regs|r7|q\(7)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~38_combout\ & (((\acesso|map_banco_regs|r3|q\(7) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(7),
	datab => \acesso|map_banco_regs|saida~38_combout\,
	datac => \acesso|map_banco_regs|r3|q\(7),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~39_combout\);

-- Location: FF_X62_Y35_N27
\acesso|map_banco_regs|r2|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(7));

-- Location: LCCOMB_X62_Y35_N16
\acesso|map_banco_regs|r4|q[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[7]~feeder_combout\ = \acesso|map_banco_regs|r1|q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~8_combout\,
	combout => \acesso|map_banco_regs|r4|q[7]~feeder_combout\);

-- Location: FF_X62_Y35_N17
\acesso|map_banco_regs|r4|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[7]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(7));

-- Location: LCCOMB_X62_Y35_N26
\acesso|map_banco_regs|saida~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~36_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2)) # ((\acesso|map_banco_regs|r4|q\(7))))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r2|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(7),
	datad => \acesso|map_banco_regs|r4|q\(7),
	combout => \acesso|map_banco_regs|saida~36_combout\);

-- Location: LCCOMB_X63_Y35_N28
\acesso|map_banco_regs|r6|q[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[7]~feeder_combout\ = \acesso|map_banco_regs|r1|q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~8_combout\,
	combout => \acesso|map_banco_regs|r6|q[7]~feeder_combout\);

-- Location: FF_X63_Y35_N29
\acesso|map_banco_regs|r6|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[7]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(7));

-- Location: FF_X63_Y35_N23
\acesso|map_banco_regs|r8|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(7));

-- Location: LCCOMB_X63_Y35_N22
\acesso|map_banco_regs|saida~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~37_combout\ = (\acesso|map_banco_regs|saida~36_combout\ & (((\acesso|map_banco_regs|r8|q\(7)) # (!\acesso|seletor_brg\(2))))) # (!\acesso|map_banco_regs|saida~36_combout\ & (\acesso|map_banco_regs|r6|q\(7) & 
-- ((\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~36_combout\,
	datab => \acesso|map_banco_regs|r6|q\(7),
	datac => \acesso|map_banco_regs|r8|q\(7),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~37_combout\);

-- Location: LCCOMB_X63_Y34_N2
\acesso|map_banco_regs|saida~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~40_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~37_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~39_combout\,
	datad => \acesso|map_banco_regs|saida~37_combout\,
	combout => \acesso|map_banco_regs|saida~40_combout\);

-- Location: FF_X63_Y34_N3
\acesso|map_banco_regs|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~40_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(7));

-- Location: LCCOMB_X61_Y36_N24
\acesso|b_ula~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~10_combout\ = (!\acesso|map_eop|operacao\(2) & (\acesso|map_banco_regs|saida\(7) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_banco_regs|saida\(7),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|b_ula~10_combout\);

-- Location: FF_X60_Y36_N9
\acesso|b_ula[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~10_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(7));

-- Location: LCCOMB_X60_Y36_N8
\acesso|map_ula|s[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~25_combout\ = ((\acesso|map_eop|operacao\(0) & ((!\acesso|b_ula\(7)))) # (!\acesso|map_eop|operacao\(0) & ((\acesso|map_eop|operacao\(1)) # (\acesso|b_ula\(7))))) # (!\acesso|map_eop|operacao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(1),
	datac => \acesso|b_ula\(7),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[7]~25_combout\);

-- Location: LCCOMB_X60_Y36_N30
\acesso|map_ula|s[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~26_combout\ = (\acesso|map_eop|operacao\(1) & (((\acesso|b_ula\(7))))) # (!\acesso|map_eop|operacao\(1) & (\acesso|map_eop|operacao\(0) & ((\acesso|b_ula\(7)) # (!\acesso|map_eop|operacao\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|b_ula\(7),
	datac => \acesso|map_eop|operacao\(1),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|s[7]~26_combout\);

-- Location: LCCOMB_X60_Y36_N20
\acesso|map_ula|s[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~27_combout\ = (\acesso|a_ula\(7) & (\acesso|map_ula|s[7]~25_combout\)) # (!\acesso|a_ula\(7) & (((\acesso|map_eop|operacao\(3) & \acesso|map_ula|s[7]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[7]~25_combout\,
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_ula|s[7]~26_combout\,
	datad => \acesso|a_ula\(7),
	combout => \acesso|map_ula|s[7]~27_combout\);

-- Location: LCCOMB_X58_Y35_N12
\acesso|map_ula|s[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~28_combout\ = (\acesso|map_ula|s[6]~23_combout\ & ((\acesso|map_ula|Add0~24_combout\))) # (!\acesso|map_ula|s[6]~23_combout\ & (\acesso|map_ula|s[7]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[7]~27_combout\,
	datac => \acesso|map_ula|Add0~24_combout\,
	datad => \acesso|map_ula|s[6]~23_combout\,
	combout => \acesso|map_ula|s[7]~28_combout\);

-- Location: LCCOMB_X58_Y35_N24
\acesso|map_ula|s[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(7) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[7]~28_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[7]~28_combout\,
	datab => \acesso|map_ula|s\(7),
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(7));

-- Location: LCCOMB_X58_Y35_N2
\acesso|addr_ram[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[7]~feeder_combout\ = \acesso|map_ula|s\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(7),
	combout => \acesso|addr_ram[7]~feeder_combout\);

-- Location: FF_X58_Y35_N3
\acesso|addr_ram[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[7]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(7));

-- Location: M9K_X37_Y46_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y51_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~39_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~39_combout\);

-- Location: M9K_X37_Y48_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N26
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~40_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~40_combout\);

-- Location: M9K_X51_Y35_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000306F52A86",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y35_N16
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~36_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~36_combout\);

-- Location: M9K_X51_Y46_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N28
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~37_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~37_combout\);

-- Location: LCCOMB_X57_Y35_N6
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~38_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~36_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~36_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~37_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~38_combout\);

-- Location: LCCOMB_X57_Y35_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~38_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~39_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~39_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~40_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~38_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41_combout\);

-- Location: LCCOMB_X57_Y35_N24
\acesso|entrada_brg~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~53_combout\ = (\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41_combout\))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(6))))) # 
-- (!\acesso|map_eop|operacao\(2) & (((\acesso|map_ula|s\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_ula|s\(6),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41_combout\,
	combout => \acesso|entrada_brg~53_combout\);

-- Location: LCCOMB_X57_Y35_N16
\acesso|entrada_brg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[6]~feeder_combout\ = \acesso|entrada_brg~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~53_combout\,
	combout => \acesso|entrada_brg[6]~feeder_combout\);

-- Location: FF_X57_Y35_N17
\acesso|entrada_brg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[6]~feeder_combout\,
	asdata => \switches[6]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(6));

-- Location: LCCOMB_X62_Y35_N28
\acesso|map_banco_regs|r1|q~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~7_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|entrada_brg\(6),
	combout => \acesso|map_banco_regs|r1|q~7_combout\);

-- Location: LCCOMB_X65_Y34_N28
\acesso|map_banco_regs|r5|q[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[6]~feeder_combout\ = \acesso|map_banco_regs|r1|q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~7_combout\,
	combout => \acesso|map_banco_regs|r5|q[6]~feeder_combout\);

-- Location: FF_X65_Y34_N29
\acesso|map_banco_regs|r5|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[6]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(6));

-- Location: FF_X65_Y34_N7
\acesso|map_banco_regs|r1|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(6));

-- Location: LCCOMB_X65_Y34_N6
\acesso|map_banco_regs|saida~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~33_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r5|q\(6)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r1|q\(6) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r5|q\(6),
	datac => \acesso|map_banco_regs|r1|q\(6),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~33_combout\);

-- Location: LCCOMB_X62_Y34_N18
\acesso|map_banco_regs|r7|q[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[6]~feeder_combout\ = \acesso|map_banco_regs|r1|q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~7_combout\,
	combout => \acesso|map_banco_regs|r7|q[6]~feeder_combout\);

-- Location: FF_X62_Y34_N19
\acesso|map_banco_regs|r7|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[6]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(6));

-- Location: FF_X63_Y34_N5
\acesso|map_banco_regs|r3|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(6));

-- Location: LCCOMB_X63_Y34_N4
\acesso|map_banco_regs|saida~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~34_combout\ = (\acesso|map_banco_regs|saida~33_combout\ & ((\acesso|map_banco_regs|r7|q\(6)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~33_combout\ & (((\acesso|map_banco_regs|r3|q\(6) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~33_combout\,
	datab => \acesso|map_banco_regs|r7|q\(6),
	datac => \acesso|map_banco_regs|r3|q\(6),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~34_combout\);

-- Location: FF_X62_Y35_N7
\acesso|map_banco_regs|r2|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(6));

-- Location: FF_X62_Y35_N25
\acesso|map_banco_regs|r4|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(6));

-- Location: LCCOMB_X62_Y35_N6
\acesso|map_banco_regs|saida~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~31_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2)) # ((\acesso|map_banco_regs|r4|q\(6))))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r2|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(6),
	datad => \acesso|map_banco_regs|r4|q\(6),
	combout => \acesso|map_banco_regs|saida~31_combout\);

-- Location: LCCOMB_X63_Y35_N0
\acesso|map_banco_regs|r6|q[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[6]~feeder_combout\ = \acesso|map_banco_regs|r1|q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~7_combout\,
	combout => \acesso|map_banco_regs|r6|q[6]~feeder_combout\);

-- Location: FF_X63_Y35_N1
\acesso|map_banco_regs|r6|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[6]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(6));

-- Location: FF_X63_Y35_N15
\acesso|map_banco_regs|r8|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(6));

-- Location: LCCOMB_X63_Y35_N14
\acesso|map_banco_regs|saida~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~32_combout\ = (\acesso|map_banco_regs|saida~31_combout\ & (((\acesso|map_banco_regs|r8|q\(6)) # (!\acesso|seletor_brg\(2))))) # (!\acesso|map_banco_regs|saida~31_combout\ & (\acesso|map_banco_regs|r6|q\(6) & 
-- ((\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~31_combout\,
	datab => \acesso|map_banco_regs|r6|q\(6),
	datac => \acesso|map_banco_regs|r8|q\(6),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~32_combout\);

-- Location: LCCOMB_X63_Y34_N24
\acesso|map_banco_regs|saida~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~35_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~32_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datab => \acesso|map_banco_regs|saida~34_combout\,
	datac => \acesso|map_banco_regs|saida~32_combout\,
	combout => \acesso|map_banco_regs|saida~35_combout\);

-- Location: FF_X63_Y34_N25
\acesso|map_banco_regs|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~35_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(6));

-- Location: FF_X59_Y36_N31
\acesso|a_ula[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(6),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(6));

-- Location: LCCOMB_X59_Y37_N0
\acesso|map_ula|s[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~20_combout\ = ((\acesso|map_eop|operacao\(0) & ((!\acesso|b_ula\(6)))) # (!\acesso|map_eop|operacao\(0) & ((\acesso|map_eop|operacao\(1)) # (\acesso|b_ula\(6))))) # (!\acesso|map_eop|operacao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|b_ula\(6),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[6]~20_combout\);

-- Location: LCCOMB_X59_Y37_N2
\acesso|map_ula|s[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~21_combout\ = (\acesso|map_eop|operacao\(1) & (((\acesso|b_ula\(6))))) # (!\acesso|map_eop|operacao\(1) & (\acesso|map_eop|operacao\(0) & ((\acesso|b_ula\(6)) # (!\acesso|map_eop|operacao\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|b_ula\(6),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(1),
	combout => \acesso|map_ula|s[6]~21_combout\);

-- Location: LCCOMB_X59_Y37_N8
\acesso|map_ula|s[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~22_combout\ = (\acesso|a_ula\(6) & (\acesso|map_ula|s[6]~20_combout\)) # (!\acesso|a_ula\(6) & (((\acesso|map_ula|s[6]~21_combout\ & \acesso|map_eop|operacao\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[6]~20_combout\,
	datab => \acesso|a_ula\(6),
	datac => \acesso|map_ula|s[6]~21_combout\,
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[6]~22_combout\);

-- Location: LCCOMB_X60_Y35_N18
\acesso|map_ula|s[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~24_combout\ = (\acesso|map_ula|s[6]~23_combout\ & (\acesso|map_ula|Add0~21_combout\)) # (!\acesso|map_ula|s[6]~23_combout\ & ((\acesso|map_ula|s[6]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[6]~23_combout\,
	datac => \acesso|map_ula|Add0~21_combout\,
	datad => \acesso|map_ula|s[6]~22_combout\,
	combout => \acesso|map_ula|s[6]~24_combout\);

-- Location: LCCOMB_X60_Y35_N8
\acesso|map_ula|s[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(6) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[6]~24_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[6]~24_combout\,
	datac => \acesso|map_ula|s\(6),
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(6));

-- Location: LCCOMB_X61_Y35_N24
\acesso|addr_ram[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[6]~feeder_combout\ = \acesso|map_ula|s\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(6),
	combout => \acesso|addr_ram[6]~feeder_combout\);

-- Location: FF_X61_Y35_N25
\acesso|addr_ram[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[6]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(6));

-- Location: M9K_X51_Y50_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y50_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N14
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout\);

-- Location: M9K_X78_Y31_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout\);

-- Location: M9K_X51_Y45_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE46022002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N10
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout\);

-- Location: LCCOMB_X59_Y34_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout\);

-- Location: M9K_X37_Y45_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y48_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N16
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout\);

-- Location: LCCOMB_X59_Y34_N24
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout\);

-- Location: LCCOMB_X58_Y34_N2
\acesso|entrada_brg~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~48_combout\ = (\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout\))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(1))))) # 
-- (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(1),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout\,
	combout => \acesso|entrada_brg~48_combout\);

-- Location: LCCOMB_X58_Y34_N8
\acesso|entrada_brg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[1]~feeder_combout\ = \acesso|entrada_brg~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~48_combout\,
	combout => \acesso|entrada_brg[1]~feeder_combout\);

-- Location: FF_X58_Y34_N9
\acesso|entrada_brg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[1]~feeder_combout\,
	asdata => \switches[1]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(1));

-- Location: LCCOMB_X66_Y34_N0
\acesso|map_banco_regs|r1|q~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~2_combout\ = (\acesso|entrada_brg\(1) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(1),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~2_combout\);

-- Location: LCCOMB_X62_Y35_N12
\acesso|map_banco_regs|r4|q[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[1]~feeder_combout\ = \acesso|map_banco_regs|r1|q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~2_combout\,
	combout => \acesso|map_banco_regs|r4|q[1]~feeder_combout\);

-- Location: FF_X62_Y35_N13
\acesso|map_banco_regs|r4|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[1]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(1));

-- Location: FF_X62_Y35_N3
\acesso|map_banco_regs|r2|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(1));

-- Location: LCCOMB_X62_Y35_N2
\acesso|map_banco_regs|saida~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~6_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r4|q\(1))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r2|q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|q\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(1),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~6_combout\);

-- Location: LCCOMB_X63_Y35_N16
\acesso|map_banco_regs|r6|q[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[1]~feeder_combout\ = \acesso|map_banco_regs|r1|q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~2_combout\,
	combout => \acesso|map_banco_regs|r6|q[1]~feeder_combout\);

-- Location: FF_X63_Y35_N17
\acesso|map_banco_regs|r6|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[1]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(1));

-- Location: FF_X63_Y35_N7
\acesso|map_banco_regs|r8|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(1));

-- Location: LCCOMB_X63_Y35_N6
\acesso|map_banco_regs|saida~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~7_combout\ = (\acesso|map_banco_regs|saida~6_combout\ & (((\acesso|map_banco_regs|r8|q\(1)) # (!\acesso|seletor_brg\(2))))) # (!\acesso|map_banco_regs|saida~6_combout\ & (\acesso|map_banco_regs|r6|q\(1) & 
-- ((\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~6_combout\,
	datab => \acesso|map_banco_regs|r6|q\(1),
	datac => \acesso|map_banco_regs|r8|q\(1),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~7_combout\);

-- Location: LCCOMB_X66_Y33_N30
\acesso|map_banco_regs|r7|q[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[1]~feeder_combout\ = \acesso|map_banco_regs|r1|q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~2_combout\,
	combout => \acesso|map_banco_regs|r7|q[1]~feeder_combout\);

-- Location: FF_X66_Y33_N31
\acesso|map_banco_regs|r7|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[1]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(1));

-- Location: LCCOMB_X65_Y34_N16
\acesso|map_banco_regs|r5|q[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[1]~feeder_combout\ = \acesso|map_banco_regs|r1|q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~2_combout\,
	combout => \acesso|map_banco_regs|r5|q[1]~feeder_combout\);

-- Location: FF_X65_Y34_N17
\acesso|map_banco_regs|r5|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[1]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(1));

-- Location: FF_X65_Y34_N15
\acesso|map_banco_regs|r1|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(1));

-- Location: LCCOMB_X65_Y34_N14
\acesso|map_banco_regs|saida~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~8_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r5|q\(1)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r1|q\(1) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r5|q\(1),
	datac => \acesso|map_banco_regs|r1|q\(1),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~8_combout\);

-- Location: FF_X66_Y33_N29
\acesso|map_banco_regs|r3|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(1));

-- Location: LCCOMB_X66_Y33_N28
\acesso|map_banco_regs|saida~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~9_combout\ = (\acesso|map_banco_regs|saida~8_combout\ & ((\acesso|map_banco_regs|r7|q\(1)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~8_combout\ & (((\acesso|map_banco_regs|r3|q\(1) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(1),
	datab => \acesso|map_banco_regs|saida~8_combout\,
	datac => \acesso|map_banco_regs|r3|q\(1),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~9_combout\);

-- Location: LCCOMB_X65_Y33_N12
\acesso|map_banco_regs|saida~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~10_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~7_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datab => \acesso|map_banco_regs|saida~7_combout\,
	datad => \acesso|map_banco_regs|saida~9_combout\,
	combout => \acesso|map_banco_regs|saida~10_combout\);

-- Location: FF_X65_Y33_N13
\acesso|map_banco_regs|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~10_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(1));

-- Location: LCCOMB_X62_Y36_N16
\acesso|b_ula~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~4_combout\ = (\acesso|b_ula[3]~0_combout\ & ((\acesso|map_banco_regs|saida\(1)))) # (!\acesso|b_ula[3]~0_combout\ & (\acesso|map_eop|constante\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula[3]~0_combout\,
	datac => \acesso|map_eop|constante\(1),
	datad => \acesso|map_banco_regs|saida\(1),
	combout => \acesso|b_ula~4_combout\);

-- Location: FF_X59_Y36_N13
\acesso|b_ula[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~4_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(1));

-- Location: LCCOMB_X59_Y36_N12
\acesso|map_ula|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~5_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(1),
	combout => \acesso|map_ula|Add0~5_combout\);

-- Location: LCCOMB_X59_Y36_N22
\acesso|map_ula|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~9_combout\ = (\acesso|a_ula\(2) & ((\acesso|map_ula|Add0~8_combout\ & (\acesso|map_ula|Add0~7\ & VCC)) # (!\acesso|map_ula|Add0~8_combout\ & (!\acesso|map_ula|Add0~7\)))) # (!\acesso|a_ula\(2) & ((\acesso|map_ula|Add0~8_combout\ & 
-- (!\acesso|map_ula|Add0~7\)) # (!\acesso|map_ula|Add0~8_combout\ & ((\acesso|map_ula|Add0~7\) # (GND)))))
-- \acesso|map_ula|Add0~10\ = CARRY((\acesso|a_ula\(2) & (!\acesso|map_ula|Add0~8_combout\ & !\acesso|map_ula|Add0~7\)) # (!\acesso|a_ula\(2) & ((!\acesso|map_ula|Add0~7\) # (!\acesso|map_ula|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(2),
	datab => \acesso|map_ula|Add0~8_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~7\,
	combout => \acesso|map_ula|Add0~9_combout\,
	cout => \acesso|map_ula|Add0~10\);

-- Location: LCCOMB_X58_Y33_N16
\acesso|map_ula|s[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~13_combout\ = (\acesso|map_ula|s[2]~12_combout\ & ((\acesso|a_ula\(2)) # ((!\acesso|map_ula|s[1]~8_combout\)))) # (!\acesso|map_ula|s[2]~12_combout\ & (((\acesso|map_ula|Add0~9_combout\ & \acesso|map_ula|s[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(2),
	datab => \acesso|map_ula|s[2]~12_combout\,
	datac => \acesso|map_ula|Add0~9_combout\,
	datad => \acesso|map_ula|s[1]~8_combout\,
	combout => \acesso|map_ula|s[2]~13_combout\);

-- Location: LCCOMB_X58_Y33_N28
\acesso|map_ula|s[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(2) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[2]~13_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[2]~13_combout\,
	datac => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	datad => \acesso|map_ula|s\(2),
	combout => \acesso|map_ula|s\(2));

-- Location: LCCOMB_X62_Y36_N20
\acesso|data_in_ram[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[2]~feeder_combout\ = \acesso|map_banco_regs|saida\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(2),
	combout => \acesso|data_in_ram[2]~feeder_combout\);

-- Location: FF_X62_Y36_N21
\acesso|data_in_ram[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[2]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(2));

-- Location: M9K_X37_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout\);

-- Location: M9K_X64_Y20_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout\);

-- Location: M9K_X64_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600A802",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N30
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout\);

-- Location: M9K_X51_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout\);

-- Location: LCCOMB_X59_Y34_N6
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout\);

-- Location: LCCOMB_X59_Y34_N28
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout\);

-- Location: LCCOMB_X59_Y33_N12
\acesso|entrada_brg~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~49_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout\))) # (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(2))))) # 
-- (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_ula|s\(2),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout\,
	combout => \acesso|entrada_brg~49_combout\);

-- Location: LCCOMB_X59_Y33_N20
\acesso|entrada_brg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[2]~feeder_combout\ = \acesso|entrada_brg~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~49_combout\,
	combout => \acesso|entrada_brg[2]~feeder_combout\);

-- Location: FF_X59_Y33_N21
\acesso|entrada_brg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[2]~feeder_combout\,
	asdata => \switches[2]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(2));

-- Location: LCCOMB_X63_Y33_N14
\acesso|map_banco_regs|r1|q~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~3_combout\ = (\acesso|entrada_brg\(2) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(2),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~3_combout\);

-- Location: LCCOMB_X66_Y33_N22
\acesso|map_banco_regs|r7|q[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[2]~feeder_combout\ = \acesso|map_banco_regs|r1|q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~3_combout\,
	combout => \acesso|map_banco_regs|r7|q[2]~feeder_combout\);

-- Location: FF_X66_Y33_N23
\acesso|map_banco_regs|r7|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[2]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(2));

-- Location: FF_X65_Y34_N1
\acesso|map_banco_regs|r5|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(2));

-- Location: FF_X65_Y34_N31
\acesso|map_banco_regs|r1|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(2));

-- Location: LCCOMB_X65_Y34_N30
\acesso|map_banco_regs|saida~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~13_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r5|q\(2)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r1|q\(2) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r5|q\(2),
	datac => \acesso|map_banco_regs|r1|q\(2),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~13_combout\);

-- Location: FF_X66_Y33_N13
\acesso|map_banco_regs|r3|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(2));

-- Location: LCCOMB_X66_Y33_N12
\acesso|map_banco_regs|saida~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~14_combout\ = (\acesso|map_banco_regs|saida~13_combout\ & ((\acesso|map_banco_regs|r7|q\(2)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~13_combout\ & (((\acesso|map_banco_regs|r3|q\(2) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(2),
	datab => \acesso|map_banco_regs|saida~13_combout\,
	datac => \acesso|map_banco_regs|r3|q\(2),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~14_combout\);

-- Location: LCCOMB_X62_Y35_N0
\acesso|map_banco_regs|r4|q[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[2]~feeder_combout\ = \acesso|map_banco_regs|r1|q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~3_combout\,
	combout => \acesso|map_banco_regs|r4|q[2]~feeder_combout\);

-- Location: FF_X62_Y35_N1
\acesso|map_banco_regs|r4|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[2]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(2));

-- Location: FF_X62_Y35_N19
\acesso|map_banco_regs|r2|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(2));

-- Location: LCCOMB_X62_Y35_N18
\acesso|map_banco_regs|saida~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~11_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r4|q\(2))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r2|q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|q\(2),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(2),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~11_combout\);

-- Location: FF_X63_Y35_N3
\acesso|map_banco_regs|r8|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(2));

-- Location: LCCOMB_X63_Y35_N20
\acesso|map_banco_regs|r6|q[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[2]~feeder_combout\ = \acesso|map_banco_regs|r1|q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~3_combout\,
	combout => \acesso|map_banco_regs|r6|q[2]~feeder_combout\);

-- Location: FF_X63_Y35_N21
\acesso|map_banco_regs|r6|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[2]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(2));

-- Location: LCCOMB_X63_Y35_N2
\acesso|map_banco_regs|saida~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~12_combout\ = (\acesso|map_banco_regs|saida~11_combout\ & (((\acesso|map_banco_regs|r8|q\(2))) # (!\acesso|seletor_brg\(2)))) # (!\acesso|map_banco_regs|saida~11_combout\ & (\acesso|seletor_brg\(2) & 
-- ((\acesso|map_banco_regs|r6|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~11_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r8|q\(2),
	datad => \acesso|map_banco_regs|r6|q\(2),
	combout => \acesso|map_banco_regs|saida~12_combout\);

-- Location: LCCOMB_X65_Y33_N18
\acesso|map_banco_regs|saida~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~15_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~12_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datab => \acesso|map_banco_regs|saida~14_combout\,
	datad => \acesso|map_banco_regs|saida~12_combout\,
	combout => \acesso|map_banco_regs|saida~15_combout\);

-- Location: FF_X65_Y33_N19
\acesso|map_banco_regs|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~15_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(2));

-- Location: FF_X59_Y36_N23
\acesso|a_ula[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(2),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(2));

-- Location: LCCOMB_X59_Y36_N24
\acesso|map_ula|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~12_combout\ = ((\acesso|map_ula|Add0~11_combout\ $ (\acesso|a_ula\(3) $ (!\acesso|map_ula|Add0~10\)))) # (GND)
-- \acesso|map_ula|Add0~13\ = CARRY((\acesso|map_ula|Add0~11_combout\ & ((\acesso|a_ula\(3)) # (!\acesso|map_ula|Add0~10\))) # (!\acesso|map_ula|Add0~11_combout\ & (\acesso|a_ula\(3) & !\acesso|map_ula|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~11_combout\,
	datab => \acesso|a_ula\(3),
	datad => VCC,
	cin => \acesso|map_ula|Add0~10\,
	combout => \acesso|map_ula|Add0~12_combout\,
	cout => \acesso|map_ula|Add0~13\);

-- Location: LCCOMB_X58_Y32_N0
\acesso|map_ula|s[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~15_combout\ = (\acesso|map_ula|s[3]~14_combout\ & ((\acesso|a_ula\(3)) # ((!\acesso|map_ula|s[1]~8_combout\)))) # (!\acesso|map_ula|s[3]~14_combout\ & (((\acesso|map_ula|s[1]~8_combout\ & \acesso|map_ula|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(3),
	datab => \acesso|map_ula|s[3]~14_combout\,
	datac => \acesso|map_ula|s[1]~8_combout\,
	datad => \acesso|map_ula|Add0~12_combout\,
	combout => \acesso|map_ula|s[3]~15_combout\);

-- Location: LCCOMB_X58_Y32_N28
\acesso|map_ula|s[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(3) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s[3]~15_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s\(3),
	datac => \acesso|map_ula|s[3]~15_combout\,
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(3));

-- Location: FF_X63_Y33_N15
\acesso|data_in_ram[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(3),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(3));

-- Location: M9K_X37_Y23_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y32_N26
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout\);

-- Location: M9K_X37_Y26_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y32_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout\);

-- Location: M9K_X51_Y28_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y32_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout\);

-- Location: M9K_X51_Y24_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000344A5A284",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y32_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout\);

-- Location: LCCOMB_X58_Y32_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout\);

-- Location: LCCOMB_X58_Y32_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout\);

-- Location: LCCOMB_X58_Y32_N6
\acesso|entrada_brg~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~50_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout\))) # (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(3))))) # 
-- (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_ula|s\(3),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout\,
	combout => \acesso|entrada_brg~50_combout\);

-- Location: LCCOMB_X58_Y32_N20
\acesso|entrada_brg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[3]~feeder_combout\ = \acesso|entrada_brg~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~50_combout\,
	combout => \acesso|entrada_brg[3]~feeder_combout\);

-- Location: FF_X58_Y32_N21
\acesso|entrada_brg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[3]~feeder_combout\,
	asdata => \switches[3]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(3));

-- Location: LCCOMB_X62_Y34_N0
\acesso|map_banco_regs|r1|q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~4_combout\ = (\acesso|entrada_brg\(3) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|entrada_brg\(3),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~4_combout\);

-- Location: FF_X62_Y35_N5
\acesso|map_banco_regs|r4|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(3));

-- Location: FF_X62_Y35_N11
\acesso|map_banco_regs|r2|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(3));

-- Location: LCCOMB_X62_Y35_N10
\acesso|map_banco_regs|saida~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~16_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|r4|q\(3)) # ((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|r2|q\(3) & !\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r4|q\(3),
	datac => \acesso|map_banco_regs|r2|q\(3),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~16_combout\);

-- Location: LCCOMB_X63_Y35_N8
\acesso|map_banco_regs|r6|q[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[3]~feeder_combout\ = \acesso|map_banco_regs|r1|q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~4_combout\,
	combout => \acesso|map_banco_regs|r6|q[3]~feeder_combout\);

-- Location: FF_X63_Y35_N9
\acesso|map_banco_regs|r6|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[3]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(3));

-- Location: FF_X63_Y35_N31
\acesso|map_banco_regs|r8|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(3));

-- Location: LCCOMB_X63_Y35_N30
\acesso|map_banco_regs|saida~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~17_combout\ = (\acesso|map_banco_regs|saida~16_combout\ & (((\acesso|map_banco_regs|r8|q\(3)) # (!\acesso|seletor_brg\(2))))) # (!\acesso|map_banco_regs|saida~16_combout\ & (\acesso|map_banco_regs|r6|q\(3) & 
-- ((\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~16_combout\,
	datab => \acesso|map_banco_regs|r6|q\(3),
	datac => \acesso|map_banco_regs|r8|q\(3),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~17_combout\);

-- Location: LCCOMB_X62_Y34_N28
\acesso|map_banco_regs|r7|q[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[3]~feeder_combout\ = \acesso|map_banco_regs|r1|q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|q~4_combout\,
	combout => \acesso|map_banco_regs|r7|q[3]~feeder_combout\);

-- Location: FF_X62_Y34_N29
\acesso|map_banco_regs|r7|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[3]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(3));

-- Location: FF_X65_Y34_N21
\acesso|map_banco_regs|r5|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(3));

-- Location: FF_X65_Y34_N3
\acesso|map_banco_regs|r1|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(3));

-- Location: LCCOMB_X65_Y34_N2
\acesso|map_banco_regs|saida~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~18_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r5|q\(3)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r1|q\(3) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r5|q\(3),
	datac => \acesso|map_banco_regs|r1|q\(3),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~18_combout\);

-- Location: FF_X63_Y34_N19
\acesso|map_banco_regs|r3|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(3));

-- Location: LCCOMB_X63_Y34_N18
\acesso|map_banco_regs|saida~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~19_combout\ = (\acesso|map_banco_regs|saida~18_combout\ & ((\acesso|map_banco_regs|r7|q\(3)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~18_combout\ & (((\acesso|map_banco_regs|r3|q\(3) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(3),
	datab => \acesso|map_banco_regs|saida~18_combout\,
	datac => \acesso|map_banco_regs|r3|q\(3),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~19_combout\);

-- Location: LCCOMB_X63_Y34_N22
\acesso|map_banco_regs|saida~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~20_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~17_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~17_combout\,
	datad => \acesso|map_banco_regs|saida~19_combout\,
	combout => \acesso|map_banco_regs|saida~20_combout\);

-- Location: FF_X63_Y34_N23
\acesso|map_banco_regs|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~20_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(3));

-- Location: LCCOMB_X62_Y36_N12
\acesso|b_ula~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~6_combout\ = (\acesso|b_ula[3]~0_combout\ & ((\acesso|map_banco_regs|saida\(3)))) # (!\acesso|b_ula[3]~0_combout\ & (\acesso|map_eop|constante\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula[3]~0_combout\,
	datac => \acesso|map_eop|constante\(3),
	datad => \acesso|map_banco_regs|saida\(3),
	combout => \acesso|b_ula~6_combout\);

-- Location: FF_X59_Y36_N5
\acesso|b_ula[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~6_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(3));

-- Location: LCCOMB_X59_Y36_N4
\acesso|map_ula|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~11_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|process_0~0_combout\,
	datac => \acesso|b_ula\(3),
	combout => \acesso|map_ula|Add0~11_combout\);

-- Location: LCCOMB_X59_Y37_N10
\acesso|map_ula|s[4]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~63_combout\ = (\acesso|map_eop|operacao\(0) & ((\acesso|a_ula\(4)) # ((!\acesso|map_eop|operacao\(2) & !\acesso|map_eop|operacao\(1))))) # (!\acesso|map_eop|operacao\(0) & (((\acesso|map_eop|operacao\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|a_ula\(4),
	datad => \acesso|map_eop|operacao\(1),
	combout => \acesso|map_ula|s[4]~63_combout\);

-- Location: LCCOMB_X59_Y37_N24
\acesso|map_ula|s[4]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~64_combout\ = (\acesso|b_ula\(4) & ((\acesso|map_eop|operacao\(0) & ((!\acesso|a_ula\(4)))) # (!\acesso|map_eop|operacao\(0) & ((\acesso|map_ula|s[4]~63_combout\) # (\acesso|a_ula\(4)))))) # (!\acesso|b_ula\(4) & 
-- (\acesso|map_ula|s[4]~63_combout\ & ((\acesso|map_eop|operacao\(0)) # (\acesso|a_ula\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_ula|s[4]~63_combout\,
	datac => \acesso|a_ula\(4),
	datad => \acesso|b_ula\(4),
	combout => \acesso|map_ula|s[4]~64_combout\);

-- Location: LCCOMB_X58_Y36_N14
\acesso|map_ula|s[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~16_combout\ = (\acesso|map_ula|s[1]~9_combout\ & ((\acesso|b_ula\(4)) # ((\acesso|map_ula|s[1]~8_combout\)))) # (!\acesso|map_ula|s[1]~9_combout\ & (((\acesso|map_ula|s[4]~64_combout\ & !\acesso|map_ula|s[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(4),
	datab => \acesso|map_ula|s[1]~9_combout\,
	datac => \acesso|map_ula|s[4]~64_combout\,
	datad => \acesso|map_ula|s[1]~8_combout\,
	combout => \acesso|map_ula|s[4]~16_combout\);

-- Location: LCCOMB_X58_Y36_N4
\acesso|map_ula|s[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~17_combout\ = (\acesso|map_ula|s[4]~16_combout\ & (((\acesso|a_ula\(4)) # (!\acesso|map_ula|s[1]~8_combout\)))) # (!\acesso|map_ula|s[4]~16_combout\ & (\acesso|map_ula|Add0~15_combout\ & ((\acesso|map_ula|s[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~15_combout\,
	datab => \acesso|a_ula\(4),
	datac => \acesso|map_ula|s[4]~16_combout\,
	datad => \acesso|map_ula|s[1]~8_combout\,
	combout => \acesso|map_ula|s[4]~17_combout\);

-- Location: LCCOMB_X58_Y36_N28
\acesso|map_ula|s[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(4) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[4]~17_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[4]~17_combout\,
	datac => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	datad => \acesso|map_ula|s\(4),
	combout => \acesso|map_ula|s\(4));

-- Location: LCCOMB_X60_Y35_N14
\acesso|data_in_ram[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[4]~feeder_combout\ = \acesso|map_banco_regs|saida\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(4),
	combout => \acesso|data_in_ram[4]~feeder_combout\);

-- Location: FF_X60_Y35_N15
\acesso|data_in_ram[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[4]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(4));

-- Location: M9K_X78_Y41_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y36_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout\);

-- Location: M9K_X78_Y47_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y36_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout\);

-- Location: M9K_X78_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y36_N26
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout\);

-- Location: M9K_X37_Y42_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y52_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000244C4A207",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y36_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout\);

-- Location: LCCOMB_X58_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout\);

-- Location: LCCOMB_X58_Y36_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout\);

-- Location: LCCOMB_X58_Y36_N2
\acesso|entrada_brg~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~51_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout\))) # (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(4))))) # 
-- (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_ula|s\(4),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout\,
	combout => \acesso|entrada_brg~51_combout\);

-- Location: LCCOMB_X58_Y36_N16
\acesso|entrada_brg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[4]~feeder_combout\ = \acesso|entrada_brg~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~51_combout\,
	combout => \acesso|entrada_brg[4]~feeder_combout\);

-- Location: FF_X58_Y36_N17
\acesso|entrada_brg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[4]~feeder_combout\,
	asdata => \switches[4]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(4));

-- Location: LCCOMB_X62_Y35_N24
\acesso|map_banco_regs|r1|q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~5_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|entrada_brg\(4),
	combout => \acesso|map_banco_regs|r1|q~5_combout\);

-- Location: LCCOMB_X62_Y35_N8
\acesso|map_banco_regs|r4|q[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[4]~feeder_combout\ = \acesso|map_banco_regs|r1|q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~5_combout\,
	combout => \acesso|map_banco_regs|r4|q[4]~feeder_combout\);

-- Location: FF_X62_Y35_N9
\acesso|map_banco_regs|r4|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[4]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(4));

-- Location: FF_X62_Y35_N31
\acesso|map_banco_regs|r2|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(4));

-- Location: LCCOMB_X62_Y35_N30
\acesso|map_banco_regs|saida~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~21_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|r4|q\(4)) # ((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|r2|q\(4) & !\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|q\(4),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r2|q\(4),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~21_combout\);

-- Location: LCCOMB_X63_Y35_N24
\acesso|map_banco_regs|r6|q[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[4]~feeder_combout\ = \acesso|map_banco_regs|r1|q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~5_combout\,
	combout => \acesso|map_banco_regs|r6|q[4]~feeder_combout\);

-- Location: FF_X63_Y35_N25
\acesso|map_banco_regs|r6|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[4]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(4));

-- Location: FF_X63_Y35_N27
\acesso|map_banco_regs|r8|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(4));

-- Location: LCCOMB_X63_Y35_N26
\acesso|map_banco_regs|saida~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~22_combout\ = (\acesso|map_banco_regs|saida~21_combout\ & (((\acesso|map_banco_regs|r8|q\(4)) # (!\acesso|seletor_brg\(2))))) # (!\acesso|map_banco_regs|saida~21_combout\ & (\acesso|map_banco_regs|r6|q\(4) & 
-- ((\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~21_combout\,
	datab => \acesso|map_banco_regs|r6|q\(4),
	datac => \acesso|map_banco_regs|r8|q\(4),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~22_combout\);

-- Location: LCCOMB_X62_Y34_N14
\acesso|map_banco_regs|r7|q[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[4]~feeder_combout\ = \acesso|map_banco_regs|r1|q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~5_combout\,
	combout => \acesso|map_banco_regs|r7|q[4]~feeder_combout\);

-- Location: FF_X62_Y34_N15
\acesso|map_banco_regs|r7|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[4]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(4));

-- Location: LCCOMB_X65_Y34_N4
\acesso|map_banco_regs|r5|q[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[4]~feeder_combout\ = \acesso|map_banco_regs|r1|q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~5_combout\,
	combout => \acesso|map_banco_regs|r5|q[4]~feeder_combout\);

-- Location: FF_X65_Y34_N5
\acesso|map_banco_regs|r5|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[4]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(4));

-- Location: FF_X65_Y34_N11
\acesso|map_banco_regs|r1|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(4));

-- Location: LCCOMB_X65_Y34_N10
\acesso|map_banco_regs|saida~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~23_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r5|q\(4)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r1|q\(4) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r5|q\(4),
	datac => \acesso|map_banco_regs|r1|q\(4),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~23_combout\);

-- Location: FF_X63_Y34_N17
\acesso|map_banco_regs|r3|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(4));

-- Location: LCCOMB_X63_Y34_N16
\acesso|map_banco_regs|saida~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~24_combout\ = (\acesso|map_banco_regs|saida~23_combout\ & ((\acesso|map_banco_regs|r7|q\(4)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~23_combout\ & (((\acesso|map_banco_regs|r3|q\(4) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(4),
	datab => \acesso|map_banco_regs|saida~23_combout\,
	datac => \acesso|map_banco_regs|r3|q\(4),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~24_combout\);

-- Location: LCCOMB_X63_Y34_N20
\acesso|map_banco_regs|saida~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~25_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~22_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~22_combout\,
	datad => \acesso|map_banco_regs|saida~24_combout\,
	combout => \acesso|map_banco_regs|saida~25_combout\);

-- Location: FF_X63_Y34_N21
\acesso|map_banco_regs|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~25_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(4));

-- Location: LCCOMB_X62_Y36_N10
\acesso|b_ula~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~7_combout\ = (\acesso|b_ula[3]~0_combout\ & ((\acesso|map_banco_regs|saida\(4)))) # (!\acesso|b_ula[3]~0_combout\ & (\acesso|map_eop|constante\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula[3]~0_combout\,
	datac => \acesso|map_eop|constante\(4),
	datad => \acesso|map_banco_regs|saida\(4),
	combout => \acesso|b_ula~7_combout\);

-- Location: FF_X59_Y36_N7
\acesso|b_ula[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~7_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(4));

-- Location: LCCOMB_X65_Y33_N8
\acesso|data_in_ram[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[14]~feeder_combout\ = \acesso|map_banco_regs|saida\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(14),
	combout => \acesso|data_in_ram[14]~feeder_combout\);

-- Location: FF_X65_Y33_N9
\acesso|data_in_ram[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[14]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(14));

-- Location: M9K_X64_Y24_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N24
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~88_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~88_combout\);

-- Location: M9K_X64_Y27_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y23_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~87_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~87_combout\);

-- Location: M9K_X64_Y26_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~85_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~85_combout\);

-- Location: M9K_X78_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEE7EAAD",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~84_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~84_combout\);

-- Location: LCCOMB_X61_Y34_N28
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~86_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~85_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~85_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~84_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~86_combout\);

-- Location: LCCOMB_X61_Y34_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~86_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~88_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~88_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~87_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~86_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89_combout\);

-- Location: LCCOMB_X60_Y34_N18
\acesso|entrada_brg~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~61_combout\ = (\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89_combout\))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(14))))) # 
-- (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_ula|s\(14),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89_combout\,
	combout => \acesso|entrada_brg~61_combout\);

-- Location: LCCOMB_X60_Y34_N20
\acesso|entrada_brg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[14]~feeder_combout\ = \acesso|entrada_brg~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~61_combout\,
	combout => \acesso|entrada_brg[14]~feeder_combout\);

-- Location: FF_X60_Y34_N21
\acesso|entrada_brg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[14]~feeder_combout\,
	asdata => \switches[14]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(14));

-- Location: LCCOMB_X65_Y34_N0
\acesso|map_banco_regs|r1|q~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~15_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|entrada_brg\(14),
	combout => \acesso|map_banco_regs|r1|q~15_combout\);

-- Location: LCCOMB_X66_Y33_N10
\acesso|map_banco_regs|r7|q[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[14]~feeder_combout\ = \acesso|map_banco_regs|r1|q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~15_combout\,
	combout => \acesso|map_banco_regs|r7|q[14]~feeder_combout\);

-- Location: FF_X66_Y33_N11
\acesso|map_banco_regs|r7|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[14]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(14));

-- Location: FF_X67_Y33_N19
\acesso|map_banco_regs|r1|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~15_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(14));

-- Location: LCCOMB_X67_Y33_N24
\acesso|map_banco_regs|r5|q[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[14]~feeder_combout\ = \acesso|map_banco_regs|r1|q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~15_combout\,
	combout => \acesso|map_banco_regs|r5|q[14]~feeder_combout\);

-- Location: FF_X67_Y33_N25
\acesso|map_banco_regs|r5|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[14]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(14));

-- Location: LCCOMB_X67_Y33_N18
\acesso|map_banco_regs|saida~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~73_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1)) # ((\acesso|map_banco_regs|r5|q\(14))))) # (!\acesso|seletor_brg\(2) & (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r1|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r1|q\(14),
	datad => \acesso|map_banco_regs|r5|q\(14),
	combout => \acesso|map_banco_regs|saida~73_combout\);

-- Location: FF_X66_Y33_N5
\acesso|map_banco_regs|r3|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~15_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(14));

-- Location: LCCOMB_X66_Y33_N4
\acesso|map_banco_regs|saida~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~74_combout\ = (\acesso|map_banco_regs|saida~73_combout\ & ((\acesso|map_banco_regs|r7|q\(14)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~73_combout\ & (((\acesso|map_banco_regs|r3|q\(14) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(14),
	datab => \acesso|map_banco_regs|saida~73_combout\,
	datac => \acesso|map_banco_regs|r3|q\(14),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~74_combout\);

-- Location: LCCOMB_X66_Y34_N4
\acesso|map_banco_regs|r6|q[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[14]~feeder_combout\ = \acesso|map_banco_regs|r1|q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~15_combout\,
	combout => \acesso|map_banco_regs|r6|q[14]~feeder_combout\);

-- Location: FF_X66_Y34_N5
\acesso|map_banco_regs|r6|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[14]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(14));

-- Location: FF_X66_Y34_N7
\acesso|map_banco_regs|r8|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~15_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(14));

-- Location: FF_X67_Y34_N23
\acesso|map_banco_regs|r2|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~15_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(14));

-- Location: LCCOMB_X67_Y34_N24
\acesso|map_banco_regs|r4|q[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[14]~feeder_combout\ = \acesso|map_banco_regs|r1|q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~15_combout\,
	combout => \acesso|map_banco_regs|r4|q[14]~feeder_combout\);

-- Location: FF_X67_Y34_N25
\acesso|map_banco_regs|r4|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[14]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(14));

-- Location: LCCOMB_X67_Y34_N22
\acesso|map_banco_regs|saida~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~71_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2)) # ((\acesso|map_banco_regs|r4|q\(14))))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r2|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(14),
	datad => \acesso|map_banco_regs|r4|q\(14),
	combout => \acesso|map_banco_regs|saida~71_combout\);

-- Location: LCCOMB_X66_Y34_N6
\acesso|map_banco_regs|saida~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~72_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~71_combout\ & ((\acesso|map_banco_regs|r8|q\(14)))) # (!\acesso|map_banco_regs|saida~71_combout\ & (\acesso|map_banco_regs|r6|q\(14))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r6|q\(14),
	datac => \acesso|map_banco_regs|r8|q\(14),
	datad => \acesso|map_banco_regs|saida~71_combout\,
	combout => \acesso|map_banco_regs|saida~72_combout\);

-- Location: LCCOMB_X65_Y33_N24
\acesso|map_banco_regs|saida~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~75_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~72_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~74_combout\,
	datad => \acesso|map_banco_regs|saida~72_combout\,
	combout => \acesso|map_banco_regs|saida~75_combout\);

-- Location: FF_X65_Y33_N25
\acesso|map_banco_regs|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~75_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(14));

-- Location: FF_X59_Y35_N29
\acesso|a_ula[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(14),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(14));

-- Location: LCCOMB_X59_Y35_N28
\acesso|map_ula|s[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~52_combout\ = (\acesso|map_ula|s[10]~39_combout\ & (((\acesso|a_ula\(14)) # (!\acesso|map_ula|s[1]~9_combout\)))) # (!\acesso|map_ula|s[10]~39_combout\ & (\acesso|b_ula\(4) & ((\acesso|map_ula|s[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[10]~39_combout\,
	datab => \acesso|b_ula\(4),
	datac => \acesso|a_ula\(14),
	datad => \acesso|map_ula|s[1]~9_combout\,
	combout => \acesso|map_ula|s[14]~52_combout\);

-- Location: LCCOMB_X58_Y35_N4
\acesso|b_ula~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~17_combout\ = (\acesso|map_banco_regs|saida\(14) & (!\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(14),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|b_ula~17_combout\);

-- Location: FF_X59_Y35_N31
\acesso|b_ula[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~17_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(14));

-- Location: LCCOMB_X59_Y35_N30
\acesso|map_ula|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~44_combout\ = \acesso|b_ula\(14) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|b_ula\(14),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~44_combout\);

-- Location: FF_X59_Y35_N23
\acesso|a_ula[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(13),
	sload => VCC,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(13));

-- Location: LCCOMB_X59_Y35_N24
\acesso|map_ula|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~41_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(13),
	combout => \acesso|map_ula|Add0~41_combout\);

-- Location: LCCOMB_X59_Y35_N12
\acesso|map_ula|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~42_combout\ = ((\acesso|a_ula\(13) $ (\acesso|map_ula|Add0~41_combout\ $ (!\acesso|map_ula|Add0~40\)))) # (GND)
-- \acesso|map_ula|Add0~43\ = CARRY((\acesso|a_ula\(13) & ((\acesso|map_ula|Add0~41_combout\) # (!\acesso|map_ula|Add0~40\))) # (!\acesso|a_ula\(13) & (\acesso|map_ula|Add0~41_combout\ & !\acesso|map_ula|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(13),
	datab => \acesso|map_ula|Add0~41_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~40\,
	combout => \acesso|map_ula|Add0~42_combout\,
	cout => \acesso|map_ula|Add0~43\);

-- Location: LCCOMB_X59_Y35_N14
\acesso|map_ula|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~45_combout\ = (\acesso|map_ula|Add0~44_combout\ & ((\acesso|a_ula\(14) & (\acesso|map_ula|Add0~43\ & VCC)) # (!\acesso|a_ula\(14) & (!\acesso|map_ula|Add0~43\)))) # (!\acesso|map_ula|Add0~44_combout\ & ((\acesso|a_ula\(14) & 
-- (!\acesso|map_ula|Add0~43\)) # (!\acesso|a_ula\(14) & ((\acesso|map_ula|Add0~43\) # (GND)))))
-- \acesso|map_ula|Add0~46\ = CARRY((\acesso|map_ula|Add0~44_combout\ & (!\acesso|a_ula\(14) & !\acesso|map_ula|Add0~43\)) # (!\acesso|map_ula|Add0~44_combout\ & ((!\acesso|map_ula|Add0~43\) # (!\acesso|a_ula\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~44_combout\,
	datab => \acesso|a_ula\(14),
	datad => VCC,
	cin => \acesso|map_ula|Add0~43\,
	combout => \acesso|map_ula|Add0~45_combout\,
	cout => \acesso|map_ula|Add0~46\);

-- Location: LCCOMB_X58_Y35_N0
\acesso|map_ula|s[14]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~51_combout\ = (\acesso|a_ula\(14) & ((\acesso|map_eop|operacao\(0) & ((!\acesso|b_ula\(14)))) # (!\acesso|map_eop|operacao\(0) & ((\acesso|map_ula|s[10]~37_combout\) # (\acesso|b_ula\(14)))))) # (!\acesso|a_ula\(14) & 
-- ((\acesso|map_ula|s[10]~37_combout\ & ((\acesso|b_ula\(14)))) # (!\acesso|map_ula|s[10]~37_combout\ & (\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(14),
	datab => \acesso|map_ula|s[10]~37_combout\,
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|b_ula\(14),
	combout => \acesso|map_ula|s[14]~51_combout\);

-- Location: LCCOMB_X59_Y35_N26
\acesso|map_ula|s[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~53_combout\ = (\acesso|map_ula|s[14]~52_combout\ & ((\acesso|map_ula|Add0~45_combout\) # ((\acesso|map_ula|s[1]~9_combout\)))) # (!\acesso|map_ula|s[14]~52_combout\ & (((\acesso|map_ula|s[14]~51_combout\ & 
-- !\acesso|map_ula|s[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[14]~52_combout\,
	datab => \acesso|map_ula|Add0~45_combout\,
	datac => \acesso|map_ula|s[14]~51_combout\,
	datad => \acesso|map_ula|s[1]~9_combout\,
	combout => \acesso|map_ula|s[14]~53_combout\);

-- Location: LCCOMB_X60_Y34_N24
\acesso|map_ula|s[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(14) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[14]~53_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[14]~53_combout\,
	datab => \acesso|map_ula|s\(14),
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(14));

-- Location: LCCOMB_X58_Y34_N16
\acesso|addr_ram[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[14]~feeder_combout\ = \acesso|map_ula|s\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(14),
	combout => \acesso|addr_ram[14]~feeder_combout\);

-- Location: FF_X58_Y34_N17
\acesso|addr_ram[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[14]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(14));

-- Location: FF_X59_Y34_N3
\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|addr_ram\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1));

-- Location: FF_X63_Y33_N31
\acesso|data_in_ram[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(13),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(13));

-- Location: M9K_X64_Y49_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~81_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~81_combout\);

-- Location: M9K_X78_Y46_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y33_N6
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~82_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~82_combout\);

-- Location: M9K_X64_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018CAD62E7",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~78_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~78_combout\);

-- Location: M9K_X64_Y41_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y33_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~79_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~79_combout\);

-- Location: LCCOMB_X61_Y33_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~80_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~78_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~78_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~79_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~80_combout\);

-- Location: LCCOMB_X61_Y33_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~80_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~81_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~81_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~82_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~80_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83_combout\);

-- Location: LCCOMB_X61_Y33_N10
\acesso|entrada_brg~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~60_combout\ = (\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83_combout\))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(13))))) # 
-- (!\acesso|map_eop|operacao\(2) & (((\acesso|map_ula|s\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_ula|s\(13),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83_combout\,
	combout => \acesso|entrada_brg~60_combout\);

-- Location: LCCOMB_X61_Y33_N30
\acesso|entrada_brg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[13]~feeder_combout\ = \acesso|entrada_brg~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~60_combout\,
	combout => \acesso|entrada_brg[13]~feeder_combout\);

-- Location: FF_X61_Y33_N31
\acesso|entrada_brg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[13]~feeder_combout\,
	asdata => \switches[13]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(13));

-- Location: LCCOMB_X65_Y33_N6
\acesso|map_banco_regs|r1|q~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~14_combout\ = (\acesso|entrada_brg\(13) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|entrada_brg\(13),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~14_combout\);

-- Location: FF_X67_Y33_N3
\acesso|map_banco_regs|r1|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(13));

-- Location: LCCOMB_X67_Y33_N20
\acesso|map_banco_regs|r5|q[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[13]~feeder_combout\ = \acesso|map_banco_regs|r1|q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~14_combout\,
	combout => \acesso|map_banco_regs|r5|q[13]~feeder_combout\);

-- Location: FF_X67_Y33_N21
\acesso|map_banco_regs|r5|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[13]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(13));

-- Location: LCCOMB_X67_Y33_N2
\acesso|map_banco_regs|saida~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~68_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1)) # ((\acesso|map_banco_regs|r5|q\(13))))) # (!\acesso|seletor_brg\(2) & (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r1|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r1|q\(13),
	datad => \acesso|map_banco_regs|r5|q\(13),
	combout => \acesso|map_banco_regs|saida~68_combout\);

-- Location: LCCOMB_X66_Y33_N2
\acesso|map_banco_regs|r7|q[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[13]~feeder_combout\ = \acesso|map_banco_regs|r1|q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~14_combout\,
	combout => \acesso|map_banco_regs|r7|q[13]~feeder_combout\);

-- Location: FF_X66_Y33_N3
\acesso|map_banco_regs|r7|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[13]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(13));

-- Location: FF_X66_Y33_N21
\acesso|map_banco_regs|r3|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(13));

-- Location: LCCOMB_X66_Y33_N20
\acesso|map_banco_regs|saida~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~69_combout\ = (\acesso|map_banco_regs|saida~68_combout\ & ((\acesso|map_banco_regs|r7|q\(13)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~68_combout\ & (((\acesso|map_banco_regs|r3|q\(13) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~68_combout\,
	datab => \acesso|map_banco_regs|r7|q\(13),
	datac => \acesso|map_banco_regs|r3|q\(13),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~69_combout\);

-- Location: LCCOMB_X66_Y34_N12
\acesso|map_banco_regs|r6|q[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[13]~feeder_combout\ = \acesso|map_banco_regs|r1|q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~14_combout\,
	combout => \acesso|map_banco_regs|r6|q[13]~feeder_combout\);

-- Location: FF_X66_Y34_N13
\acesso|map_banco_regs|r6|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[13]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(13));

-- Location: FF_X66_Y34_N19
\acesso|map_banco_regs|r8|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(13));

-- Location: FF_X67_Y34_N19
\acesso|map_banco_regs|r2|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(13));

-- Location: LCCOMB_X67_Y34_N20
\acesso|map_banco_regs|r4|q[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[13]~feeder_combout\ = \acesso|map_banco_regs|r1|q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~14_combout\,
	combout => \acesso|map_banco_regs|r4|q[13]~feeder_combout\);

-- Location: FF_X67_Y34_N21
\acesso|map_banco_regs|r4|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[13]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(13));

-- Location: LCCOMB_X67_Y34_N18
\acesso|map_banco_regs|saida~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~66_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2)) # ((\acesso|map_banco_regs|r4|q\(13))))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r2|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(13),
	datad => \acesso|map_banco_regs|r4|q\(13),
	combout => \acesso|map_banco_regs|saida~66_combout\);

-- Location: LCCOMB_X66_Y34_N18
\acesso|map_banco_regs|saida~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~67_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~66_combout\ & ((\acesso|map_banco_regs|r8|q\(13)))) # (!\acesso|map_banco_regs|saida~66_combout\ & (\acesso|map_banco_regs|r6|q\(13))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|q\(13),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r8|q\(13),
	datad => \acesso|map_banco_regs|saida~66_combout\,
	combout => \acesso|map_banco_regs|saida~67_combout\);

-- Location: LCCOMB_X65_Y33_N10
\acesso|map_banco_regs|saida~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~70_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~67_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datab => \acesso|map_banco_regs|saida~69_combout\,
	datad => \acesso|map_banco_regs|saida~67_combout\,
	combout => \acesso|map_banco_regs|saida~70_combout\);

-- Location: FF_X65_Y33_N11
\acesso|map_banco_regs|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~70_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(13));

-- Location: LCCOMB_X59_Y33_N24
\acesso|b_ula~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~16_combout\ = (!\acesso|map_eop|operacao\(2) & (\acesso|map_banco_regs|saida\(13) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(0),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|map_banco_regs|saida\(13),
	combout => \acesso|b_ula~16_combout\);

-- Location: FF_X59_Y35_N3
\acesso|b_ula[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~16_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(13));

-- Location: LCCOMB_X58_Y35_N22
\acesso|map_ula|s[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~48_combout\ = (\acesso|b_ula\(13) & ((\acesso|map_eop|operacao\(0) & ((!\acesso|a_ula\(13)))) # (!\acesso|map_eop|operacao\(0) & ((\acesso|map_ula|s[10]~37_combout\) # (\acesso|a_ula\(13)))))) # (!\acesso|b_ula\(13) & 
-- ((\acesso|map_ula|s[10]~37_combout\ & ((\acesso|a_ula\(13)))) # (!\acesso|map_ula|s[10]~37_combout\ & (\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(13),
	datab => \acesso|map_ula|s[10]~37_combout\,
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|a_ula\(13),
	combout => \acesso|map_ula|s[13]~48_combout\);

-- Location: LCCOMB_X59_Y35_N22
\acesso|map_ula|s[13]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~49_combout\ = (\acesso|map_ula|s[10]~39_combout\ & (((\acesso|a_ula\(13)) # (!\acesso|map_ula|s[1]~9_combout\)))) # (!\acesso|map_ula|s[10]~39_combout\ & (\acesso|b_ula\(3) & ((\acesso|map_ula|s[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[10]~39_combout\,
	datab => \acesso|b_ula\(3),
	datac => \acesso|a_ula\(13),
	datad => \acesso|map_ula|s[1]~9_combout\,
	combout => \acesso|map_ula|s[13]~49_combout\);

-- Location: LCCOMB_X59_Y35_N20
\acesso|map_ula|s[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~50_combout\ = (\acesso|map_ula|s[1]~9_combout\ & (((\acesso|map_ula|s[13]~49_combout\)))) # (!\acesso|map_ula|s[1]~9_combout\ & ((\acesso|map_ula|s[13]~49_combout\ & ((\acesso|map_ula|Add0~42_combout\))) # 
-- (!\acesso|map_ula|s[13]~49_combout\ & (\acesso|map_ula|s[13]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[1]~9_combout\,
	datab => \acesso|map_ula|s[13]~48_combout\,
	datac => \acesso|map_ula|s[13]~49_combout\,
	datad => \acesso|map_ula|Add0~42_combout\,
	combout => \acesso|map_ula|s[13]~50_combout\);

-- Location: LCCOMB_X60_Y34_N6
\acesso|map_ula|s[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(13) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s[13]~50_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(13),
	datac => \acesso|map_ula|s[13]~50_combout\,
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(13));

-- Location: LCCOMB_X58_Y34_N0
\acesso|addr_ram[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[13]~feeder_combout\ = \acesso|map_ula|s\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(13),
	combout => \acesso|addr_ram[13]~feeder_combout\);

-- Location: FF_X58_Y34_N1
\acesso|addr_ram[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[13]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(13));

-- Location: FF_X59_Y34_N21
\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|addr_ram\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X56_Y33_N10
\acesso|data_in_ram[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[5]~feeder_combout\ = \acesso|map_banco_regs|saida\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(5),
	combout => \acesso|data_in_ram[5]~feeder_combout\);

-- Location: FF_X56_Y33_N11
\acesso|data_in_ram[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[5]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(5));

-- Location: M9K_X51_Y20_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y34_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout\);

-- Location: M9K_X51_Y21_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y34_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout\);

-- Location: M9K_X51_Y26_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y34_N14
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout\);

-- Location: M9K_X51_Y38_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4421A002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y34_N28
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout\);

-- Location: LCCOMB_X58_Y34_N24
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout\);

-- Location: LCCOMB_X58_Y34_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout\);

-- Location: LCCOMB_X58_Y34_N20
\acesso|entrada_brg~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~52_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout\)) # (!\acesso|map_eop|operacao\(2) & ((\acesso|map_ula|s\(5)))))) # 
-- (!\acesso|map_eop|operacao\(3) & (((\acesso|map_ula|s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout\,
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_ula|s\(5),
	combout => \acesso|entrada_brg~52_combout\);

-- Location: LCCOMB_X58_Y34_N26
\acesso|entrada_brg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[5]~feeder_combout\ = \acesso|entrada_brg~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~52_combout\,
	combout => \acesso|entrada_brg[5]~feeder_combout\);

-- Location: IOIBUF_X115_Y11_N8
\switches[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(5),
	o => \switches[5]~input_o\);

-- Location: FF_X58_Y34_N27
\acesso|entrada_brg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[5]~feeder_combout\,
	asdata => \switches[5]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(5));

-- Location: LCCOMB_X62_Y34_N30
\acesso|map_banco_regs|r1|q~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~6_combout\ = (\acesso|entrada_brg\(5) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|entrada_brg\(5),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|q~6_combout\);

-- Location: LCCOMB_X65_Y34_N8
\acesso|map_banco_regs|r5|q[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[5]~feeder_combout\ = \acesso|map_banco_regs|r1|q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~6_combout\,
	combout => \acesso|map_banco_regs|r5|q[5]~feeder_combout\);

-- Location: FF_X65_Y34_N9
\acesso|map_banco_regs|r5|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[5]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(5));

-- Location: FF_X65_Y34_N23
\acesso|map_banco_regs|r1|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(5));

-- Location: LCCOMB_X65_Y34_N22
\acesso|map_banco_regs|saida~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~28_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r5|q\(5)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r1|q\(5) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r5|q\(5),
	datac => \acesso|map_banco_regs|r1|q\(5),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~28_combout\);

-- Location: LCCOMB_X62_Y34_N24
\acesso|map_banco_regs|r7|q[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[5]~feeder_combout\ = \acesso|map_banco_regs|r1|q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~6_combout\,
	combout => \acesso|map_banco_regs|r7|q[5]~feeder_combout\);

-- Location: FF_X62_Y34_N25
\acesso|map_banco_regs|r7|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[5]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(5));

-- Location: FF_X63_Y34_N31
\acesso|map_banco_regs|r3|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(5));

-- Location: LCCOMB_X63_Y34_N30
\acesso|map_banco_regs|saida~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~29_combout\ = (\acesso|map_banco_regs|saida~28_combout\ & ((\acesso|map_banco_regs|r7|q\(5)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~28_combout\ & (((\acesso|map_banco_regs|r3|q\(5) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~28_combout\,
	datab => \acesso|map_banco_regs|r7|q\(5),
	datac => \acesso|map_banco_regs|r3|q\(5),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~29_combout\);

-- Location: LCCOMB_X63_Y35_N12
\acesso|map_banco_regs|r6|q[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[5]~feeder_combout\ = \acesso|map_banco_regs|r1|q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~6_combout\,
	combout => \acesso|map_banco_regs|r6|q[5]~feeder_combout\);

-- Location: FF_X63_Y35_N13
\acesso|map_banco_regs|r6|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[5]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(5));

-- Location: FF_X62_Y35_N29
\acesso|map_banco_regs|r4|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(5));

-- Location: FF_X62_Y35_N23
\acesso|map_banco_regs|r2|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(5));

-- Location: LCCOMB_X62_Y35_N22
\acesso|map_banco_regs|saida~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~26_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|r4|q\(5)) # ((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|r2|q\(5) & !\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r4|q\(5),
	datac => \acesso|map_banco_regs|r2|q\(5),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~26_combout\);

-- Location: FF_X63_Y35_N11
\acesso|map_banco_regs|r8|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(5));

-- Location: LCCOMB_X63_Y35_N10
\acesso|map_banco_regs|saida~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~27_combout\ = (\acesso|map_banco_regs|saida~26_combout\ & (((\acesso|map_banco_regs|r8|q\(5)) # (!\acesso|seletor_brg\(2))))) # (!\acesso|map_banco_regs|saida~26_combout\ & (\acesso|map_banco_regs|r6|q\(5) & 
-- ((\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|q\(5),
	datab => \acesso|map_banco_regs|saida~26_combout\,
	datac => \acesso|map_banco_regs|r8|q\(5),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~27_combout\);

-- Location: LCCOMB_X63_Y34_N10
\acesso|map_banco_regs|saida~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~30_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~27_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~29_combout\,
	datad => \acesso|map_banco_regs|saida~27_combout\,
	combout => \acesso|map_banco_regs|saida~30_combout\);

-- Location: FF_X63_Y34_N11
\acesso|map_banco_regs|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~30_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(5));

-- Location: FF_X61_Y36_N7
\acesso|map_eop|operacao_atual[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[5]~input_o\,
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|operacao_atual\(5));

-- Location: FF_X62_Y36_N29
\acesso|map_eop|constante[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_eop|operacao_atual\(5),
	sload => VCC,
	ena => \acesso|map_eop|constante[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_eop|constante\(5));

-- Location: LCCOMB_X62_Y36_N28
\acesso|b_ula~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~8_combout\ = (\acesso|b_ula[3]~0_combout\ & (\acesso|map_banco_regs|saida\(5))) # (!\acesso|b_ula[3]~0_combout\ & ((\acesso|map_eop|constante\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(5),
	datab => \acesso|b_ula[3]~0_combout\,
	datac => \acesso|map_eop|constante\(5),
	combout => \acesso|b_ula~8_combout\);

-- Location: FF_X59_Y36_N19
\acesso|b_ula[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~8_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(5));

-- Location: FF_X65_Y33_N3
\acesso|data_in_ram[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(15),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(15));

-- Location: M9K_X78_Y48_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~94_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~94_combout\);

-- Location: M9K_X78_Y32_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y45_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N30
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~93_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~93_combout\);

-- Location: M9K_X64_Y45_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEEF5FAB5",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~90_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~90_combout\);

-- Location: M9K_X78_Y38_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N10
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~91_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~91_combout\);

-- Location: LCCOMB_X61_Y34_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~92_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~90_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~90_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~91_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~92_combout\);

-- Location: LCCOMB_X61_Y34_N26
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~92_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~94_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~94_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~93_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~92_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95_combout\);

-- Location: LCCOMB_X60_Y34_N28
\acesso|entrada_brg~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~62_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95_combout\))) # (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(15))))) # 
-- (!\acesso|map_eop|operacao\(3) & (((\acesso|map_ula|s\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_ula|s\(15),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95_combout\,
	combout => \acesso|entrada_brg~62_combout\);

-- Location: LCCOMB_X60_Y34_N14
\acesso|entrada_brg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[15]~feeder_combout\ = \acesso|entrada_brg~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~62_combout\,
	combout => \acesso|entrada_brg[15]~feeder_combout\);

-- Location: FF_X60_Y34_N15
\acesso|entrada_brg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[15]~feeder_combout\,
	asdata => \switches[15]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(15));

-- Location: LCCOMB_X65_Y34_N20
\acesso|map_banco_regs|r1|q~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~16_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|entrada_brg\(15),
	combout => \acesso|map_banco_regs|r1|q~16_combout\);

-- Location: LCCOMB_X67_Y34_N4
\acesso|map_banco_regs|r4|q[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[15]~feeder_combout\ = \acesso|map_banco_regs|r1|q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~16_combout\,
	combout => \acesso|map_banco_regs|r4|q[15]~feeder_combout\);

-- Location: FF_X67_Y34_N5
\acesso|map_banco_regs|r4|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[15]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(15));

-- Location: FF_X67_Y34_N11
\acesso|map_banco_regs|r2|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~16_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(15));

-- Location: LCCOMB_X67_Y34_N10
\acesso|map_banco_regs|saida~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~76_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r4|q\(15))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r2|q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|q\(15),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|q\(15),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~76_combout\);

-- Location: LCCOMB_X66_Y34_N8
\acesso|map_banco_regs|r6|q[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[15]~feeder_combout\ = \acesso|map_banco_regs|r1|q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~16_combout\,
	combout => \acesso|map_banco_regs|r6|q[15]~feeder_combout\);

-- Location: FF_X66_Y34_N9
\acesso|map_banco_regs|r6|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[15]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(15));

-- Location: FF_X66_Y34_N3
\acesso|map_banco_regs|r8|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~16_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(15));

-- Location: LCCOMB_X66_Y34_N2
\acesso|map_banco_regs|saida~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~77_combout\ = (\acesso|map_banco_regs|saida~76_combout\ & (((\acesso|map_banco_regs|r8|q\(15)) # (!\acesso|seletor_brg\(2))))) # (!\acesso|map_banco_regs|saida~76_combout\ & (\acesso|map_banco_regs|r6|q\(15) & 
-- ((\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~76_combout\,
	datab => \acesso|map_banco_regs|r6|q\(15),
	datac => \acesso|map_banco_regs|r8|q\(15),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~77_combout\);

-- Location: FF_X67_Y33_N5
\acesso|map_banco_regs|r5|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~16_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(15));

-- Location: FF_X67_Y33_N7
\acesso|map_banco_regs|r1|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~16_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(15));

-- Location: LCCOMB_X67_Y33_N6
\acesso|map_banco_regs|saida~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~78_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r5|q\(15)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r1|q\(15) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r5|q\(15),
	datac => \acesso|map_banco_regs|r1|q\(15),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~78_combout\);

-- Location: LCCOMB_X66_Y33_N14
\acesso|map_banco_regs|r7|q[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[15]~feeder_combout\ = \acesso|map_banco_regs|r1|q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~16_combout\,
	combout => \acesso|map_banco_regs|r7|q[15]~feeder_combout\);

-- Location: FF_X66_Y33_N15
\acesso|map_banco_regs|r7|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[15]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(15));

-- Location: FF_X66_Y33_N25
\acesso|map_banco_regs|r3|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~16_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(15));

-- Location: LCCOMB_X66_Y33_N24
\acesso|map_banco_regs|saida~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~79_combout\ = (\acesso|map_banco_regs|saida~78_combout\ & ((\acesso|map_banco_regs|r7|q\(15)) # ((!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~78_combout\ & (((\acesso|map_banco_regs|r3|q\(15) & 
-- \acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~78_combout\,
	datab => \acesso|map_banco_regs|r7|q\(15),
	datac => \acesso|map_banco_regs|r3|q\(15),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~79_combout\);

-- Location: LCCOMB_X65_Y33_N26
\acesso|map_banco_regs|saida~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~80_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~77_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~77_combout\,
	datac => \acesso|map_banco_regs|saida~79_combout\,
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|saida~80_combout\);

-- Location: FF_X65_Y33_N27
\acesso|map_banco_regs|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~80_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(15));

-- Location: LCCOMB_X59_Y37_N6
\acesso|a_ula[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|a_ula[15]~feeder_combout\ = \acesso|map_banco_regs|saida\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(15),
	combout => \acesso|a_ula[15]~feeder_combout\);

-- Location: FF_X59_Y37_N7
\acesso|a_ula[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|a_ula[15]~feeder_combout\,
	ena => \acesso|a_ula[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(15));

-- Location: LCCOMB_X59_Y37_N28
\acesso|map_ula|s[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~54_combout\ = (\acesso|map_eop|operacao\(1) & (((\acesso|b_ula\(5))) # (!\acesso|map_eop|operacao\(0)))) # (!\acesso|map_eop|operacao\(1) & (((\acesso|a_ula\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(1),
	datab => \acesso|map_eop|operacao\(0),
	datac => \acesso|b_ula\(5),
	datad => \acesso|a_ula\(15),
	combout => \acesso|map_ula|s[15]~54_combout\);

-- Location: LCCOMB_X59_Y37_N12
\acesso|b_ula~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~18_combout\ = (!\acesso|map_eop|operacao\(2) & (\acesso|map_banco_regs|saida\(15) & ((\acesso|map_eop|operacao\(3)) # (!\acesso|map_eop|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_banco_regs|saida\(15),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|b_ula~18_combout\);

-- Location: LCCOMB_X59_Y37_N18
\acesso|b_ula[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula[15]~feeder_combout\ = \acesso|b_ula~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula~18_combout\,
	combout => \acesso|b_ula[15]~feeder_combout\);

-- Location: FF_X59_Y37_N19
\acesso|b_ula[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula[15]~feeder_combout\,
	ena => \acesso|b_ula[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(15));

-- Location: LCCOMB_X59_Y37_N22
\acesso|map_ula|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~47_combout\ = \acesso|b_ula\(15) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(15),
	datac => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~47_combout\);

-- Location: LCCOMB_X59_Y35_N16
\acesso|map_ula|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~48_combout\ = \acesso|a_ula\(15) $ (\acesso|map_ula|Add0~46\ $ (!\acesso|map_ula|Add0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(15),
	datad => \acesso|map_ula|Add0~47_combout\,
	cin => \acesso|map_ula|Add0~46\,
	combout => \acesso|map_ula|Add0~48_combout\);

-- Location: LCCOMB_X60_Y34_N10
\acesso|map_ula|s[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~59_combout\ = (\acesso|map_eop|operacao\(2) & ((\acesso|map_eop|operacao\(3) & ((\acesso|map_ula|Add0~48_combout\))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s[15]~54_combout\)))) # (!\acesso|map_eop|operacao\(2) & 
-- (((\acesso|map_ula|Add0~48_combout\) # (\acesso|map_eop|operacao\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[15]~54_combout\,
	datab => \acesso|map_eop|operacao\(2),
	datac => \acesso|map_ula|Add0~48_combout\,
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|map_ula|s[15]~59_combout\);

-- Location: LCCOMB_X59_Y37_N30
\acesso|map_ula|s[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~56_combout\ = (\acesso|b_ula\(15)) # (\acesso|a_ula\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(15),
	datad => \acesso|a_ula\(15),
	combout => \acesso|map_ula|s[15]~56_combout\);

-- Location: LCCOMB_X59_Y37_N20
\acesso|map_ula|s[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~55_combout\ = (\acesso|a_ula\(15) & ((\acesso|b_ula\(15) & (!\acesso|map_eop|operacao\(0))) # (!\acesso|b_ula\(15) & ((\acesso|map_eop|operacao\(0)) # (\acesso|map_eop|operacao\(1)))))) # (!\acesso|a_ula\(15) & 
-- ((\acesso|map_eop|operacao\(1) & (\acesso|b_ula\(15))) # (!\acesso|map_eop|operacao\(1) & ((\acesso|map_eop|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(15),
	datab => \acesso|b_ula\(15),
	datac => \acesso|map_eop|operacao\(0),
	datad => \acesso|map_eop|operacao\(1),
	combout => \acesso|map_ula|s[15]~55_combout\);

-- Location: LCCOMB_X59_Y37_N16
\acesso|map_ula|s[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~57_combout\ = (\acesso|map_eop|operacao\(2) & (((\acesso|map_ula|s[15]~56_combout\ & \acesso|map_ula|s[15]~55_combout\)) # (!\acesso|map_eop|operacao\(0)))) # (!\acesso|map_eop|operacao\(2) & (((\acesso|map_ula|s[15]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_ula|s[15]~56_combout\,
	datac => \acesso|map_ula|s[15]~55_combout\,
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|s[15]~57_combout\);

-- Location: LCCOMB_X60_Y34_N8
\acesso|map_ula|s[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~60_combout\ = (\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s[15]~57_combout\ & ((\acesso|map_ula|s[15]~59_combout\) # (\acesso|map_eop|operacao\(0))))) # (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s[15]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_ula|s[15]~59_combout\,
	datac => \acesso|map_ula|s[15]~57_combout\,
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|map_ula|s[15]~60_combout\);

-- Location: LCCOMB_X60_Y34_N30
\acesso|map_ula|s[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(15) = (GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & (\acesso|map_ula|s[15]~60_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~58clkctrl_outclk\) & ((\acesso|map_ula|s\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[15]~60_combout\,
	datac => \acesso|map_ula|s\(15),
	datad => \acesso|map_ula|s[15]~58clkctrl_outclk\,
	combout => \acesso|map_ula|s\(15));

-- Location: LCCOMB_X58_Y34_N6
\acesso|addr_ram[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[15]~feeder_combout\ = \acesso|map_ula|s\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(15),
	combout => \acesso|addr_ram[15]~feeder_combout\);

-- Location: FF_X58_Y34_N7
\acesso|addr_ram[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[15]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(15));

-- Location: FF_X59_Y34_N29
\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|addr_ram\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X56_Y33_N28
\acesso|data_in_ram[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[0]~feeder_combout\ = \acesso|map_banco_regs|saida\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(0),
	combout => \acesso|data_in_ram[0]~feeder_combout\);

-- Location: FF_X56_Y33_N29
\acesso|data_in_ram[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[0]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(0));

-- Location: M9K_X51_Y40_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y36_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout\);

-- Location: M9K_X37_Y43_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y36_N30
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout\);

-- Location: M9K_X51_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y36_N16
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout\);

-- Location: M9K_X51_Y53_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED4006800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y36_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout\);

-- Location: LCCOMB_X56_Y36_N16
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout\) # 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout\);

-- Location: LCCOMB_X56_Y36_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout\) # (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout\,
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout\);

-- Location: LCCOMB_X56_Y36_N6
\acesso|entrada_brg~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~47_combout\ = (\acesso|map_eop|operacao\(3) & ((\acesso|map_eop|operacao\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout\))) # (!\acesso|map_eop|operacao\(2) & (\acesso|map_ula|s\(0))))) # 
-- (!\acesso|map_eop|operacao\(3) & (\acesso|map_ula|s\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(3),
	datab => \acesso|map_ula|s\(0),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout\,
	combout => \acesso|entrada_brg~47_combout\);

-- Location: LCCOMB_X56_Y36_N12
\acesso|entrada_brg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[0]~feeder_combout\ = \acesso|entrada_brg~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~47_combout\,
	combout => \acesso|entrada_brg[0]~feeder_combout\);

-- Location: FF_X56_Y36_N13
\acesso|entrada_brg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[0]~feeder_combout\,
	asdata => \switches[0]~input_o\,
	sload => \acesso|map_eop|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(0));

-- Location: LCCOMB_X62_Y35_N4
\acesso|map_banco_regs|r1|q~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|q~0_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|entrada_brg\(0),
	combout => \acesso|map_banco_regs|r1|q~0_combout\);

-- Location: LCCOMB_X62_Y35_N20
\acesso|map_banco_regs|r4|q[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|q[0]~feeder_combout\ = \acesso|map_banco_regs|r1|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~0_combout\,
	combout => \acesso|map_banco_regs|r4|q[0]~feeder_combout\);

-- Location: FF_X62_Y35_N21
\acesso|map_banco_regs|r4|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|q[0]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|q\(0));

-- Location: FF_X63_Y35_N19
\acesso|map_banco_regs|r8|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|q\(0));

-- Location: LCCOMB_X63_Y35_N4
\acesso|map_banco_regs|r6|q[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|q[0]~feeder_combout\ = \acesso|map_banco_regs|r1|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~0_combout\,
	combout => \acesso|map_banco_regs|r6|q[0]~feeder_combout\);

-- Location: FF_X63_Y35_N5
\acesso|map_banco_regs|r6|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|q[0]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|q\(0));

-- Location: FF_X62_Y35_N15
\acesso|map_banco_regs|r2|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|q\(0));

-- Location: LCCOMB_X62_Y35_N14
\acesso|map_banco_regs|saida~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~0_combout\ = (\acesso|seletor_brg\(1) & (((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r6|q\(0))) # (!\acesso|seletor_brg\(2) & 
-- ((\acesso|map_banco_regs|r2|q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|q\(0),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r2|q\(0),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~0_combout\);

-- Location: LCCOMB_X63_Y35_N18
\acesso|map_banco_regs|saida~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~1_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~0_combout\ & ((\acesso|map_banco_regs|r8|q\(0)))) # (!\acesso|map_banco_regs|saida~0_combout\ & (\acesso|map_banco_regs|r4|q\(0))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r4|q\(0),
	datac => \acesso|map_banco_regs|r8|q\(0),
	datad => \acesso|map_banco_regs|saida~0_combout\,
	combout => \acesso|map_banco_regs|saida~1_combout\);

-- Location: LCCOMB_X62_Y34_N6
\acesso|map_banco_regs|r7|q[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|q[0]~feeder_combout\ = \acesso|map_banco_regs|r1|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~0_combout\,
	combout => \acesso|map_banco_regs|r7|q[0]~feeder_combout\);

-- Location: FF_X62_Y34_N7
\acesso|map_banco_regs|r7|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|q[0]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|q\(0));

-- Location: FF_X63_Y34_N29
\acesso|map_banco_regs|r3|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|q\(0));

-- Location: LCCOMB_X65_Y34_N24
\acesso|map_banco_regs|r5|q[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|q[0]~feeder_combout\ = \acesso|map_banco_regs|r1|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|q~0_combout\,
	combout => \acesso|map_banco_regs|r5|q[0]~feeder_combout\);

-- Location: FF_X65_Y34_N25
\acesso|map_banco_regs|r5|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|q[0]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|q\(0));

-- Location: FF_X65_Y34_N27
\acesso|map_banco_regs|r1|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|q~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|q\(0));

-- Location: LCCOMB_X65_Y34_N26
\acesso|map_banco_regs|saida~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~2_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r5|q\(0)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r1|q\(0) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r5|q\(0),
	datac => \acesso|map_banco_regs|r1|q\(0),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~2_combout\);

-- Location: LCCOMB_X63_Y34_N28
\acesso|map_banco_regs|saida~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~3_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~2_combout\ & (\acesso|map_banco_regs|r7|q\(0))) # (!\acesso|map_banco_regs|saida~2_combout\ & ((\acesso|map_banco_regs|r3|q\(0)))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|q\(0),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r3|q\(0),
	datad => \acesso|map_banco_regs|saida~2_combout\,
	combout => \acesso|map_banco_regs|saida~3_combout\);

-- Location: LCCOMB_X63_Y34_N12
\acesso|map_banco_regs|saida~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~4_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~1_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~1_combout\,
	datad => \acesso|map_banco_regs|saida~3_combout\,
	combout => \acesso|map_banco_regs|saida~4_combout\);

-- Location: FF_X63_Y34_N13
\acesso|map_banco_regs|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~4_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(0));

-- Location: LCCOMB_X59_Y33_N14
\acesso|valor_display[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[11]~40_combout\ = (!\acesso|map_eop|ler_valor~q\ & (\acesso|map_eop|operacao\(3) & \acesso|map_eop|operacao\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|ler_valor~q\,
	datac => \acesso|map_eop|operacao\(3),
	datad => \acesso|map_eop|operacao\(2),
	combout => \acesso|valor_display[11]~40_combout\);

-- Location: LCCOMB_X60_Y34_N0
\acesso|valor_display[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[11]~39_combout\ = (\acesso|map_eop|ler_valor~q\) # ((\acesso|map_eop|operacao\(2) & (\acesso|map_ula|Equal0~0_combout\ & \acesso|map_eop|operacao\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_eop|operacao\(2),
	datab => \acesso|map_ula|Equal0~0_combout\,
	datac => \acesso|map_eop|ler_valor~q\,
	datad => \acesso|map_eop|operacao\(3),
	combout => \acesso|valor_display[11]~39_combout\);

-- Location: LCCOMB_X56_Y36_N4
\acesso|valor_display~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~6_combout\ = (\acesso|valor_display[11]~40_combout\ & ((\acesso|map_banco_regs|saida\(0)) # ((\acesso|valor_display[11]~39_combout\)))) # (!\acesso|valor_display[11]~40_combout\ & (((!\acesso|valor_display[11]~39_combout\ & 
-- \acesso|map_ula|s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(0),
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|valor_display[11]~39_combout\,
	datad => \acesso|map_ula|s\(0),
	combout => \acesso|valor_display~6_combout\);

-- Location: LCCOMB_X56_Y36_N14
\acesso|valor_display~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~7_combout\ = (\acesso|valor_display~6_combout\ & (((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout\) # (!\acesso|valor_display[11]~39_combout\)))) # (!\acesso|valor_display~6_combout\ & 
-- (\switches[0]~input_o\ & (\acesso|valor_display[11]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display~6_combout\,
	datab => \switches[0]~input_o\,
	datac => \acesso|valor_display[11]~39_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout\,
	combout => \acesso|valor_display~7_combout\);

-- Location: LCCOMB_X60_Y33_N28
\acesso|valor_display[0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[0]~41_combout\ = (\acesso|map_eop|operacao\(3) & (\acesso|map_eop|operacao\(2) & \acesso|map_eop|operacao\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_eop|operacao\(3),
	datac => \acesso|map_eop|operacao\(2),
	datad => \acesso|map_eop|operacao\(0),
	combout => \acesso|valor_display[0]~41_combout\);

-- Location: LCCOMB_X60_Y33_N16
\acesso|valor_display[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[0]~8_combout\ = (!\acesso|map_eop|resetar~q\ & ((\acesso|map_eop|ler_valor~q\) # ((!\acesso|valor_display[0]~41_combout\ & \acesso|map_eop|executar_operacao~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[0]~41_combout\,
	datab => \acesso|map_eop|resetar~q\,
	datac => \acesso|map_eop|executar_operacao~q\,
	datad => \acesso|map_eop|ler_valor~q\,
	combout => \acesso|valor_display[0]~8_combout\);

-- Location: FF_X56_Y36_N15
\acesso|valor_display[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~7_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(0));

-- Location: LCCOMB_X61_Y34_N14
\acesso|valor_display~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~9_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display[11]~40_combout\) # ((\switches[1]~input_o\)))) # (!\acesso|valor_display[11]~39_combout\ & (!\acesso|valor_display[11]~40_combout\ & 
-- ((\acesso|map_ula|s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \switches[1]~input_o\,
	datad => \acesso|map_ula|s\(1),
	combout => \acesso|valor_display~9_combout\);

-- Location: LCCOMB_X61_Y34_N0
\acesso|valor_display~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~10_combout\ = (\acesso|valor_display~9_combout\ & (((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout\)) # (!\acesso|valor_display[11]~40_combout\))) # (!\acesso|valor_display~9_combout\ & 
-- (\acesso|valor_display[11]~40_combout\ & (\acesso|map_banco_regs|saida\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display~9_combout\,
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|map_banco_regs|saida\(1),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout\,
	combout => \acesso|valor_display~10_combout\);

-- Location: FF_X61_Y34_N1
\acesso|valor_display[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~10_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(1));

-- Location: LCCOMB_X58_Y33_N24
\acesso|valor_display~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~11_combout\ = (\acesso|valor_display[11]~39_combout\ & (((\acesso|valor_display[11]~40_combout\)))) # (!\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display[11]~40_combout\ & (\acesso|map_banco_regs|saida\(2))) # 
-- (!\acesso|valor_display[11]~40_combout\ & ((\acesso|map_ula|s\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \acesso|map_banco_regs|saida\(2),
	datac => \acesso|valor_display[11]~40_combout\,
	datad => \acesso|map_ula|s\(2),
	combout => \acesso|valor_display~11_combout\);

-- Location: LCCOMB_X59_Y34_N8
\acesso|valor_display~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~12_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display~11_combout\ & (\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout\)) # (!\acesso|valor_display~11_combout\ & 
-- ((\switches[2]~input_o\))))) # (!\acesso|valor_display[11]~39_combout\ & (((\acesso|valor_display~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout\,
	datac => \switches[2]~input_o\,
	datad => \acesso|valor_display~11_combout\,
	combout => \acesso|valor_display~12_combout\);

-- Location: FF_X59_Y34_N9
\acesso|valor_display[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~12_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(2));

-- Location: LCCOMB_X58_Y32_N24
\acesso|valor_display~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~13_combout\ = (\acesso|valor_display[11]~40_combout\ & (((\acesso|valor_display[11]~39_combout\)))) # (!\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display[11]~39_combout\ & (\switches[3]~input_o\)) # 
-- (!\acesso|valor_display[11]~39_combout\ & ((\acesso|map_ula|s\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switches[3]~input_o\,
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|valor_display[11]~39_combout\,
	datad => \acesso|map_ula|s\(3),
	combout => \acesso|valor_display~13_combout\);

-- Location: LCCOMB_X58_Y32_N14
\acesso|valor_display~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~14_combout\ = (\acesso|valor_display~13_combout\ & (((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout\)) # (!\acesso|valor_display[11]~40_combout\))) # (!\acesso|valor_display~13_combout\ & 
-- (\acesso|valor_display[11]~40_combout\ & (\acesso|map_banco_regs|saida\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display~13_combout\,
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|map_banco_regs|saida\(3),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout\,
	combout => \acesso|valor_display~14_combout\);

-- Location: FF_X58_Y32_N15
\acesso|valor_display[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~14_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(3));

-- Location: LCCOMB_X58_Y36_N6
\acesso|valor_display~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~15_combout\ = (\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display[11]~39_combout\) # ((\acesso|map_banco_regs|saida\(4))))) # (!\acesso|valor_display[11]~40_combout\ & (!\acesso|valor_display[11]~39_combout\ & 
-- ((\acesso|map_ula|s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~40_combout\,
	datab => \acesso|valor_display[11]~39_combout\,
	datac => \acesso|map_banco_regs|saida\(4),
	datad => \acesso|map_ula|s\(4),
	combout => \acesso|valor_display~15_combout\);

-- Location: LCCOMB_X58_Y36_N30
\acesso|valor_display~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~16_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display~15_combout\ & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout\))) # (!\acesso|valor_display~15_combout\ & 
-- (\switches[4]~input_o\)))) # (!\acesso|valor_display[11]~39_combout\ & (\acesso|valor_display~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \acesso|valor_display~15_combout\,
	datac => \switches[4]~input_o\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout\,
	combout => \acesso|valor_display~16_combout\);

-- Location: FF_X58_Y36_N31
\acesso|valor_display[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~16_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(4));

-- Location: LCCOMB_X58_Y36_N12
\acesso|valor_display~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~17_combout\ = (\acesso|valor_display[11]~40_combout\ & (\acesso|valor_display[11]~39_combout\)) # (!\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display[11]~39_combout\ & (\switches[5]~input_o\)) # 
-- (!\acesso|valor_display[11]~39_combout\ & ((\acesso|map_ula|s\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~40_combout\,
	datab => \acesso|valor_display[11]~39_combout\,
	datac => \switches[5]~input_o\,
	datad => \acesso|map_ula|s\(5),
	combout => \acesso|valor_display~17_combout\);

-- Location: LCCOMB_X58_Y36_N24
\acesso|valor_display~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~18_combout\ = (\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display~17_combout\ & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout\))) # (!\acesso|valor_display~17_combout\ & 
-- (\acesso|map_banco_regs|saida\(5))))) # (!\acesso|valor_display[11]~40_combout\ & (\acesso|valor_display~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~40_combout\,
	datab => \acesso|valor_display~17_combout\,
	datac => \acesso|map_banco_regs|saida\(5),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout\,
	combout => \acesso|valor_display~18_combout\);

-- Location: FF_X58_Y36_N25
\acesso|valor_display[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~18_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(5));

-- Location: LCCOMB_X57_Y35_N2
\acesso|valor_display~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~19_combout\ = (\acesso|valor_display[11]~40_combout\ & ((\acesso|map_banco_regs|saida\(6)) # ((\acesso|valor_display[11]~39_combout\)))) # (!\acesso|valor_display[11]~40_combout\ & (((!\acesso|valor_display[11]~39_combout\ & 
-- \acesso|map_ula|s\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(6),
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|valor_display[11]~39_combout\,
	datad => \acesso|map_ula|s\(6),
	combout => \acesso|valor_display~19_combout\);

-- Location: LCCOMB_X57_Y35_N14
\acesso|valor_display~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~20_combout\ = (\acesso|valor_display~19_combout\ & (((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41_combout\) # (!\acesso|valor_display[11]~39_combout\)))) # (!\acesso|valor_display~19_combout\ & 
-- (\switches[6]~input_o\ & (\acesso|valor_display[11]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switches[6]~input_o\,
	datab => \acesso|valor_display~19_combout\,
	datac => \acesso|valor_display[11]~39_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41_combout\,
	combout => \acesso|valor_display~20_combout\);

-- Location: FF_X57_Y35_N15
\acesso|valor_display[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~20_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(6));

-- Location: LCCOMB_X57_Y35_N18
\acesso|valor_display~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~21_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\switches[7]~input_o\) # ((\acesso|valor_display[11]~40_combout\)))) # (!\acesso|valor_display[11]~39_combout\ & (((!\acesso|valor_display[11]~40_combout\ & 
-- \acesso|map_ula|s\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switches[7]~input_o\,
	datab => \acesso|valor_display[11]~39_combout\,
	datac => \acesso|valor_display[11]~40_combout\,
	datad => \acesso|map_ula|s\(7),
	combout => \acesso|valor_display~21_combout\);

-- Location: LCCOMB_X57_Y35_N0
\acesso|valor_display~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~22_combout\ = (\acesso|valor_display~21_combout\ & (((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout\)) # (!\acesso|valor_display[11]~40_combout\))) # (!\acesso|valor_display~21_combout\ & 
-- (\acesso|valor_display[11]~40_combout\ & ((\acesso|map_banco_regs|saida\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display~21_combout\,
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout\,
	datad => \acesso|map_banco_regs|saida\(7),
	combout => \acesso|valor_display~22_combout\);

-- Location: FF_X57_Y35_N1
\acesso|valor_display[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~22_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(7));

-- Location: LCCOMB_X59_Y34_N18
\acesso|valor_display~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~23_combout\ = (\acesso|valor_display[11]~39_combout\ & (\acesso|valor_display[11]~40_combout\)) # (!\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display[11]~40_combout\ & ((\acesso|map_banco_regs|saida\(8)))) # 
-- (!\acesso|valor_display[11]~40_combout\ & (\acesso|map_ula|s\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|map_ula|s\(8),
	datad => \acesso|map_banco_regs|saida\(8),
	combout => \acesso|valor_display~23_combout\);

-- Location: LCCOMB_X59_Y34_N26
\acesso|valor_display~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~24_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display~23_combout\ & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53_combout\))) # (!\acesso|valor_display~23_combout\ & 
-- (\switches[8]~input_o\)))) # (!\acesso|valor_display[11]~39_combout\ & (((\acesso|valor_display~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \switches[8]~input_o\,
	datac => \acesso|valor_display~23_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53_combout\,
	combout => \acesso|valor_display~24_combout\);

-- Location: FF_X59_Y34_N27
\acesso|valor_display[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~24_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(8));

-- Location: LCCOMB_X58_Y33_N26
\acesso|valor_display~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~25_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\switches[9]~input_o\) # ((\acesso|valor_display[11]~40_combout\)))) # (!\acesso|valor_display[11]~39_combout\ & (((!\acesso|valor_display[11]~40_combout\ & 
-- \acesso|map_ula|s\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \switches[9]~input_o\,
	datac => \acesso|valor_display[11]~40_combout\,
	datad => \acesso|map_ula|s\(9),
	combout => \acesso|valor_display~25_combout\);

-- Location: LCCOMB_X57_Y33_N24
\acesso|valor_display~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~26_combout\ = (\acesso|valor_display~25_combout\ & (((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59_combout\) # (!\acesso|valor_display[11]~40_combout\)))) # (!\acesso|valor_display~25_combout\ & 
-- (\acesso|map_banco_regs|saida\(9) & (\acesso|valor_display[11]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(9),
	datab => \acesso|valor_display~25_combout\,
	datac => \acesso|valor_display[11]~40_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59_combout\,
	combout => \acesso|valor_display~26_combout\);

-- Location: FF_X57_Y33_N25
\acesso|valor_display[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~26_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(9));

-- Location: LCCOMB_X60_Y33_N18
\acesso|valor_display~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~27_combout\ = (\acesso|valor_display[11]~40_combout\ & (((\acesso|valor_display[11]~39_combout\) # (\acesso|map_banco_regs|saida\(10))))) # (!\acesso|valor_display[11]~40_combout\ & (\acesso|map_ula|s\(10) & 
-- (!\acesso|valor_display[11]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(10),
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|valor_display[11]~39_combout\,
	datad => \acesso|map_banco_regs|saida\(10),
	combout => \acesso|valor_display~27_combout\);

-- Location: LCCOMB_X60_Y33_N2
\acesso|valor_display~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~28_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display~27_combout\ & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65_combout\))) # (!\acesso|valor_display~27_combout\ & 
-- (\switches[10]~input_o\)))) # (!\acesso|valor_display[11]~39_combout\ & (((\acesso|valor_display~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switches[10]~input_o\,
	datab => \acesso|valor_display[11]~39_combout\,
	datac => \acesso|valor_display~27_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65_combout\,
	combout => \acesso|valor_display~28_combout\);

-- Location: FF_X60_Y33_N3
\acesso|valor_display[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~28_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(10));

-- Location: LCCOMB_X60_Y35_N6
\acesso|valor_display~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~29_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\switches[11]~input_o\) # ((\acesso|valor_display[11]~40_combout\)))) # (!\acesso|valor_display[11]~39_combout\ & (((\acesso|map_ula|s\(11) & 
-- !\acesso|valor_display[11]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \switches[11]~input_o\,
	datac => \acesso|map_ula|s\(11),
	datad => \acesso|valor_display[11]~40_combout\,
	combout => \acesso|valor_display~29_combout\);

-- Location: LCCOMB_X61_Y35_N8
\acesso|valor_display~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~30_combout\ = (\acesso|valor_display~29_combout\ & (((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71_combout\) # (!\acesso|valor_display[11]~40_combout\)))) # (!\acesso|valor_display~29_combout\ & 
-- (\acesso|map_banco_regs|saida\(11) & (\acesso|valor_display[11]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display~29_combout\,
	datab => \acesso|map_banco_regs|saida\(11),
	datac => \acesso|valor_display[11]~40_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71_combout\,
	combout => \acesso|valor_display~30_combout\);

-- Location: FF_X61_Y35_N9
\acesso|valor_display[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~30_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(11));

-- Location: LCCOMB_X61_Y33_N16
\acesso|valor_display~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~31_combout\ = (\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display[11]~39_combout\) # ((\acesso|map_banco_regs|saida\(12))))) # (!\acesso|valor_display[11]~40_combout\ & (!\acesso|valor_display[11]~39_combout\ & 
-- ((\acesso|map_ula|s\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~40_combout\,
	datab => \acesso|valor_display[11]~39_combout\,
	datac => \acesso|map_banco_regs|saida\(12),
	datad => \acesso|map_ula|s\(12),
	combout => \acesso|valor_display~31_combout\);

-- Location: LCCOMB_X61_Y33_N28
\acesso|valor_display~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~32_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display~31_combout\ & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77_combout\))) # (!\acesso|valor_display~31_combout\ & 
-- (\switches[12]~input_o\)))) # (!\acesso|valor_display[11]~39_combout\ & (((\acesso|valor_display~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switches[12]~input_o\,
	datab => \acesso|valor_display[11]~39_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77_combout\,
	datad => \acesso|valor_display~31_combout\,
	combout => \acesso|valor_display~32_combout\);

-- Location: FF_X61_Y33_N29
\acesso|valor_display[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~32_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(12));

-- Location: LCCOMB_X60_Y34_N26
\acesso|valor_display~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~33_combout\ = (\acesso|valor_display[11]~40_combout\ & (((\acesso|valor_display[11]~39_combout\)))) # (!\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display[11]~39_combout\ & (\switches[13]~input_o\)) # 
-- (!\acesso|valor_display[11]~39_combout\ & ((\acesso|map_ula|s\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~40_combout\,
	datab => \switches[13]~input_o\,
	datac => \acesso|valor_display[11]~39_combout\,
	datad => \acesso|map_ula|s\(13),
	combout => \acesso|valor_display~33_combout\);

-- Location: LCCOMB_X61_Y33_N6
\acesso|valor_display~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~34_combout\ = (\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display~33_combout\ & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83_combout\))) # (!\acesso|valor_display~33_combout\ & 
-- (\acesso|map_banco_regs|saida\(13))))) # (!\acesso|valor_display[11]~40_combout\ & (((\acesso|valor_display~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~40_combout\,
	datab => \acesso|map_banco_regs|saida\(13),
	datac => \acesso|valor_display~33_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83_combout\,
	combout => \acesso|valor_display~34_combout\);

-- Location: FF_X61_Y33_N7
\acesso|valor_display[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~34_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(13));

-- Location: LCCOMB_X60_Y34_N12
\acesso|valor_display~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~35_combout\ = (\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display[11]~39_combout\) # ((\acesso|map_banco_regs|saida\(14))))) # (!\acesso|valor_display[11]~40_combout\ & (!\acesso|valor_display[11]~39_combout\ & 
-- ((\acesso|map_ula|s\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~40_combout\,
	datab => \acesso|valor_display[11]~39_combout\,
	datac => \acesso|map_banco_regs|saida\(14),
	datad => \acesso|map_ula|s\(14),
	combout => \acesso|valor_display~35_combout\);

-- Location: LCCOMB_X61_Y34_N6
\acesso|valor_display~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~36_combout\ = (\acesso|valor_display[11]~39_combout\ & ((\acesso|valor_display~35_combout\ & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89_combout\))) # (!\acesso|valor_display~35_combout\ & 
-- (\switches[14]~input_o\)))) # (!\acesso|valor_display[11]~39_combout\ & (((\acesso|valor_display~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~39_combout\,
	datab => \switches[14]~input_o\,
	datac => \acesso|valor_display~35_combout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89_combout\,
	combout => \acesso|valor_display~36_combout\);

-- Location: FF_X61_Y34_N7
\acesso|valor_display[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~36_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(14));

-- Location: LCCOMB_X60_Y34_N2
\acesso|valor_display~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~37_combout\ = (\acesso|valor_display[11]~40_combout\ & (\acesso|valor_display[11]~39_combout\)) # (!\acesso|valor_display[11]~40_combout\ & ((\acesso|valor_display[11]~39_combout\ & ((\switches[15]~input_o\))) # 
-- (!\acesso|valor_display[11]~39_combout\ & (\acesso|map_ula|s\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[11]~40_combout\,
	datab => \acesso|valor_display[11]~39_combout\,
	datac => \acesso|map_ula|s\(15),
	datad => \switches[15]~input_o\,
	combout => \acesso|valor_display~37_combout\);

-- Location: LCCOMB_X61_Y34_N16
\acesso|valor_display~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~38_combout\ = (\acesso|valor_display~37_combout\ & (((\acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95_combout\)) # (!\acesso|valor_display[11]~40_combout\))) # (!\acesso|valor_display~37_combout\ & 
-- (\acesso|valor_display[11]~40_combout\ & ((\acesso|map_banco_regs|saida\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display~37_combout\,
	datab => \acesso|valor_display[11]~40_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95_combout\,
	datad => \acesso|map_banco_regs|saida\(15),
	combout => \acesso|valor_display~38_combout\);

-- Location: FF_X61_Y34_N17
\acesso|valor_display[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~38_combout\,
	ena => \acesso|valor_display[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(15));

-- Location: LCCOMB_X105_Y9_N12
\s|decod|display4|a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|a~0_combout\ = (\acesso|valor_display\(15) & (\acesso|valor_display\(12) & (\acesso|valor_display\(13) $ (\acesso|valor_display\(14))))) # (!\acesso|valor_display\(15) & (!\acesso|valor_display\(13) & (\acesso|valor_display\(12) $ 
-- (\acesso|valor_display\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(12),
	datab => \acesso|valor_display\(15),
	datac => \acesso|valor_display\(13),
	datad => \acesso|valor_display\(14),
	combout => \s|decod|display4|a~0_combout\);

-- Location: LCCOMB_X114_Y20_N28
\s|decod|display3|a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|a~0_combout\ = (\acesso|valor_display\(10) & (!\acesso|valor_display\(9) & (\acesso|valor_display\(8) $ (!\acesso|valor_display\(11))))) # (!\acesso|valor_display\(10) & (\acesso|valor_display\(8) & (\acesso|valor_display\(11) $ 
-- (!\acesso|valor_display\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(8),
	datab => \acesso|valor_display\(10),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|a~0_combout\);

-- Location: LCCOMB_X114_Y30_N0
\s|decod|display2|a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|a~0_combout\ = (\acesso|valor_display\(7) & (\acesso|valor_display\(4) & (\acesso|valor_display\(6) $ (\acesso|valor_display\(5))))) # (!\acesso|valor_display\(7) & (!\acesso|valor_display\(5) & (\acesso|valor_display\(6) $ 
-- (\acesso|valor_display\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(7),
	datab => \acesso|valor_display\(6),
	datac => \acesso|valor_display\(5),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|a~0_combout\);

-- Location: LCCOMB_X96_Y65_N12
\s|decod|display1|a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|a~0_combout\ = (\acesso|valor_display\(2) & (!\acesso|valor_display\(1) & (\acesso|valor_display\(0) $ (!\acesso|valor_display\(3))))) # (!\acesso|valor_display\(2) & (\acesso|valor_display\(0) & (\acesso|valor_display\(3) $ 
-- (!\acesso|valor_display\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(0),
	datab => \acesso|valor_display\(2),
	datac => \acesso|valor_display\(3),
	datad => \acesso|valor_display\(1),
	combout => \s|decod|display1|a~0_combout\);

-- Location: LCCOMB_X105_Y9_N6
\s|decod|display4|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|b~0_combout\ = (\acesso|valor_display\(15) & ((\acesso|valor_display\(12) & (\acesso|valor_display\(13))) # (!\acesso|valor_display\(12) & ((\acesso|valor_display\(14)))))) # (!\acesso|valor_display\(15) & (\acesso|valor_display\(14) & 
-- (\acesso|valor_display\(12) $ (\acesso|valor_display\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(12),
	datab => \acesso|valor_display\(15),
	datac => \acesso|valor_display\(13),
	datad => \acesso|valor_display\(14),
	combout => \s|decod|display4|b~0_combout\);

-- Location: LCCOMB_X114_Y20_N14
\s|decod|display3|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|b~0_combout\ = (\acesso|valor_display\(11) & ((\acesso|valor_display\(8) & ((\acesso|valor_display\(9)))) # (!\acesso|valor_display\(8) & (\acesso|valor_display\(10))))) # (!\acesso|valor_display\(11) & (\acesso|valor_display\(10) & 
-- (\acesso|valor_display\(8) $ (\acesso|valor_display\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(8),
	datab => \acesso|valor_display\(10),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|b~0_combout\);

-- Location: LCCOMB_X114_Y30_N2
\s|decod|display2|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|b~0_combout\ = (\acesso|valor_display\(7) & ((\acesso|valor_display\(4) & ((\acesso|valor_display\(5)))) # (!\acesso|valor_display\(4) & (\acesso|valor_display\(6))))) # (!\acesso|valor_display\(7) & (\acesso|valor_display\(6) & 
-- (\acesso|valor_display\(5) $ (\acesso|valor_display\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(7),
	datab => \acesso|valor_display\(6),
	datac => \acesso|valor_display\(5),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|b~0_combout\);

-- Location: LCCOMB_X96_Y65_N2
\s|decod|display1|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|b~0_combout\ = (\acesso|valor_display\(3) & ((\acesso|valor_display\(0) & ((\acesso|valor_display\(1)))) # (!\acesso|valor_display\(0) & (\acesso|valor_display\(2))))) # (!\acesso|valor_display\(3) & (\acesso|valor_display\(2) & 
-- (\acesso|valor_display\(0) $ (\acesso|valor_display\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(0),
	datab => \acesso|valor_display\(2),
	datac => \acesso|valor_display\(3),
	datad => \acesso|valor_display\(1),
	combout => \s|decod|display1|b~0_combout\);

-- Location: LCCOMB_X105_Y9_N4
\s|decod|display4|c~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|c~0_combout\ = (\acesso|valor_display\(15) & (\acesso|valor_display\(14) & ((\acesso|valor_display\(13)) # (!\acesso|valor_display\(12))))) # (!\acesso|valor_display\(15) & (!\acesso|valor_display\(12) & (\acesso|valor_display\(13) & 
-- !\acesso|valor_display\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(12),
	datab => \acesso|valor_display\(15),
	datac => \acesso|valor_display\(13),
	datad => \acesso|valor_display\(14),
	combout => \s|decod|display4|c~0_combout\);

-- Location: LCCOMB_X114_Y20_N8
\s|decod|display3|c~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|c~0_combout\ = (\acesso|valor_display\(10) & (\acesso|valor_display\(11) & ((\acesso|valor_display\(9)) # (!\acesso|valor_display\(8))))) # (!\acesso|valor_display\(10) & (!\acesso|valor_display\(8) & (!\acesso|valor_display\(11) & 
-- \acesso|valor_display\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(8),
	datab => \acesso|valor_display\(10),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|c~0_combout\);

-- Location: LCCOMB_X114_Y30_N28
\s|decod|display2|c~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|c~0_combout\ = (\acesso|valor_display\(7) & (\acesso|valor_display\(6) & ((\acesso|valor_display\(5)) # (!\acesso|valor_display\(4))))) # (!\acesso|valor_display\(7) & (!\acesso|valor_display\(6) & (\acesso|valor_display\(5) & 
-- !\acesso|valor_display\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(7),
	datab => \acesso|valor_display\(6),
	datac => \acesso|valor_display\(5),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|c~0_combout\);

-- Location: LCCOMB_X96_Y65_N20
\s|decod|display1|c~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|c~0_combout\ = (\acesso|valor_display\(2) & (\acesso|valor_display\(3) & ((\acesso|valor_display\(1)) # (!\acesso|valor_display\(0))))) # (!\acesso|valor_display\(2) & (!\acesso|valor_display\(0) & (!\acesso|valor_display\(3) & 
-- \acesso|valor_display\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(0),
	datab => \acesso|valor_display\(2),
	datac => \acesso|valor_display\(3),
	datad => \acesso|valor_display\(1),
	combout => \s|decod|display1|c~0_combout\);

-- Location: LCCOMB_X105_Y9_N10
\s|decod|display4|d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|d~0_combout\ = (\acesso|valor_display\(13) & ((\acesso|valor_display\(12) & ((\acesso|valor_display\(14)))) # (!\acesso|valor_display\(12) & (\acesso|valor_display\(15) & !\acesso|valor_display\(14))))) # (!\acesso|valor_display\(13) & 
-- (!\acesso|valor_display\(15) & (\acesso|valor_display\(12) $ (\acesso|valor_display\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(12),
	datab => \acesso|valor_display\(15),
	datac => \acesso|valor_display\(13),
	datad => \acesso|valor_display\(14),
	combout => \s|decod|display4|d~0_combout\);

-- Location: LCCOMB_X114_Y20_N30
\s|decod|display3|d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|d~0_combout\ = (\acesso|valor_display\(9) & ((\acesso|valor_display\(8) & (\acesso|valor_display\(10))) # (!\acesso|valor_display\(8) & (!\acesso|valor_display\(10) & \acesso|valor_display\(11))))) # (!\acesso|valor_display\(9) & 
-- (!\acesso|valor_display\(11) & (\acesso|valor_display\(8) $ (\acesso|valor_display\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(8),
	datab => \acesso|valor_display\(10),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|d~0_combout\);

-- Location: LCCOMB_X114_Y30_N10
\s|decod|display2|d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|d~0_combout\ = (\acesso|valor_display\(5) & ((\acesso|valor_display\(6) & ((\acesso|valor_display\(4)))) # (!\acesso|valor_display\(6) & (\acesso|valor_display\(7) & !\acesso|valor_display\(4))))) # (!\acesso|valor_display\(5) & 
-- (!\acesso|valor_display\(7) & (\acesso|valor_display\(6) $ (\acesso|valor_display\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(7),
	datab => \acesso|valor_display\(6),
	datac => \acesso|valor_display\(5),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|d~0_combout\);

-- Location: LCCOMB_X96_Y65_N6
\s|decod|display1|d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|d~0_combout\ = (\acesso|valor_display\(1) & ((\acesso|valor_display\(0) & (\acesso|valor_display\(2))) # (!\acesso|valor_display\(0) & (!\acesso|valor_display\(2) & \acesso|valor_display\(3))))) # (!\acesso|valor_display\(1) & 
-- (!\acesso|valor_display\(3) & (\acesso|valor_display\(0) $ (\acesso|valor_display\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(0),
	datab => \acesso|valor_display\(2),
	datac => \acesso|valor_display\(3),
	datad => \acesso|valor_display\(1),
	combout => \s|decod|display1|d~0_combout\);

-- Location: LCCOMB_X105_Y9_N20
\s|decod|display4|e~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|e~0_combout\ = (\acesso|valor_display\(13) & (\acesso|valor_display\(12) & (!\acesso|valor_display\(15)))) # (!\acesso|valor_display\(13) & ((\acesso|valor_display\(14) & ((!\acesso|valor_display\(15)))) # (!\acesso|valor_display\(14) & 
-- (\acesso|valor_display\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(12),
	datab => \acesso|valor_display\(15),
	datac => \acesso|valor_display\(13),
	datad => \acesso|valor_display\(14),
	combout => \s|decod|display4|e~0_combout\);

-- Location: LCCOMB_X114_Y20_N12
\s|decod|display3|e~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|e~0_combout\ = (\acesso|valor_display\(9) & (\acesso|valor_display\(8) & ((!\acesso|valor_display\(11))))) # (!\acesso|valor_display\(9) & ((\acesso|valor_display\(10) & ((!\acesso|valor_display\(11)))) # (!\acesso|valor_display\(10) & 
-- (\acesso|valor_display\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(8),
	datab => \acesso|valor_display\(10),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|e~0_combout\);

-- Location: LCCOMB_X114_Y30_N20
\s|decod|display2|e~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|e~0_combout\ = (\acesso|valor_display\(5) & (!\acesso|valor_display\(7) & ((\acesso|valor_display\(4))))) # (!\acesso|valor_display\(5) & ((\acesso|valor_display\(6) & (!\acesso|valor_display\(7))) # (!\acesso|valor_display\(6) & 
-- ((\acesso|valor_display\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(7),
	datab => \acesso|valor_display\(6),
	datac => \acesso|valor_display\(5),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|e~0_combout\);

-- Location: LCCOMB_X96_Y65_N24
\s|decod|display1|e~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|e~0_combout\ = (\acesso|valor_display\(1) & (\acesso|valor_display\(0) & ((!\acesso|valor_display\(3))))) # (!\acesso|valor_display\(1) & ((\acesso|valor_display\(2) & ((!\acesso|valor_display\(3)))) # (!\acesso|valor_display\(2) & 
-- (\acesso|valor_display\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(0),
	datab => \acesso|valor_display\(2),
	datac => \acesso|valor_display\(3),
	datad => \acesso|valor_display\(1),
	combout => \s|decod|display1|e~0_combout\);

-- Location: LCCOMB_X105_Y9_N30
\s|decod|display4|f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|f~0_combout\ = (\acesso|valor_display\(12) & (\acesso|valor_display\(15) $ (((\acesso|valor_display\(13)) # (!\acesso|valor_display\(14)))))) # (!\acesso|valor_display\(12) & (!\acesso|valor_display\(15) & (\acesso|valor_display\(13) & 
-- !\acesso|valor_display\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(12),
	datab => \acesso|valor_display\(15),
	datac => \acesso|valor_display\(13),
	datad => \acesso|valor_display\(14),
	combout => \s|decod|display4|f~0_combout\);

-- Location: LCCOMB_X114_Y20_N2
\s|decod|display3|f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|f~0_combout\ = (\acesso|valor_display\(8) & (\acesso|valor_display\(11) $ (((\acesso|valor_display\(9)) # (!\acesso|valor_display\(10)))))) # (!\acesso|valor_display\(8) & (!\acesso|valor_display\(10) & (!\acesso|valor_display\(11) & 
-- \acesso|valor_display\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(8),
	datab => \acesso|valor_display\(10),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|f~0_combout\);

-- Location: LCCOMB_X114_Y30_N22
\s|decod|display2|f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|f~0_combout\ = (\acesso|valor_display\(6) & (\acesso|valor_display\(4) & (\acesso|valor_display\(7) $ (\acesso|valor_display\(5))))) # (!\acesso|valor_display\(6) & (!\acesso|valor_display\(7) & ((\acesso|valor_display\(5)) # 
-- (\acesso|valor_display\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(7),
	datab => \acesso|valor_display\(6),
	datac => \acesso|valor_display\(5),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|f~0_combout\);

-- Location: LCCOMB_X96_Y65_N26
\s|decod|display1|f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|f~0_combout\ = (\acesso|valor_display\(0) & (\acesso|valor_display\(3) $ (((\acesso|valor_display\(1)) # (!\acesso|valor_display\(2)))))) # (!\acesso|valor_display\(0) & (!\acesso|valor_display\(2) & (!\acesso|valor_display\(3) & 
-- \acesso|valor_display\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(0),
	datab => \acesso|valor_display\(2),
	datac => \acesso|valor_display\(3),
	datad => \acesso|valor_display\(1),
	combout => \s|decod|display1|f~0_combout\);

-- Location: LCCOMB_X105_Y9_N28
\s|decod|display4|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|g~0_combout\ = (\acesso|valor_display\(12) & (!\acesso|valor_display\(15) & (\acesso|valor_display\(13) $ (!\acesso|valor_display\(14))))) # (!\acesso|valor_display\(12) & (!\acesso|valor_display\(13) & (\acesso|valor_display\(15) $ 
-- (!\acesso|valor_display\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(12),
	datab => \acesso|valor_display\(15),
	datac => \acesso|valor_display\(13),
	datad => \acesso|valor_display\(14),
	combout => \s|decod|display4|g~0_combout\);

-- Location: LCCOMB_X114_Y20_N0
\s|decod|display3|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|g~0_combout\ = (\acesso|valor_display\(8) & (!\acesso|valor_display\(11) & (\acesso|valor_display\(10) $ (!\acesso|valor_display\(9))))) # (!\acesso|valor_display\(8) & (!\acesso|valor_display\(9) & (\acesso|valor_display\(10) $ 
-- (!\acesso|valor_display\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(8),
	datab => \acesso|valor_display\(10),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|g~0_combout\);

-- Location: LCCOMB_X114_Y30_N12
\s|decod|display2|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|g~0_combout\ = (\acesso|valor_display\(4) & (!\acesso|valor_display\(7) & (\acesso|valor_display\(6) $ (!\acesso|valor_display\(5))))) # (!\acesso|valor_display\(4) & (!\acesso|valor_display\(5) & (\acesso|valor_display\(7) $ 
-- (!\acesso|valor_display\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(7),
	datab => \acesso|valor_display\(6),
	datac => \acesso|valor_display\(5),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|g~0_combout\);

-- Location: LCCOMB_X96_Y65_N28
\s|decod|display1|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|g~0_combout\ = (\acesso|valor_display\(0) & (!\acesso|valor_display\(3) & (\acesso|valor_display\(2) $ (!\acesso|valor_display\(1))))) # (!\acesso|valor_display\(0) & (!\acesso|valor_display\(1) & (\acesso|valor_display\(2) $ 
-- (!\acesso|valor_display\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(0),
	datab => \acesso|valor_display\(2),
	datac => \acesso|valor_display\(3),
	datad => \acesso|valor_display\(1),
	combout => \s|decod|display1|g~0_combout\);

ww_leds(1) <= \leds[1]~output_o\;

ww_leds(0) <= \leds[0]~output_o\;

ww_valor(0) <= \valor[0]~output_o\;

ww_valor(1) <= \valor[1]~output_o\;

ww_valor(2) <= \valor[2]~output_o\;

ww_valor(3) <= \valor[3]~output_o\;

ww_valor(4) <= \valor[4]~output_o\;

ww_valor(5) <= \valor[5]~output_o\;

ww_valor(6) <= \valor[6]~output_o\;

ww_valor(7) <= \valor[7]~output_o\;

ww_valor(8) <= \valor[8]~output_o\;

ww_valor(9) <= \valor[9]~output_o\;

ww_valor(10) <= \valor[10]~output_o\;

ww_valor(11) <= \valor[11]~output_o\;

ww_valor(12) <= \valor[12]~output_o\;

ww_valor(13) <= \valor[13]~output_o\;

ww_valor(14) <= \valor[14]~output_o\;

ww_valor(15) <= \valor[15]~output_o\;

ww_a(3) <= \a[3]~output_o\;

ww_a(2) <= \a[2]~output_o\;

ww_a(1) <= \a[1]~output_o\;

ww_a(0) <= \a[0]~output_o\;

ww_b(3) <= \b[3]~output_o\;

ww_b(2) <= \b[2]~output_o\;

ww_b(1) <= \b[1]~output_o\;

ww_b(0) <= \b[0]~output_o\;

ww_c(3) <= \c[3]~output_o\;

ww_c(2) <= \c[2]~output_o\;

ww_c(1) <= \c[1]~output_o\;

ww_c(0) <= \c[0]~output_o\;

ww_d(3) <= \d[3]~output_o\;

ww_d(2) <= \d[2]~output_o\;

ww_d(1) <= \d[1]~output_o\;

ww_d(0) <= \d[0]~output_o\;

ww_e(3) <= \e[3]~output_o\;

ww_e(2) <= \e[2]~output_o\;

ww_e(1) <= \e[1]~output_o\;

ww_e(0) <= \e[0]~output_o\;

ww_f(3) <= \f[3]~output_o\;

ww_f(2) <= \f[2]~output_o\;

ww_f(1) <= \f[1]~output_o\;

ww_f(0) <= \f[0]~output_o\;

ww_g(3) <= \g[3]~output_o\;

ww_g(2) <= \g[2]~output_o\;

ww_g(1) <= \g[1]~output_o\;

ww_g(0) <= \g[0]~output_o\;
END structure;


