{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710475822429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710475822433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 21:10:22 2024 " "Processing started: Thu Mar 14 21:10:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710475822433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475822433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Processor -c Pipeline_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Processor -c Pipeline_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475822433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710475822639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710475822639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_BACK write_back Pipeline_Processor.v(113) " "Verilog HDL Declaration information at Pipeline_Processor.v(113): object \"WRITE_BACK\" differs only in case from object \"write_back\" in the same scope" {  } { { "Pipeline_Processor.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710475827308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_Processor " "Found entity 1: Pipeline_Processor" {  } { { "Pipeline_Processor.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DATA_MEM.v(14) " "Verilog HDL information at DATA_MEM.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/DATA_MEM.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/DATA_MEM.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710475827309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Found entity 1: DATA_MEM" {  } { { "../hdl/DATA_MEM.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/DATA_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../hdl/control.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../hdl/ALU_control.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../hdl/ALU.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "../hdl/REGISTER.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827311 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../hdl/MUX.v " "Entity \"MUX\" obtained from \"../hdl/MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "../hdl/MUX.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1710475827312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../hdl/MUX.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/instruction_write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_write_back " "Found entity 1: instruction_write_back" {  } { { "../hdl/instruction_write_back.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_write_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_MEM " "Found entity 1: instruction_MEM" {  } { { "../hdl/instruction_MEM.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/instruction_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "../hdl/instruction_fetch.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Zero zero instruction_execution.v(10) " "Verilog HDL Declaration information at instruction_execution.v(10): object \"Zero\" differs only in case from object \"zero\" in the same scope" {  } { { "../hdl/instruction_execution.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710475827314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/instruction_execution.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_execution.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_execution " "Found entity 1: instruction_execution" {  } { { "../hdl/instruction_execution.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/instruction_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "../hdl/instruction_decode.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "address ADDRESS instruction_data_mem.v(5) " "Verilog HDL Declaration information at instruction_data_mem.v(5): object \"address\" differs only in case from object \"ADDRESS\" in the same scope" {  } { { "../hdl/instruction_data_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710475827315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/instruction_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_data_mem " "Found entity 1: instruction_data_mem" {  } { { "../hdl/instruction_data_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/hdl/imme_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/imme_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imme_generator " "Found entity 1: imme_generator" {  } { { "../hdl/imme_generator.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/test/ttb_instruction_write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/ttb_instruction_write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_write_back " "Found entity 1: tb_instruction_write_back" {  } { { "../test/ttb_instruction_write_back.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/test/ttb_instruction_write_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/test/tb_instruction_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_instruction_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_data_mem " "Found entity 1: tb_instruction_data_mem" {  } { { "../test/tb_instruction_data_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/test/tb_instruction_execution.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_instruction_execution.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_execution " "Found entity 1: tb_instruction_execution" {  } { { "../test/tb_instruction_execution.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_execution.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/test/tb_instruction_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_instruction_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_decode " "Found entity 1: tb_instruction_decode" {  } { { "../test/tb_instruction_decode.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/test/tb_instruction_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_instruction_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_fetch " "Found entity 1: tb_instruction_fetch" {  } { { "../test/tb_instruction_fetch.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/test/tb_pipeline_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_pipeline_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Pipeline_Processor " "Found entity 1: tb_Pipeline_Processor" {  } { { "../test/tb_Pipeline_Processor.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/test/tb_Pipeline_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/ip/instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "../ip/instruction_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/ip/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_mem " "Found entity 1: DATA_mem" {  } { { "../ip/DATA_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/DATA_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/test/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../test/tb.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/test/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/ip/ins_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/ins_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_mem " "Found entity 1: ins_mem" {  } { { "../ip/ins_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/ip/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../ip/data_memory.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/eec180/labs/pipeline_processor/ip/d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "../ip/d_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_Processor " "Elaborating entity \"Pipeline_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710475827346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch instruction_fetch:fetch " "Elaborating entity \"instruction_fetch\" for hierarchy \"instruction_fetch:fetch\"" {  } { { "Pipeline_Processor.v" "fetch" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_mem instruction_fetch:fetch\|ins_mem:i_MEM " "Elaborating entity \"ins_mem\" for hierarchy \"instruction_fetch:fetch\|ins_mem:i_MEM\"" {  } { { "../hdl/instruction_fetch.v" "i_MEM" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\"" {  } { { "../ip/ins_mem.v" "altsyncram_component" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\"" {  } { { "../ip/ins_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.mif " "Parameter \"init_file\" = \"D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INS " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827398 ""}  } { { "../ip/ins_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710475827398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jo1 " "Found entity 1: altsyncram_5jo1" {  } { { "db/altsyncram_5jo1.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jo1 instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated " "Elaborating entity \"altsyncram_5jo1\" for hierarchy \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6te2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6te2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6te2 " "Found entity 1: altsyncram_6te2" {  } { { "db/altsyncram_6te2.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_6te2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475827449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475827449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6te2 instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|altsyncram_6te2:altsyncram1 " "Elaborating entity \"altsyncram_6te2\" for hierarchy \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|altsyncram_6te2:altsyncram1\"" {  } { { "db/altsyncram_5jo1.tdf" "altsyncram1" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5jo1.tdf" "mgl_prim2" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5jo1.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229869824 " "Parameter \"NODE_NAME\" = \"1229869824\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475827753 ""}  } { { "db/altsyncram_5jo1.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710475827753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"instruction_fetch:fetch\|ins_mem:i_MEM\|altsyncram:altsyncram_component\|altsyncram_5jo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475827999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:decode " "Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:decode\"" {  } { { "Pipeline_Processor.v" "decode" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control instruction_decode:decode\|control:ctrl " "Elaborating entity \"control\" for hierarchy \"instruction_decode:decode\|control:ctrl\"" {  } { { "../hdl/instruction_decode.v" "ctrl" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imme_generator instruction_decode:decode\|imme_generator:imme_gene " "Elaborating entity \"imme_generator\" for hierarchy \"instruction_decode:decode\|imme_generator:imme_gene\"" {  } { { "../hdl/instruction_decode.v" "imme_gene" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_execution instruction_execution:execution " "Elaborating entity \"instruction_execution\" for hierarchy \"instruction_execution:execution\"" {  } { { "Pipeline_Processor.v" "execution" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control instruction_execution:execution\|ALU_control:ALU_ctrl " "Elaborating entity \"ALU_control\" for hierarchy \"instruction_execution:execution\|ALU_control:ALU_ctrl\"" {  } { { "../hdl/instruction_execution.v" "ALU_ctrl" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU instruction_execution:execution\|ALU:alu_PC " "Elaborating entity \"ALU\" for hierarchy \"instruction_execution:execution\|ALU:alu_PC\"" {  } { { "../hdl/instruction_execution.v" "alu_PC" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828050 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(19) " "Verilog HDL warning at ALU.v(19): converting signed shift amount to unsigned" {  } { { "../hdl/ALU.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v" 19 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1710475828050 "|Pipeline_Processor|instruction_execution:execution|ALU:alu_PC"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(20) " "Verilog HDL warning at ALU.v(20): converting signed shift amount to unsigned" {  } { { "../hdl/ALU.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v" 20 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1710475828050 "|Pipeline_Processor|instruction_execution:execution|ALU:alu_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_data_mem instruction_data_mem:data_mem " "Elaborating entity \"instruction_data_mem\" for hierarchy \"instruction_data_mem:data_mem\"" {  } { { "Pipeline_Processor.v" "data_mem" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADDRESS instruction_data_mem.v(19) " "Verilog HDL or VHDL warning at instruction_data_mem.v(19): object \"ADDRESS\" assigned a value but never read" {  } { { "../hdl/instruction_data_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710475828056 "|Pipeline_Processor|instruction_data_mem:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem instruction_data_mem:data_mem\|d_mem:d_MEM " "Elaborating entity \"d_mem\" for hierarchy \"instruction_data_mem:data_mem\|d_mem:d_MEM\"" {  } { { "../hdl/instruction_data_mem.v" "d_MEM" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\"" {  } { { "../ip/d_mem.v" "altsyncram_component" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\"" {  } { { "../ip/d_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA_mem.mif " "Parameter \"init_file\" = \"DATA_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828081 ""}  } { { "../ip/d_mem.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710475828081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pj1 " "Found entity 1: altsyncram_4pj1" {  } { { "db/altsyncram_4pj1.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475828104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475828104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4pj1 instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated " "Elaborating entity \"altsyncram_4pj1\" for hierarchy \"instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0a2 " "Found entity 1: altsyncram_l0a2" {  } { { "db/altsyncram_l0a2.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_l0a2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475828129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475828129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0a2 instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|altsyncram_l0a2:altsyncram1 " "Elaborating entity \"altsyncram_l0a2\" for hierarchy \"instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|altsyncram_l0a2:altsyncram1\"" {  } { { "db/altsyncram_4pj1.tdf" "altsyncram1" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4pj1.tdf" "mgl_prim2" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4pj1.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"instruction_data_mem:data_mem\|d_mem:d_MEM\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475828151 ""}  } { { "db/altsyncram_4pj1.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710475828151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_write_back instruction_write_back:write_back " "Elaborating entity \"instruction_write_back\" for hierarchy \"instruction_write_back:write_back\"" {  } { { "Pipeline_Processor.v" "write_back" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER REGISTER:regis " "Elaborating entity \"REGISTER\" for hierarchy \"REGISTER:regis\"" {  } { { "Pipeline_Processor.v" "regis" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475828156 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710475828288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.14.21:10:29 Progress: Loading sld9b35f49c/alt_sld_fab_wrapper_hw.tcl " "2024.03.14.21:10:29 Progress: Loading sld9b35f49c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475829848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475831185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475831233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475832942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475833014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475833087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475833170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475833172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475833173 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710475834066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9b35f49c/alt_sld_fab.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475834204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475834204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475834261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475834261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475834262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475834262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475834306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475834306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475834364 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475834364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475834364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475834410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475834410 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "REGISTER:regis\|REGISTER_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"REGISTER:regis\|REGISTER_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Register.mif " "Parameter INIT_FILE set to Register.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "REGISTER:regis\|REGISTER_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"REGISTER:regis\|REGISTER_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Register.mif " "Parameter INIT_FILE set to Register.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710475835334 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710475835334 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710475835334 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "instruction_execution:execution\|ALU:alu_exe\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"instruction_execution:execution\|ALU:alu_exe\|Mult0\"" {  } { { "../hdl/ALU.v" "Mult0" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710475835335 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710475835335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGISTER:regis\|altsyncram:REGISTER_rtl_0 " "Elaborated megafunction instantiation \"REGISTER:regis\|altsyncram:REGISTER_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475835357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGISTER:regis\|altsyncram:REGISTER_rtl_0 " "Instantiated megafunction \"REGISTER:regis\|altsyncram:REGISTER_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Register.mif " "Parameter \"INIT_FILE\" = \"Register.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835357 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710475835357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afg1 " "Found entity 1: altsyncram_afg1" {  } { { "db/altsyncram_afg1.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_afg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475835380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475835380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_execution:execution\|ALU:alu_exe\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"instruction_execution:execution\|ALU:alu_exe\|lpm_mult:Mult0\"" {  } { { "../hdl/ALU.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475835409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_execution:execution\|ALU:alu_exe\|lpm_mult:Mult0 " "Instantiated megafunction \"instruction_execution:execution\|ALU:alu_exe\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710475835409 ""}  } { { "../hdl/ALU.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710475835409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710475835431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475835431 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_execution:execution\|ALU:alu_exe\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"instruction_execution:execution\|ALU:alu_exe\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../hdl/ALU.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v" 18 -1 0 } } { "../hdl/instruction_execution.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v" 75 0 0 } } { "Pipeline_Processor.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710475835453 "|Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_execution:execution\|ALU:alu_exe\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"instruction_execution:execution\|ALU:alu_exe\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../hdl/ALU.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v" 18 -1 0 } } { "../hdl/instruction_execution.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v" 75 0 0 } } { "Pipeline_Processor.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710475835453 "|Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1710475835453 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1710475835453 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1710475835630 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1710475835630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475836072 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710475837345 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.map.smsg " "Generated suppressed messages file D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475837505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710475837977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710475837977 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "Pipeline_Processor.v" "" { Text "D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710475838044 "|Pipeline_Processor|MAX10_CLK1_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710475838044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1521 " "Implemented 1521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710475838044 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710475838044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1378 " "Implemented 1378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710475838044 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710475838044 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1710475838044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710475838044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5008 " "Peak virtual memory: 5008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710475838055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 21:10:38 2024 " "Processing ended: Thu Mar 14 21:10:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710475838055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710475838055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710475838055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710475838055 ""}
