Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,1302
design__instance__area,26858.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0030968335922807455
power__switching__total,0.0011876303469762206
power__leakage__total,1.2470162857880496E-7
power__total,0.004284588620066643
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.276071701091538
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2760984574671882
timing__hold__ws__corner:nom_tt_025C_3v30,0.5927010161538565
timing__setup__ws__corner:nom_tt_025C_3v30,8.345887772658292
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.592701
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,10.284879
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,4
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.29998424038371974
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.30001288413856514
timing__hold__ws__corner:nom_ss_125C_3v00,1.478843533933246
timing__setup__ws__corner:nom_ss_125C_3v00,0.5937313031498471
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.478844
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,0.593731
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.26547684246789705
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2655030437320192
timing__hold__ws__corner:nom_ff_n40C_3v60,0.21574798114263935
timing__setup__ws__corner:nom_ff_n40C_3v60,10.101713529366899
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.215748
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,14.514127
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,4
design__max_fanout_violation__count,6
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.26388300624866845
clock__skew__worst_setup,0.26391675702957157
timing__hold__ws,0.21516178336905847
timing__setup__ws,0.2889173426722336
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.215162
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.288917
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1302
design__instance__area__stdcell,26858.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.516834
design__instance__utilization__stdcell,0.516834
design__instance__count__class:tie_cell,16
design__instance__count__class:inverter,56
design__instance__count__class:sequential_cell,146
design__instance__count__class:multi_input_combinational_cell,595
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22728.3
design__violations,0
design__instance__count__class:timing_repair_buffer,31
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,880
route__net__special,2
route__drc_errors__iter:1,117
route__wirelength__iter:1,24278
route__drc_errors__iter:2,5
route__wirelength__iter:2,23985
route__drc_errors__iter:3,5
route__wirelength__iter:3,23974
route__drc_errors__iter:4,0
route__wirelength__iter:4,23965
route__drc_errors,0
route__wirelength,23965
route__vias,5187
route__vias__singlecut,5187
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,491.85
design__instance__count__class:fill_cell,1300
timing__unannotated_net__count__corner:nom_tt_025C_3v30,28
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,28
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,28
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.27336197967869924
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2733962855711304
timing__hold__ws__corner:min_tt_025C_3v30,0.5916586277265552
timing__setup__ws__corner:min_tt_025C_3v30,8.462176088260069
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.591659
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,10.416780
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,28
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,4
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2947710770018515
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.2948072702734779
timing__hold__ws__corner:min_ss_125C_3v00,1.476775632469095
timing__setup__ws__corner:min_ss_125C_3v00,0.8450911321044422
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.476776
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,0.845091
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,28
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.26388300624866845
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.26391675702957157
timing__hold__ws__corner:min_ff_n40C_3v60,0.21516178336905847
timing__setup__ws__corner:min_ff_n40C_3v60,10.129934511272594
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.215162
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,14.551674
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,28
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.27934697012911563
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2793656218764568
timing__hold__ws__corner:max_tt_025C_3v30,0.5940088589138532
timing__setup__ws__corner:max_tt_025C_3v30,8.202980749065276
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.594009
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,10.128189
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,28
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,4
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.30628098146826777
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.3063016316171098
timing__hold__ws__corner:max_ss_125C_3v00,1.4814341284121735
timing__setup__ws__corner:max_ss_125C_3v00,0.2889173426722336
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.481434
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,0.288917
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,28
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.26740524440505864
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2674231745074135
timing__hold__ws__corner:max_ff_n40C_3v60,0.2164909424117309
timing__setup__ws__corner:max_ff_n40C_3v60,10.067928997682854
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.216491
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,14.468625
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,28
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000894665
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000840616
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000268855
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000840616
design_powergrid__voltage__worst,0.0000840616
design_powergrid__voltage__worst__net:VPWR,3.29991
design_powergrid__drop__worst,0.0000894665
design_powergrid__drop__worst__net:VPWR,0.0000894665
design_powergrid__voltage__worst__net:VGND,0.0000840616
design_powergrid__drop__worst__net:VGND,0.0000840616
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000266999999999999984741372305308004797552712261676788330078125
ir__drop__worst,0.000089499999999999993514736285060706677541020326316356658935546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
