### Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime



 

## Logic Diagram:
![Screenshot 2024-01-03 101550](https://github.com/Dhanu654/Experiment--02-Implementation-of-combinational-logic-/assets/148514965/e6287968-f0ac-4b39-9eb5-39d74490cb2d)


## Procedure:
1. Create a project with required entities.
2. Create a module along with respective file name.
3. Run the respective programs for the given boolean equations.
4. Run the module and get the respective RTL outputs.
5. Create university program(VWF) for getting timing diagram.
6. Give the respective inputs for timing disgram and obtain the result.

## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
~~~
Developed by: Dhanusya.K
~~~
RegisterNumber:  23006651


![Screenshot 2024-01-03 103028](https://github.com/Dhanu654/Experiment--02-Implementation-of-combinational-logic-/assets/148514965/ee1e9abd-942c-4ad2-99b3-250a8f857602)


*/


## Output:
![Screenshot 2024-01-03 101653](https://github.com/Dhanu654/Experiment--02-Implementation-of-combinational-logic-/assets/148514965/35d79905-9151-462c-9dbd-d791417d0ea1)


## Timing Diagram:
![Screenshot 2024-01-03 103423](https://github.com/Dhanu654/Experiment--02-Implementation-of-combinational-logic-/assets/148514965/c2aeaeb9-9812-4f97-ad2e-c4f4445219d0)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
