

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_ROW_COL'
================================================================
* Date:           Mon Nov  6 22:46:25 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.677 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   258413|   258413|  2.584 ms|  2.584 ms|  258413|  258413|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- IN_ROW_COL  |   258411|   258411|        31|         19|         19|  13600|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 19, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 26 27 28 29 24 30 32 25 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 
24 --> 30 
25 --> 31 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 24 
30 --> 32 
31 --> 
32 --> 25 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 34 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 35 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten89 = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten89"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten33"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body84"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_2 = load i3 %r"   --->   Operation 47 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i10 %indvar_flatten33" [src/conv3.cpp:41]   --->   Operation 48 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten89_load = load i14 %indvar_flatten89" [src/conv3.cpp:39]   --->   Operation 49 'load' 'indvar_flatten89_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.83ns)   --->   "%icmp_ln39 = icmp_eq  i14 %indvar_flatten89_load, i14 13600" [src/conv3.cpp:39]   --->   Operation 50 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.83ns)   --->   "%add_ln39_25 = add i14 %indvar_flatten89_load, i14 1" [src/conv3.cpp:39]   --->   Operation 51 'add' 'add_ln39_25' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc118, void %RELU.0.i.preheader.exitStub" [src/conv3.cpp:39]   --->   Operation 52 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv3.cpp:43]   --->   Operation 53 'load' 'col_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [src/conv3.cpp:39]   --->   Operation 54 'load' 'i_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%add_ln39 = add i6 %i_load, i6 1" [src/conv3.cpp:39]   --->   Operation 55 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln41 = icmp_eq  i10 %indvar_flatten33_load, i10 425" [src/conv3.cpp:41]   --->   Operation 56 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.20ns)   --->   "%select_ln39 = select i1 %icmp_ln41, i3 0, i3 %r_2" [src/conv3.cpp:39]   --->   Operation 57 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%select_ln39_1 = select i1 %icmp_ln41, i6 %add_ln39, i6 %i_load" [src/conv3.cpp:39]   --->   Operation 58 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %select_ln39_1" [src/conv3.cpp:56]   --->   Operation 59 'zext' 'zext_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln39_1, i3 0" [src/conv3.cpp:56]   --->   Operation 60 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i9 %tmp_4" [src/conv3.cpp:56]   --->   Operation 61 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.77ns)   --->   "%add_ln56_65 = add i10 %zext_ln56_1, i10 %zext_ln56" [src/conv3.cpp:56]   --->   Operation 62 'add' 'add_ln56_65' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i6 %select_ln39_1" [src/conv3.cpp:39]   --->   Operation 63 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "%mul_ln39 = mul i11 %zext_ln39, i11 25" [src/conv3.cpp:39]   --->   Operation 64 'mul' 'mul_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty_213 = trunc i11 %mul_ln39" [src/conv3.cpp:39]   --->   Operation 65 'trunc' 'empty_213' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln39_1 = add i10 %empty_213, i10 1" [src/conv3.cpp:39]   --->   Operation 66 'add' 'add_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%add_ln39_1_cast = zext i10 %add_ln39_1" [src/conv3.cpp:39]   --->   Operation 67 'zext' 'add_ln39_1_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_1 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_1_cast" [src/conv3.cpp:39]   --->   Operation 68 'getelementptr' 'weight_buffer_0_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:39]   --->   Operation 69 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_2 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln39_2 = add i10 %empty_213, i10 2" [src/conv3.cpp:39]   --->   Operation 70 'add' 'add_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%add_ln39_2_cast = zext i10 %add_ln39_2" [src/conv3.cpp:39]   --->   Operation 71 'zext' 'add_ln39_2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_2 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_2_cast" [src/conv3.cpp:39]   --->   Operation 72 'getelementptr' 'weight_buffer_0_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:39]   --->   Operation 73 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln41, i1 1" [src/conv3.cpp:39]   --->   Operation 74 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %col_load, i8 255" [src/conv3.cpp:43]   --->   Operation 75 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39" [src/conv3.cpp:39]   --->   Operation 76 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.67ns)   --->   "%indvars_iv_next606_dup = add i3 %select_ln39, i3 1" [src/conv3.cpp:39]   --->   Operation 77 'add' 'indvars_iv_next606_dup' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln39, i1 %icmp_ln41" [src/conv3.cpp:41]   --->   Operation 78 'or' 'or_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i8 0, i8 %col_load" [src/conv3.cpp:41]   --->   Operation 79 'select' 'select_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.20ns)   --->   "%select_ln41_1 = select i1 %and_ln39, i3 %indvars_iv_next606_dup, i3 %select_ln39" [src/conv3.cpp:41]   --->   Operation 80 'select' 'select_ln41_1' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i3 %select_ln41_1" [src/conv3.cpp:56]   --->   Operation 81 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln56_66 = add i10 %add_ln56_65, i10 %zext_ln56_2" [src/conv3.cpp:56]   --->   Operation 82 'add' 'add_ln56_66' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i10 %add_ln56_66" [src/conv3.cpp:56]   --->   Operation 83 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56, i7 0" [src/conv3.cpp:56]   --->   Operation 84 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_66, i1 0" [src/conv3.cpp:56]   --->   Operation 85 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i11 %p_shl2" [src/conv3.cpp:56]   --->   Operation 86 'zext' 'zext_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.85ns)   --->   "%add_ln56_67 = add i16 %p_shl1, i16 %zext_ln56_3" [src/conv3.cpp:56]   --->   Operation 87 'add' 'add_ln56_67' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %select_ln41" [src/conv3.cpp:43]   --->   Operation 88 'zext' 'zext_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i8 %select_ln41" [src/conv3.cpp:43]   --->   Operation 89 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %trunc_ln43" [src/conv3.cpp:41]   --->   Operation 90 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i10 %tmp_6" [src/conv3.cpp:41]   --->   Operation 91 'zext' 'tmp_64_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_64_cast" [src/conv3.cpp:41]   --->   Operation 92 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366 = getelementptr i16 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_64_cast" [src/conv3.cpp:41]   --->   Operation 93 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln41, i32 7" [src/conv3.cpp:43]   --->   Operation 94 'bitselect' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.76ns)   --->   "%add_ln54 = add i8 %select_ln41, i8 1" [src/conv3.cpp:54]   --->   Operation 95 'add' 'add_ln54' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.77ns)   --->   "%add_ln56_60 = add i7 %trunc_ln43, i7 1" [src/conv3.cpp:56]   --->   Operation 96 'add' 'add_ln56_60' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %add_ln56_60" [src/conv3.cpp:41]   --->   Operation 97 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i10 %tmp_8" [src/conv3.cpp:41]   --->   Operation 98 'zext' 'tmp_66_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_66_cast" [src/conv3.cpp:41]   --->   Operation 99 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370 = getelementptr i16 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_66_cast" [src/conv3.cpp:41]   --->   Operation 100 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54, i32 7" [src/conv3.cpp:56]   --->   Operation 101 'bitselect' 'tmp_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.76ns)   --->   "%icmp_ln56_1 = icmp_ult  i8 %add_ln54, i8 130" [src/conv3.cpp:56]   --->   Operation 102 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln56_81 = add i8 %select_ln41, i8 127" [src/conv3.cpp:56]   --->   Operation 103 'add' 'add_ln56_81' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.39ns)   --->   "%select_ln56 = select i1 %icmp_ln56_1, i8 %add_ln54, i8 %add_ln56_81" [src/conv3.cpp:56]   --->   Operation 104 'select' 'select_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln56_18 = zext i8 %select_ln56" [src/conv3.cpp:56]   --->   Operation 105 'zext' 'zext_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.85ns)   --->   "%add_ln56_82 = add i16 %add_ln56_67, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 106 'add' 'add_ln56_82' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln56_19 = zext i16 %add_ln56_82" [src/conv3.cpp:56]   --->   Operation 107 'zext' 'zext_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_19" [src/conv3.cpp:56]   --->   Operation 108 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_19" [src/conv3.cpp:56]   --->   Operation 109 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.76ns)   --->   "%icmp_ln56 = icmp_ugt  i8 %add_ln54, i8 129" [src/conv3.cpp:56]   --->   Operation 110 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371" [src/conv3.cpp:56]   --->   Operation 111 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_2 : Operation 112 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376" [src/conv3.cpp:56]   --->   Operation 112 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_2 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln54_1 = add i9 %zext_ln43, i9 2" [src/conv3.cpp:54]   --->   Operation 113 'add' 'add_ln54_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.77ns)   --->   "%icmp_ln56_2 = icmp_ult  i9 %add_ln54_1, i9 130" [src/conv3.cpp:56]   --->   Operation 114 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln56 = xor i8 %select_ln41, i8 128" [src/conv3.cpp:56]   --->   Operation 115 'xor' 'xor_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%sext_ln56_35 = sext i8 %xor_ln56" [src/conv3.cpp:56]   --->   Operation 116 'sext' 'sext_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %icmp_ln56_2, i9 %add_ln54_1, i9 %sext_ln56_35" [src/conv3.cpp:56]   --->   Operation 117 'select' 'select_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln56_24 = zext i9 %select_ln56_1" [src/conv3.cpp:56]   --->   Operation 118 'zext' 'zext_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.85ns)   --->   "%add_ln56_87 = add i16 %add_ln56_67, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 119 'add' 'add_ln56_87' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln56_25 = zext i16 %add_ln56_87" [src/conv3.cpp:56]   --->   Operation 120 'zext' 'zext_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_25" [src/conv3.cpp:56]   --->   Operation 121 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_25" [src/conv3.cpp:56]   --->   Operation 122 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln56_30 = zext i9 %add_ln54_1" [src/conv3.cpp:56]   --->   Operation 123 'zext' 'zext_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.14ns)   --->   "%mul_ln56_75 = mul i19 %zext_ln56_30, i19 1009" [src/conv3.cpp:56]   --->   Operation 124 'mul' 'mul_ln56_75' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_75, i32 17" [src/conv3.cpp:56]   --->   Operation 125 'bitselect' 'tmp_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385" [src/conv3.cpp:56]   --->   Operation 126 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_2 : Operation 127 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390" [src/conv3.cpp:56]   --->   Operation 127 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_2 : Operation 128 [1/1] (0.76ns)   --->   "%add_ln56_64 = add i8 %select_ln41, i8 3" [src/conv3.cpp:56]   --->   Operation 128 'add' 'add_ln56_64' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 129 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_2 : Operation 130 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 130 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_2 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln54_3 = add i9 %zext_ln43, i9 5" [src/conv3.cpp:54]   --->   Operation 131 'add' 'add_ln54_3' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [13/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 132 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 133 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_2 : Operation 134 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 134 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.071, void %V32.i.i25.i.i85.case.172" [src/conv3.cpp:59]   --->   Operation 135 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.78ns)   --->   "%add_ln41 = add i10 %indvar_flatten33_load, i10 1" [src/conv3.cpp:41]   --->   Operation 136 'add' 'add_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.40ns)   --->   "%select_ln41_6 = select i1 %icmp_ln41, i10 1, i10 %add_ln41" [src/conv3.cpp:41]   --->   Operation 137 'select' 'select_ln41_6' <Predicate = (!icmp_ln39)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln43 = store i14 %add_ln39_25, i14 %indvar_flatten89" [src/conv3.cpp:43]   --->   Operation 138 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln43 = store i6 %select_ln39_1, i6 %i" [src/conv3.cpp:43]   --->   Operation 139 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln43 = store i10 %select_ln41_6, i10 %indvar_flatten33" [src/conv3.cpp:43]   --->   Operation 140 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln43 = store i3 %select_ln41_1, i3 %r" [src/conv3.cpp:43]   --->   Operation 141 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln43 = store i8 %add_ln56_64, i8 %col" [src/conv3.cpp:43]   --->   Operation 142 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body84" [src/conv3.cpp:43]   --->   Operation 143 'br' 'br_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.02>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%select_ln39_2_cast1 = zext i11 %mul_ln39" [src/conv3.cpp:39]   --->   Operation 144 'zext' 'select_ln39_2_cast1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i16 %weight_buffer_0, i64 0, i64 %select_ln39_2_cast1" [src/conv3.cpp:39]   --->   Operation 145 'getelementptr' 'weight_buffer_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:39]   --->   Operation 146 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_3 : Operation 147 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:39]   --->   Operation 147 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %weight_buffer_0_load_1" [src/conv3.cpp:39]   --->   Operation 148 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 149 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:39]   --->   Operation 149 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_3 : Operation 150 [1/1] (0.78ns)   --->   "%add_ln39_3 = add i10 %empty_213, i10 3" [src/conv3.cpp:39]   --->   Operation 150 'add' 'add_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%add_ln39_3_cast = zext i10 %add_ln39_3" [src/conv3.cpp:39]   --->   Operation 151 'zext' 'add_ln39_3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_3 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_3_cast" [src/conv3.cpp:39]   --->   Operation 152 'getelementptr' 'weight_buffer_0_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:39]   --->   Operation 153 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_3 : Operation 154 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371" [src/conv3.cpp:56]   --->   Operation 154 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376" [src/conv3.cpp:56]   --->   Operation 155 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_3 : Operation 156 [1/1] (0.42ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 156 'mux' 'tmp_3' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i16 %tmp_3" [src/conv3.cpp:56]   --->   Operation 157 'sext' 'sext_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 158 [3/3] (0.99ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln56_1 = mul i31 %sext_ln56_1, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 158 'mul' 'mul_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.77ns)   --->   "%add_ln56_62 = add i7 %trunc_ln43, i7 2" [src/conv3.cpp:56]   --->   Operation 159 'add' 'add_ln56_62' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %add_ln56_62" [src/conv3.cpp:41]   --->   Operation 160 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_68_cast = zext i10 %tmp_14" [src/conv3.cpp:41]   --->   Operation 161 'zext' 'tmp_68_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_68_cast" [src/conv3.cpp:41]   --->   Operation 162 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384 = getelementptr i16 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_68_cast" [src/conv3.cpp:41]   --->   Operation 163 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 164 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385" [src/conv3.cpp:56]   --->   Operation 164 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_3 : Operation 165 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390" [src/conv3.cpp:56]   --->   Operation 165 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_3 : Operation 166 [1/1] (0.42ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396, i1 %tmp_16" [src/conv3.cpp:56]   --->   Operation 166 'mux' 'tmp_5' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln56_2 = sext i16 %tmp_5" [src/conv3.cpp:56]   --->   Operation 167 'sext' 'sext_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.76ns)   --->   "%add_ln56_63 = add i9 %zext_ln43, i9 3" [src/conv3.cpp:56]   --->   Operation 168 'add' 'add_ln56_63' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.77ns)   --->   "%icmp_ln56_3 = icmp_ult  i9 %add_ln56_63, i9 130" [src/conv3.cpp:56]   --->   Operation 169 'icmp' 'icmp_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.76ns)   --->   "%add_ln56_92 = add i9 %zext_ln43, i9 385" [src/conv3.cpp:56]   --->   Operation 170 'add' 'add_ln56_92' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.39ns)   --->   "%select_ln56_2 = select i1 %icmp_ln56_3, i9 %add_ln56_63, i9 %add_ln56_92" [src/conv3.cpp:56]   --->   Operation 171 'select' 'select_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln56_31 = zext i9 %select_ln56_2" [src/conv3.cpp:56]   --->   Operation 172 'zext' 'zext_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.85ns)   --->   "%add_ln56_93 = add i16 %add_ln56_67, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 173 'add' 'add_ln56_93' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln56_32 = zext i16 %add_ln56_93" [src/conv3.cpp:56]   --->   Operation 174 'zext' 'zext_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_32" [src/conv3.cpp:56]   --->   Operation 175 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_32" [src/conv3.cpp:56]   --->   Operation 176 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln56_37 = zext i9 %add_ln56_63" [src/conv3.cpp:56]   --->   Operation 177 'zext' 'zext_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (2.14ns)   --->   "%mul_ln56_76 = mul i19 %zext_ln56_37, i19 1009" [src/conv3.cpp:56]   --->   Operation 178 'mul' 'mul_ln56_76' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_76, i32 17" [src/conv3.cpp:56]   --->   Operation 179 'bitselect' 'tmp_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397" [src/conv3.cpp:56]   --->   Operation 180 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_3 : Operation 181 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402" [src/conv3.cpp:56]   --->   Operation 181 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_3 : Operation 182 [1/1] (0.76ns)   --->   "%add_ln54_2 = add i9 %zext_ln43, i9 4" [src/conv3.cpp:54]   --->   Operation 182 'add' 'add_ln54_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.77ns)   --->   "%icmp_ln56_4 = icmp_ult  i9 %add_ln54_2, i9 130" [src/conv3.cpp:56]   --->   Operation 183 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.76ns)   --->   "%add_ln56_98 = add i9 %zext_ln43, i9 386" [src/conv3.cpp:56]   --->   Operation 184 'add' 'add_ln56_98' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.39ns)   --->   "%select_ln56_3 = select i1 %icmp_ln56_4, i9 %add_ln54_2, i9 %add_ln56_98" [src/conv3.cpp:56]   --->   Operation 185 'select' 'select_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln56_38 = zext i9 %select_ln56_3" [src/conv3.cpp:56]   --->   Operation 186 'zext' 'zext_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.85ns)   --->   "%add_ln56_99 = add i16 %add_ln56_67, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 187 'add' 'add_ln56_99' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln56_39 = zext i16 %add_ln56_99" [src/conv3.cpp:56]   --->   Operation 188 'zext' 'zext_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_39" [src/conv3.cpp:56]   --->   Operation 189 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_39" [src/conv3.cpp:56]   --->   Operation 190 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln56_44 = zext i9 %add_ln54_2" [src/conv3.cpp:56]   --->   Operation 191 'zext' 'zext_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (2.14ns)   --->   "%mul_ln56_77 = mul i19 %zext_ln56_44, i19 1009" [src/conv3.cpp:56]   --->   Operation 192 'mul' 'mul_ln56_77' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_77, i32 17" [src/conv3.cpp:56]   --->   Operation 193 'bitselect' 'tmp_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409" [src/conv3.cpp:56]   --->   Operation 194 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_3 : Operation 195 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414" [src/conv3.cpp:56]   --->   Operation 195 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_3 : Operation 196 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 196 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 197 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 197 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 198 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422, i1 %tmp" [src/conv3.cpp:59]   --->   Operation 198 'mux' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_20)   --->   "%mul_ln56_26 = mul i31 %sext_ln56_2, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 199 'mul' 'mul_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [12/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 200 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 201 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 202 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 202 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 203 [1/1] (0.42ns)   --->   "%tmp_38 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314, i1 %tmp_12" [src/conv3.cpp:59]   --->   Operation 203 'mux' 'tmp_38' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln54_4 = add i9 %zext_ln43, i9 6" [src/conv3.cpp:54]   --->   Operation 204 'add' 'add_ln54_4' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [13/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 205 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 206 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 207 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 207 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.095, void %V32.i.i25.i.i85.1.case.196" [src/conv3.cpp:59]   --->   Operation 208 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.40>
ST_4 : Operation 209 [1/1] (0.67ns)   --->   "%indvars_iv_next606 = add i3 %r_2, i3 1"   --->   Operation 209 'add' 'indvars_iv_next606' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:39]   --->   Operation 210 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %weight_buffer_0_load" [src/conv3.cpp:39]   --->   Operation 211 'sext' 'sext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i16 %weight_buffer_0_load_2" [src/conv3.cpp:39]   --->   Operation 212 'sext' 'sext_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 213 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:39]   --->   Operation 213 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_4 : Operation 214 [1/1] (0.78ns)   --->   "%add_ln39_4 = add i10 %empty_213, i10 4" [src/conv3.cpp:39]   --->   Operation 214 'add' 'add_ln39_4' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%add_ln39_4_cast = zext i10 %add_ln39_4" [src/conv3.cpp:39]   --->   Operation 215 'zext' 'add_ln39_4_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_4 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_4_cast" [src/conv3.cpp:39]   --->   Operation 216 'getelementptr' 'weight_buffer_0_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 217 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:39]   --->   Operation 217 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_4 : Operation 218 [1/1] (0.78ns)   --->   "%add_ln39_6 = add i10 %empty_213, i10 6" [src/conv3.cpp:39]   --->   Operation 218 'add' 'add_ln39_6' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%add_ln39_6_cast = zext i10 %add_ln39_6" [src/conv3.cpp:39]   --->   Operation 219 'zext' 'add_ln39_6_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_6 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_6_cast" [src/conv3.cpp:39]   --->   Operation 220 'getelementptr' 'weight_buffer_0_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 221 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:39]   --->   Operation 221 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_68)   --->   "%select_ln39_2 = select i1 %icmp_ln41, i3 1, i3 %indvars_iv_next606" [src/conv3.cpp:39]   --->   Operation 222 'select' 'select_ln39_2' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.67ns)   --->   "%indvars_iv_next606_mid1 = add i3 %select_ln39, i3 2" [src/conv3.cpp:39]   --->   Operation 223 'add' 'indvars_iv_next606_mid1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_68)   --->   "%select_ln41_2 = select i1 %and_ln39, i3 %indvars_iv_next606_mid1, i3 %select_ln39_2" [src/conv3.cpp:41]   --->   Operation 224 'select' 'select_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_68)   --->   "%zext_ln56_4 = zext i3 %select_ln41_2" [src/conv3.cpp:56]   --->   Operation 225 'zext' 'zext_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_68 = add i10 %add_ln56_65, i10 %zext_ln56_4" [src/conv3.cpp:56]   --->   Operation 226 'add' 'add_ln56_68' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i10 %add_ln56_68" [src/conv3.cpp:56]   --->   Operation 227 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_1, i7 0" [src/conv3.cpp:56]   --->   Operation 228 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_68, i1 0" [src/conv3.cpp:56]   --->   Operation 229 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i11 %p_shl4" [src/conv3.cpp:56]   --->   Operation 230 'zext' 'zext_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.85ns)   --->   "%add_ln56_69 = add i16 %p_shl3, i16 %zext_ln56_5" [src/conv3.cpp:56]   --->   Operation 231 'add' 'add_ln56_69' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.76ns)   --->   "%icmp_ln43_2 = icmp_ult  i8 %select_ln41, i8 130" [src/conv3.cpp:43]   --->   Operation 232 'icmp' 'icmp_ln43_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln41, i8 126" [src/conv3.cpp:43]   --->   Operation 233 'add' 'add_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln43_2, i8 %select_ln41, i8 %add_ln43" [src/conv3.cpp:43]   --->   Operation 234 'select' 'select_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln56_12 = zext i8 %select_ln43" [src/conv3.cpp:56]   --->   Operation 235 'zext' 'zext_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.85ns)   --->   "%add_ln56_76 = add i16 %add_ln56_67, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 236 'add' 'add_ln56_76' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln56_13 = zext i16 %add_ln56_76" [src/conv3.cpp:56]   --->   Operation 237 'zext' 'zext_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_13" [src/conv3.cpp:56]   --->   Operation 238 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_13" [src/conv3.cpp:56]   --->   Operation 239 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.76ns)   --->   "%icmp_ln43_1 = icmp_ugt  i8 %select_ln41, i8 129" [src/conv3.cpp:43]   --->   Operation 240 'icmp' 'icmp_ln43_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355" [src/conv3.cpp:56]   --->   Operation 241 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_4 : Operation 242 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360" [src/conv3.cpp:56]   --->   Operation 242 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_4 : Operation 243 [1/1] (0.85ns)   --->   "%add_ln56_83 = add i16 %add_ln56_69, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 243 'add' 'add_ln56_83' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln56_20 = zext i16 %add_ln56_83" [src/conv3.cpp:56]   --->   Operation 244 'zext' 'zext_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_20" [src/conv3.cpp:56]   --->   Operation 245 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_20" [src/conv3.cpp:56]   --->   Operation 246 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 247 [2/3] (0.99ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln56_1 = mul i31 %sext_ln56_1, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 247 'mul' 'mul_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 248 [1/1] (0.76ns)   --->   "%add_ln56_61 = add i8 %select_ln41, i8 2" [src/conv3.cpp:56]   --->   Operation 248 'add' 'add_ln56_61' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln56_61, i32 7" [src/conv3.cpp:56]   --->   Operation 249 'bitselect' 'tmp_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 250 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_1)   --->   "%mul_ln56_2 = mul i31 %sext_ln56_2, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 250 'mul' 'mul_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397" [src/conv3.cpp:56]   --->   Operation 251 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_4 : Operation 252 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402" [src/conv3.cpp:56]   --->   Operation 252 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_4 : Operation 253 [1/1] (0.42ns)   --->   "%tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408, i1 %tmp_51" [src/conv3.cpp:56]   --->   Operation 253 'mux' 'tmp_7' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln56_3 = sext i16 %tmp_7" [src/conv3.cpp:56]   --->   Operation 254 'sext' 'sext_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 255 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409" [src/conv3.cpp:56]   --->   Operation 255 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_4 : Operation 256 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414" [src/conv3.cpp:56]   --->   Operation 256 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_4 : Operation 257 [1/1] (0.42ns)   --->   "%tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420, i1 %tmp_53" [src/conv3.cpp:56]   --->   Operation 257 'mux' 'tmp_9' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372" [src/conv3.cpp:56]   --->   Operation 258 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_4 : Operation 259 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377" [src/conv3.cpp:56]   --->   Operation 259 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_4 : Operation 260 [1/1] (2.38ns)   --->   "%mul_ln56_25 = mul i31 %sext_ln56_1, i31 %sext_ln39" [src/conv3.cpp:56]   --->   Operation 260 'mul' 'mul_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_25, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 261 'partselect' 'tmp_76' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 262 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_20)   --->   "%mul_ln56_26 = mul i31 %sext_ln56_2, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 262 'mul' 'mul_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 263 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_21)   --->   "%mul_ln56_27 = mul i31 %sext_ln56_3, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 263 'mul' 'mul_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [11/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 264 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln56_51 = zext i9 %add_ln54_3" [src/conv3.cpp:56]   --->   Operation 265 'zext' 'zext_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (2.14ns)   --->   "%mul_ln56_78 = mul i19 %zext_ln56_51, i19 1009" [src/conv3.cpp:56]   --->   Operation 266 'mul' 'mul_ln56_78' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_78, i32 17" [src/conv3.cpp:56]   --->   Operation 267 'bitselect' 'tmp_79' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 268 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_40)   --->   "%mul_ln56_51 = mul i31 %sext_ln56_3, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 268 'mul' 'mul_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 269 [12/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 269 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 270 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_4 : Operation 271 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 271 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_4 : Operation 272 [1/1] (0.42ns)   --->   "%tmp_44 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292, i1 %tmp_15" [src/conv3.cpp:59]   --->   Operation 272 'mux' 'tmp_44' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.68>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln39_3 = sext i16 %weight_buffer_0_load_3" [src/conv3.cpp:39]   --->   Operation 273 'sext' 'sext_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 274 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:39]   --->   Operation 274 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_5 : Operation 275 [1/1] (0.78ns)   --->   "%add_ln39_5 = add i10 %empty_213, i10 5" [src/conv3.cpp:39]   --->   Operation 275 'add' 'add_ln39_5' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%add_ln39_5_cast = zext i10 %add_ln39_5" [src/conv3.cpp:39]   --->   Operation 276 'zext' 'add_ln39_5_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_5 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_5_cast" [src/conv3.cpp:39]   --->   Operation 277 'getelementptr' 'weight_buffer_0_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 278 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:39]   --->   Operation 278 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_5 : Operation 279 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:39]   --->   Operation 279 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln39_6 = sext i16 %weight_buffer_0_load_6" [src/conv3.cpp:39]   --->   Operation 280 'sext' 'sext_ln39_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.78ns)   --->   "%add_ln39_7 = add i10 %empty_213, i10 7" [src/conv3.cpp:39]   --->   Operation 281 'add' 'add_ln39_7' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%add_ln39_7_cast = zext i10 %add_ln39_7" [src/conv3.cpp:39]   --->   Operation 282 'zext' 'add_ln39_7_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_7 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_7_cast" [src/conv3.cpp:39]   --->   Operation 283 'getelementptr' 'weight_buffer_0_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 284 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:39]   --->   Operation 284 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_5 : Operation 285 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355" [src/conv3.cpp:56]   --->   Operation 285 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_5 : Operation 286 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360" [src/conv3.cpp:56]   --->   Operation 286 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_5 : Operation 287 [1/1] (0.42ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 287 'mux' 'tmp_1' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i16 %tmp_1" [src/conv3.cpp:56]   --->   Operation 288 'sext' 'sext_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (2.38ns)   --->   "%mul_ln56 = mul i31 %sext_ln56, i31 %sext_ln39" [src/conv3.cpp:56]   --->   Operation 289 'mul' 'mul_ln56' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 290 'partselect' 'tmp_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_13, i15 0" [src/conv3.cpp:56]   --->   Operation 291 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln56_1 = mul i31 %sext_ln56_1, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 292 'mul' 'mul_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 293 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56 = add i31 %shl_ln2, i31 %mul_ln56_1" [src/conv3.cpp:56]   --->   Operation 293 'add' 'add_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 294 [1/1] (0.85ns)   --->   "%add_ln56_88 = add i16 %add_ln56_69, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 294 'add' 'add_ln56_88' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln56_26 = zext i16 %add_ln56_88" [src/conv3.cpp:56]   --->   Operation 295 'zext' 'zext_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_26" [src/conv3.cpp:56]   --->   Operation 296 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_26" [src/conv3.cpp:56]   --->   Operation 297 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 298 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_1)   --->   "%mul_ln56_2 = mul i31 %sext_ln56_2, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 298 'mul' 'mul_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 299 [1/1] (0.85ns)   --->   "%add_ln56_94 = add i16 %add_ln56_69, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 299 'add' 'add_ln56_94' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln56_33 = zext i16 %add_ln56_94" [src/conv3.cpp:56]   --->   Operation 300 'zext' 'zext_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_33" [src/conv3.cpp:56]   --->   Operation 301 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_33" [src/conv3.cpp:56]   --->   Operation 302 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 303 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_2)   --->   "%mul_ln56_3 = mul i31 %sext_ln56_3, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 303 'mul' 'mul_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln56_4 = sext i16 %tmp_9" [src/conv3.cpp:56]   --->   Operation 304 'sext' 'sext_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 305 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372" [src/conv3.cpp:56]   --->   Operation 305 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_5 : Operation 306 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377" [src/conv3.cpp:56]   --->   Operation 306 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_5 : Operation 307 [1/1] (0.42ns)   --->   "%tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 307 'mux' 'tmp_11' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln56_6 = sext i16 %tmp_11" [src/conv3.cpp:56]   --->   Operation 308 'sext' 'sext_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 309 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_4)   --->   "%mul_ln56_6 = mul i31 %sext_ln56_6, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 309 'mul' 'mul_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 310 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386" [src/conv3.cpp:56]   --->   Operation 310 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_5 : Operation 311 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391" [src/conv3.cpp:56]   --->   Operation 311 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_5 : Operation 312 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398" [src/conv3.cpp:56]   --->   Operation 312 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_5 : Operation 313 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403" [src/conv3.cpp:56]   --->   Operation 313 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln56_19 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_76, i15 0" [src/conv3.cpp:56]   --->   Operation 314 'bitconcatenate' 'shl_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 315 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_20)   --->   "%mul_ln56_26 = mul i31 %sext_ln56_2, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 315 'mul' 'mul_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 316 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_20 = add i31 %shl_ln56_19, i31 %mul_ln56_26" [src/conv3.cpp:56]   --->   Operation 316 'add' 'add_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 317 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_21)   --->   "%mul_ln56_27 = mul i31 %sext_ln56_3, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 317 'mul' 'mul_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 318 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_22)   --->   "%mul_ln56_28 = mul i31 %sext_ln56_4, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 318 'mul' 'mul_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 319 [10/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 319 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (2.38ns)   --->   "%mul_ln56_50 = mul i31 %sext_ln56_2, i31 %sext_ln39" [src/conv3.cpp:56]   --->   Operation 320 'mul' 'mul_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_50, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 321 'partselect' 'tmp_102' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 322 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_40)   --->   "%mul_ln56_51 = mul i31 %sext_ln56_3, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 322 'mul' 'mul_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 323 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_41)   --->   "%mul_ln56_52 = mul i31 %sext_ln56_4, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 323 'mul' 'mul_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 324 [11/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 324 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i16 %weight_buffer_0_load_4" [src/conv3.cpp:39]   --->   Operation 325 'sext' 'sext_ln39_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 326 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:39]   --->   Operation 326 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln39_5 = sext i16 %weight_buffer_0_load_5" [src/conv3.cpp:39]   --->   Operation 327 'sext' 'sext_ln39_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 328 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:39]   --->   Operation 328 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln39_7 = sext i16 %weight_buffer_0_load_7" [src/conv3.cpp:39]   --->   Operation 329 'sext' 'sext_ln39_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.78ns)   --->   "%add_ln39_8 = add i10 %empty_213, i10 8" [src/conv3.cpp:39]   --->   Operation 330 'add' 'add_ln39_8' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%add_ln39_8_cast = zext i10 %add_ln39_8" [src/conv3.cpp:39]   --->   Operation 331 'zext' 'add_ln39_8_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_8 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_8_cast" [src/conv3.cpp:39]   --->   Operation 332 'getelementptr' 'weight_buffer_0_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 333 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:39]   --->   Operation 333 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_6 : Operation 334 [1/1] (0.78ns)   --->   "%add_ln39_11 = add i10 %empty_213, i10 11" [src/conv3.cpp:39]   --->   Operation 334 'add' 'add_ln39_11' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%add_ln39_11_cast = zext i10 %add_ln39_11" [src/conv3.cpp:39]   --->   Operation 335 'zext' 'add_ln39_11_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_11 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_11_cast" [src/conv3.cpp:39]   --->   Operation 336 'getelementptr' 'weight_buffer_0_addr_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 337 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:39]   --->   Operation 337 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_6 : Operation 338 [1/1] (0.85ns)   --->   "%add_ln56_77 = add i16 %add_ln56_69, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 338 'add' 'add_ln56_77' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln56_14 = zext i16 %add_ln56_77" [src/conv3.cpp:56]   --->   Operation 339 'zext' 'zext_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_14" [src/conv3.cpp:56]   --->   Operation 340 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_14" [src/conv3.cpp:56]   --->   Operation 341 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 342 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56 = add i31 %shl_ln2, i31 %mul_ln56_1" [src/conv3.cpp:56]   --->   Operation 342 'add' 'add_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 343 'partselect' 'tmp_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_49, i15 0" [src/conv3.cpp:56]   --->   Operation 344 'bitconcatenate' 'shl_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 345 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_1)   --->   "%mul_ln56_2 = mul i31 %sext_ln56_2, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 345 'mul' 'mul_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 346 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_1 = add i31 %shl_ln56_1, i31 %mul_ln56_2" [src/conv3.cpp:56]   --->   Operation 346 'add' 'add_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 347 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_2)   --->   "%mul_ln56_3 = mul i31 %sext_ln56_3, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 347 'mul' 'mul_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 348 [1/1] (0.85ns)   --->   "%add_ln56_100 = add i16 %add_ln56_69, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 348 'add' 'add_ln56_100' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln56_40 = zext i16 %add_ln56_100" [src/conv3.cpp:56]   --->   Operation 349 'zext' 'zext_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_40" [src/conv3.cpp:56]   --->   Operation 350 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_40" [src/conv3.cpp:56]   --->   Operation 351 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 352 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_3)   --->   "%mul_ln56_4 = mul i31 %sext_ln56_4, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 352 'mul' 'mul_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 353 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356" [src/conv3.cpp:56]   --->   Operation 353 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_6 : Operation 354 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361" [src/conv3.cpp:56]   --->   Operation 354 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_6 : Operation 355 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_4)   --->   "%mul_ln56_6 = mul i31 %sext_ln56_6, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 355 'mul' 'mul_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 356 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386" [src/conv3.cpp:56]   --->   Operation 356 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_6 : Operation 357 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391" [src/conv3.cpp:56]   --->   Operation 357 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_6 : Operation 358 [1/1] (0.42ns)   --->   "%tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350, i1 %tmp_16" [src/conv3.cpp:56]   --->   Operation 358 'mux' 'tmp_17' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln56_7 = sext i16 %tmp_17" [src/conv3.cpp:56]   --->   Operation 359 'sext' 'sext_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 360 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_5)   --->   "%mul_ln56_7 = mul i31 %sext_ln56_7, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 360 'mul' 'mul_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 361 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398" [src/conv3.cpp:56]   --->   Operation 361 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_6 : Operation 362 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403" [src/conv3.cpp:56]   --->   Operation 362 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_6 : Operation 363 [1/1] (0.42ns)   --->   "%tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352, i1 %tmp_51" [src/conv3.cpp:56]   --->   Operation 363 'mux' 'tmp_18' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln56_8 = sext i16 %tmp_18" [src/conv3.cpp:56]   --->   Operation 364 'sext' 'sext_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 365 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410" [src/conv3.cpp:56]   --->   Operation 365 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_6 : Operation 366 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415" [src/conv3.cpp:56]   --->   Operation 366 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_6 : Operation 367 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_20 = add i31 %shl_ln56_19, i31 %mul_ln56_26" [src/conv3.cpp:56]   --->   Operation 367 'add' 'add_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_20, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 368 'partselect' 'tmp_77' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln56_20 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_77, i15 0" [src/conv3.cpp:56]   --->   Operation 369 'bitconcatenate' 'shl_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 370 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_21)   --->   "%mul_ln56_27 = mul i31 %sext_ln56_3, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 370 'mul' 'mul_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 371 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_21 = add i31 %shl_ln56_20, i31 %mul_ln56_27" [src/conv3.cpp:56]   --->   Operation 371 'add' 'add_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 372 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_22)   --->   "%mul_ln56_28 = mul i31 %sext_ln56_4, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 372 'mul' 'mul_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 373 [9/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 373 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (2.38ns)   --->   "%mul_ln56_30 = mul i31 %sext_ln56_6, i31 %sext_ln39_5" [src/conv3.cpp:56]   --->   Operation 374 'mul' 'mul_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_30, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 375 'partselect' 'tmp_82' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 376 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_24)   --->   "%mul_ln56_31 = mul i31 %sext_ln56_7, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 376 'mul' 'mul_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln56_39 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_102, i15 0" [src/conv3.cpp:56]   --->   Operation 377 'bitconcatenate' 'shl_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 378 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_40)   --->   "%mul_ln56_51 = mul i31 %sext_ln56_3, i31 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 378 'mul' 'mul_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 379 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_40 = add i31 %shl_ln56_39, i31 %mul_ln56_51" [src/conv3.cpp:56]   --->   Operation 379 'add' 'add_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 380 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_41)   --->   "%mul_ln56_52 = mul i31 %sext_ln56_4, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 380 'mul' 'mul_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 381 [10/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 381 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln56_58 = zext i9 %add_ln54_4" [src/conv3.cpp:56]   --->   Operation 382 'zext' 'zext_ln56_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (2.14ns)   --->   "%mul_ln56_79 = mul i19 %zext_ln56_58, i19 1009" [src/conv3.cpp:56]   --->   Operation 383 'mul' 'mul_ln56_79' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_79, i32 17" [src/conv3.cpp:56]   --->   Operation 384 'bitselect' 'tmp_106' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 385 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_44)   --->   "%mul_ln56_56 = mul i31 %sext_ln56_8, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 385 'mul' 'mul_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.68>
ST_7 : Operation 386 [1/1] (0.67ns)   --->   "%empty = add i3 %r_2, i3 2"   --->   Operation 386 'add' 'empty' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 387 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:39]   --->   Operation 387 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln39_8 = sext i16 %weight_buffer_0_load_8" [src/conv3.cpp:39]   --->   Operation 388 'sext' 'sext_ln39_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.78ns)   --->   "%add_ln39_9 = add i10 %empty_213, i10 9" [src/conv3.cpp:39]   --->   Operation 389 'add' 'add_ln39_9' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%add_ln39_9_cast = zext i10 %add_ln39_9" [src/conv3.cpp:39]   --->   Operation 390 'zext' 'add_ln39_9_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_9 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_9_cast" [src/conv3.cpp:39]   --->   Operation 391 'getelementptr' 'weight_buffer_0_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 392 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:39]   --->   Operation 392 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_7 : Operation 393 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:39]   --->   Operation 393 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_7 : Operation 394 [1/1] (0.78ns)   --->   "%add_ln39_12 = add i10 %empty_213, i10 12" [src/conv3.cpp:39]   --->   Operation 394 'add' 'add_ln39_12' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%add_ln39_12_cast = zext i10 %add_ln39_12" [src/conv3.cpp:39]   --->   Operation 395 'zext' 'add_ln39_12_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_12 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_12_cast" [src/conv3.cpp:39]   --->   Operation 396 'getelementptr' 'weight_buffer_0_addr_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 397 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:39]   --->   Operation 397 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_7 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_70)   --->   "%select_ln39_3 = select i1 %icmp_ln41, i3 2, i3 %empty" [src/conv3.cpp:39]   --->   Operation 398 'select' 'select_ln39_3' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 399 [1/1] (0.67ns)   --->   "%p_mid1 = add i3 %select_ln39, i3 3" [src/conv3.cpp:39]   --->   Operation 399 'add' 'p_mid1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_70)   --->   "%select_ln41_3 = select i1 %and_ln39, i3 %p_mid1, i3 %select_ln39_3" [src/conv3.cpp:41]   --->   Operation 400 'select' 'select_ln41_3' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_70)   --->   "%zext_ln56_6 = zext i3 %select_ln41_3" [src/conv3.cpp:56]   --->   Operation 401 'zext' 'zext_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_70 = add i10 %add_ln56_65, i10 %zext_ln56_6" [src/conv3.cpp:56]   --->   Operation 402 'add' 'add_ln56_70' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i10 %add_ln56_70" [src/conv3.cpp:56]   --->   Operation 403 'trunc' 'trunc_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_2, i7 0" [src/conv3.cpp:56]   --->   Operation 404 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_70, i1 0" [src/conv3.cpp:56]   --->   Operation 405 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln56_7 = zext i11 %p_shl6" [src/conv3.cpp:56]   --->   Operation 406 'zext' 'zext_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.85ns)   --->   "%add_ln56_71 = add i16 %p_shl5, i16 %zext_ln56_7" [src/conv3.cpp:56]   --->   Operation 407 'add' 'add_ln56_71' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.85ns)   --->   "%add_ln56_84 = add i16 %add_ln56_71, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 408 'add' 'add_ln56_84' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln56_21 = zext i16 %add_ln56_84" [src/conv3.cpp:56]   --->   Operation 409 'zext' 'zext_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_21" [src/conv3.cpp:56]   --->   Operation 410 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_21" [src/conv3.cpp:56]   --->   Operation 411 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.85ns)   --->   "%add_ln56_89 = add i16 %add_ln56_71, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 412 'add' 'add_ln56_89' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln56_27 = zext i16 %add_ln56_89" [src/conv3.cpp:56]   --->   Operation 413 'zext' 'zext_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_27" [src/conv3.cpp:56]   --->   Operation 414 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_27" [src/conv3.cpp:56]   --->   Operation 415 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 416 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_1 = add i31 %shl_ln56_1, i31 %mul_ln56_2" [src/conv3.cpp:56]   --->   Operation 416 'add' 'add_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_1, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 417 'partselect' 'tmp_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln56_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_52, i15 0" [src/conv3.cpp:56]   --->   Operation 418 'bitconcatenate' 'shl_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 419 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_2)   --->   "%mul_ln56_3 = mul i31 %sext_ln56_3, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 419 'mul' 'mul_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 420 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_2 = add i31 %shl_ln56_2, i31 %mul_ln56_3" [src/conv3.cpp:56]   --->   Operation 420 'add' 'add_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 421 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_3)   --->   "%mul_ln56_4 = mul i31 %sext_ln56_4, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 421 'mul' 'mul_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 422 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356" [src/conv3.cpp:56]   --->   Operation 422 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_7 : Operation 423 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361" [src/conv3.cpp:56]   --->   Operation 423 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_7 : Operation 424 [1/1] (0.42ns)   --->   "%tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 424 'mux' 'tmp_10' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln56_5 = sext i16 %tmp_10" [src/conv3.cpp:56]   --->   Operation 425 'sext' 'sext_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (2.38ns)   --->   "%mul_ln56_5 = mul i31 %sext_ln56_5, i31 %sext_ln39_5" [src/conv3.cpp:56]   --->   Operation 426 'mul' 'mul_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_5, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 427 'partselect' 'tmp_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln56_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_56, i15 0" [src/conv3.cpp:56]   --->   Operation 428 'bitconcatenate' 'shl_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 429 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_4)   --->   "%mul_ln56_6 = mul i31 %sext_ln56_6, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 429 'mul' 'mul_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 430 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_4 = add i31 %shl_ln56_4, i31 %mul_ln56_6" [src/conv3.cpp:56]   --->   Operation 430 'add' 'add_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 431 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_5)   --->   "%mul_ln56_7 = mul i31 %sext_ln56_7, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 431 'mul' 'mul_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 432 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_6)   --->   "%mul_ln56_8 = mul i31 %sext_ln56_8, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 432 'mul' 'mul_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 433 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410" [src/conv3.cpp:56]   --->   Operation 433 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_7 : Operation 434 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415" [src/conv3.cpp:56]   --->   Operation 434 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_7 : Operation 435 [1/1] (0.42ns)   --->   "%tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354, i1 %tmp_53" [src/conv3.cpp:56]   --->   Operation 435 'mux' 'tmp_19' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln56_9 = sext i16 %tmp_19" [src/conv3.cpp:56]   --->   Operation 436 'sext' 'sext_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 437 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373" [src/conv3.cpp:56]   --->   Operation 437 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_7 : Operation 438 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378" [src/conv3.cpp:56]   --->   Operation 438 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_7 : Operation 439 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387" [src/conv3.cpp:56]   --->   Operation 439 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_7 : Operation 440 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392" [src/conv3.cpp:56]   --->   Operation 440 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_7 : Operation 441 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_21 = add i31 %shl_ln56_20, i31 %mul_ln56_27" [src/conv3.cpp:56]   --->   Operation 441 'add' 'add_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_21, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 442 'partselect' 'tmp_78' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln56_21 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_78, i15 0" [src/conv3.cpp:56]   --->   Operation 443 'bitconcatenate' 'shl_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 444 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_22)   --->   "%mul_ln56_28 = mul i31 %sext_ln56_4, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 444 'mul' 'mul_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 445 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_22 = add i31 %shl_ln56_21, i31 %mul_ln56_28" [src/conv3.cpp:56]   --->   Operation 445 'add' 'add_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 446 [8/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 446 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_24)   --->   "%mul_ln56_31 = mul i31 %sext_ln56_7, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 447 'mul' 'mul_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 448 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_25)   --->   "%mul_ln56_32 = mul i31 %sext_ln56_8, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 448 'mul' 'mul_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 449 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_40 = add i31 %shl_ln56_39, i31 %mul_ln56_51" [src/conv3.cpp:56]   --->   Operation 449 'add' 'add_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_40, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 450 'partselect' 'tmp_103' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln56_40 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_103, i15 0" [src/conv3.cpp:56]   --->   Operation 451 'bitconcatenate' 'shl_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 452 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_41)   --->   "%mul_ln56_52 = mul i31 %sext_ln56_4, i31 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 452 'mul' 'mul_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 453 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_41 = add i31 %shl_ln56_40, i31 %mul_ln56_52" [src/conv3.cpp:56]   --->   Operation 453 'add' 'add_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 454 [9/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 454 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 455 [1/1] (2.38ns)   --->   "%mul_ln56_55 = mul i31 %sext_ln56_7, i31 %sext_ln39_5" [src/conv3.cpp:56]   --->   Operation 455 'mul' 'mul_ln56_55' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_55, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 456 'partselect' 'tmp_108' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 457 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_44)   --->   "%mul_ln56_56 = mul i31 %sext_ln56_8, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 457 'mul' 'mul_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 458 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_45)   --->   "%mul_ln56_57 = mul i31 %sext_ln56_9, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 458 'mul' 'mul_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 459 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:39]   --->   Operation 459 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln39_9 = sext i16 %weight_buffer_0_load_9" [src/conv3.cpp:39]   --->   Operation 460 'sext' 'sext_ln39_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (0.78ns)   --->   "%add_ln39_10 = add i10 %empty_213, i10 10" [src/conv3.cpp:39]   --->   Operation 461 'add' 'add_ln39_10' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "%add_ln39_10_cast = zext i10 %add_ln39_10" [src/conv3.cpp:39]   --->   Operation 462 'zext' 'add_ln39_10_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 463 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_10 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_10_cast" [src/conv3.cpp:39]   --->   Operation 463 'getelementptr' 'weight_buffer_0_addr_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 464 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:39]   --->   Operation 464 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_8 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln39_11 = sext i16 %weight_buffer_0_load_11" [src/conv3.cpp:39]   --->   Operation 465 'sext' 'sext_ln39_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 466 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:39]   --->   Operation 466 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_8 : Operation 467 [1/1] (0.78ns)   --->   "%add_ln39_13 = add i10 %empty_213, i10 13" [src/conv3.cpp:39]   --->   Operation 467 'add' 'add_ln39_13' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%add_ln39_13_cast = zext i10 %add_ln39_13" [src/conv3.cpp:39]   --->   Operation 468 'zext' 'add_ln39_13_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_13 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_13_cast" [src/conv3.cpp:39]   --->   Operation 469 'getelementptr' 'weight_buffer_0_addr_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 470 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:39]   --->   Operation 470 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_8 : Operation 471 [1/1] (0.85ns)   --->   "%add_ln56_95 = add i16 %add_ln56_71, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 471 'add' 'add_ln56_95' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln56_34 = zext i16 %add_ln56_95" [src/conv3.cpp:56]   --->   Operation 472 'zext' 'zext_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 473 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_34" [src/conv3.cpp:56]   --->   Operation 473 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 474 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_34" [src/conv3.cpp:56]   --->   Operation 474 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 475 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_2 = add i31 %shl_ln56_2, i31 %mul_ln56_3" [src/conv3.cpp:56]   --->   Operation 475 'add' 'add_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 476 [1/1] (0.85ns)   --->   "%add_ln56_101 = add i16 %add_ln56_71, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 476 'add' 'add_ln56_101' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln56_41 = zext i16 %add_ln56_101" [src/conv3.cpp:56]   --->   Operation 477 'zext' 'zext_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_41" [src/conv3.cpp:56]   --->   Operation 478 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_41" [src/conv3.cpp:56]   --->   Operation 479 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_2, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 480 'partselect' 'tmp_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%shl_ln56_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_54, i15 0" [src/conv3.cpp:56]   --->   Operation 481 'bitconcatenate' 'shl_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 482 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_3)   --->   "%mul_ln56_4 = mul i31 %sext_ln56_4, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 482 'mul' 'mul_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 483 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_3 = add i31 %shl_ln56_3, i31 %mul_ln56_4" [src/conv3.cpp:56]   --->   Operation 483 'add' 'add_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 484 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_4 = add i31 %shl_ln56_4, i31 %mul_ln56_6" [src/conv3.cpp:56]   --->   Operation 484 'add' 'add_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_4, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 485 'partselect' 'tmp_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln56_5 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_57, i15 0" [src/conv3.cpp:56]   --->   Operation 486 'bitconcatenate' 'shl_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 487 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_5)   --->   "%mul_ln56_7 = mul i31 %sext_ln56_7, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 487 'mul' 'mul_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 488 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_5 = add i31 %shl_ln56_5, i31 %mul_ln56_7" [src/conv3.cpp:56]   --->   Operation 488 'add' 'add_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 489 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_6)   --->   "%mul_ln56_8 = mul i31 %sext_ln56_8, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 489 'mul' 'mul_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 490 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_7)   --->   "%mul_ln56_9 = mul i31 %sext_ln56_9, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 490 'mul' 'mul_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 491 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373" [src/conv3.cpp:56]   --->   Operation 491 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_8 : Operation 492 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378" [src/conv3.cpp:56]   --->   Operation 492 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_8 : Operation 493 [1/1] (0.42ns)   --->   "%tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 493 'mux' 'tmp_22' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln56_11 = sext i16 %tmp_22" [src/conv3.cpp:56]   --->   Operation 494 'sext' 'sext_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 495 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_8)   --->   "%mul_ln56_11 = mul i31 %sext_ln56_11, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 495 'mul' 'mul_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 496 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387" [src/conv3.cpp:56]   --->   Operation 496 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_8 : Operation 497 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392" [src/conv3.cpp:56]   --->   Operation 497 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_8 : Operation 498 [1/1] (0.42ns)   --->   "%tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340, i1 %tmp_16" [src/conv3.cpp:56]   --->   Operation 498 'mux' 'tmp_23' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln56_12 = sext i16 %tmp_23" [src/conv3.cpp:56]   --->   Operation 499 'sext' 'sext_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 500 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399" [src/conv3.cpp:56]   --->   Operation 500 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_8 : Operation 501 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404" [src/conv3.cpp:56]   --->   Operation 501 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_8 : Operation 502 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411" [src/conv3.cpp:56]   --->   Operation 502 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_8 : Operation 503 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416" [src/conv3.cpp:56]   --->   Operation 503 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_8 : Operation 504 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_22 = add i31 %shl_ln56_21, i31 %mul_ln56_28" [src/conv3.cpp:56]   --->   Operation 504 'add' 'add_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 505 [7/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 505 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_22, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 506 'partselect' 'tmp_81' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln56_23 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_82, i15 0" [src/conv3.cpp:56]   --->   Operation 507 'bitconcatenate' 'shl_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 508 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_24)   --->   "%mul_ln56_31 = mul i31 %sext_ln56_7, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 508 'mul' 'mul_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 509 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_24 = add i31 %shl_ln56_23, i31 %mul_ln56_31" [src/conv3.cpp:56]   --->   Operation 509 'add' 'add_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 510 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_25)   --->   "%mul_ln56_32 = mul i31 %sext_ln56_8, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 510 'mul' 'mul_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 511 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_26)   --->   "%mul_ln56_33 = mul i31 %sext_ln56_9, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 511 'mul' 'mul_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 512 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_28)   --->   "%mul_ln56_36 = mul i31 %sext_ln56_12, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 512 'mul' 'mul_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 513 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_41 = add i31 %shl_ln56_40, i31 %mul_ln56_52" [src/conv3.cpp:56]   --->   Operation 513 'add' 'add_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_41, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 514 'partselect' 'tmp_104' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 515 [8/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 515 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "%shl_ln56_43 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_108, i15 0" [src/conv3.cpp:56]   --->   Operation 516 'bitconcatenate' 'shl_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 517 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_44)   --->   "%mul_ln56_56 = mul i31 %sext_ln56_8, i31 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 517 'mul' 'mul_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 518 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_44 = add i31 %shl_ln56_43, i31 %mul_ln56_56" [src/conv3.cpp:56]   --->   Operation 518 'add' 'add_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 519 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_45)   --->   "%mul_ln56_57 = mul i31 %sext_ln56_9, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 519 'mul' 'mul_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.40>
ST_9 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i3 %r_2" [src/conv3.cpp:41]   --->   Operation 520 'zext' 'zext_ln41' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.00>
ST_9 : Operation 521 [1/1] (0.67ns)   --->   "%empty_211 = add i3 %r_2, i3 3"   --->   Operation 521 'add' 'empty_211' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 522 [1/1] (0.79ns)   --->   "%empty_212 = add i4 %zext_ln41, i4 4" [src/conv3.cpp:41]   --->   Operation 522 'add' 'empty_212' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 523 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:39]   --->   Operation 523 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_9 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln39_10 = sext i16 %weight_buffer_0_load_10" [src/conv3.cpp:39]   --->   Operation 524 'sext' 'sext_ln39_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln39_12 = sext i16 %weight_buffer_0_load_12" [src/conv3.cpp:39]   --->   Operation 525 'sext' 'sext_ln39_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 526 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:39]   --->   Operation 526 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_9 : Operation 527 [1/1] (0.78ns)   --->   "%add_ln39_14 = add i10 %empty_213, i10 14" [src/conv3.cpp:39]   --->   Operation 527 'add' 'add_ln39_14' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 528 [1/1] (0.00ns)   --->   "%add_ln39_14_cast = zext i10 %add_ln39_14" [src/conv3.cpp:39]   --->   Operation 528 'zext' 'add_ln39_14_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 529 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_14 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_14_cast" [src/conv3.cpp:39]   --->   Operation 529 'getelementptr' 'weight_buffer_0_addr_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 530 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:39]   --->   Operation 530 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_9 : Operation 531 [1/1] (0.78ns)   --->   "%add_ln39_16 = add i10 %empty_213, i10 16" [src/conv3.cpp:39]   --->   Operation 531 'add' 'add_ln39_16' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 532 [1/1] (0.00ns)   --->   "%add_ln39_16_cast = zext i10 %add_ln39_16" [src/conv3.cpp:39]   --->   Operation 532 'zext' 'add_ln39_16_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 533 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_16 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_16_cast" [src/conv3.cpp:39]   --->   Operation 533 'getelementptr' 'weight_buffer_0_addr_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 534 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:39]   --->   Operation 534 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_9 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_72)   --->   "%select_ln39_4 = select i1 %icmp_ln41, i3 3, i3 %empty_211" [src/conv3.cpp:39]   --->   Operation 535 'select' 'select_ln39_4' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_74)   --->   "%select_ln39_5 = select i1 %icmp_ln41, i4 4, i4 %empty_212" [src/conv3.cpp:39]   --->   Operation 536 'select' 'select_ln39_5' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i3 %indvars_iv_next606_dup" [src/conv3.cpp:41]   --->   Operation 537 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.00>
ST_9 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_72)   --->   "%p_mid129 = xor i3 %select_ln39, i3 4" [src/conv3.cpp:39]   --->   Operation 538 'xor' 'p_mid129' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_72)   --->   "%select_ln41_4 = select i1 %and_ln39, i3 %p_mid129, i3 %select_ln39_4" [src/conv3.cpp:41]   --->   Operation 539 'select' 'select_ln41_4' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_72)   --->   "%zext_ln56_8 = zext i3 %select_ln41_4" [src/conv3.cpp:56]   --->   Operation 540 'zext' 'zext_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 541 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_72 = add i10 %add_ln56_65, i10 %zext_ln56_8" [src/conv3.cpp:56]   --->   Operation 541 'add' 'add_ln56_72' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = trunc i10 %add_ln56_72" [src/conv3.cpp:56]   --->   Operation 542 'trunc' 'trunc_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_3, i7 0" [src/conv3.cpp:56]   --->   Operation 543 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_72, i1 0" [src/conv3.cpp:56]   --->   Operation 544 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln56_9 = zext i11 %p_shl8" [src/conv3.cpp:56]   --->   Operation 545 'zext' 'zext_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 546 [1/1] (0.85ns)   --->   "%add_ln56_73 = add i16 %p_shl7, i16 %zext_ln56_9" [src/conv3.cpp:56]   --->   Operation 546 'add' 'add_ln56_73' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 547 [1/1] (0.79ns)   --->   "%p_mid131 = add i4 %zext_ln41_1, i4 4" [src/conv3.cpp:41]   --->   Operation 547 'add' 'p_mid131' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_74)   --->   "%select_ln41_5 = select i1 %and_ln39, i4 %p_mid131, i4 %select_ln39_5" [src/conv3.cpp:41]   --->   Operation 548 'select' 'select_ln41_5' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_74)   --->   "%zext_ln56_10 = zext i4 %select_ln41_5" [src/conv3.cpp:56]   --->   Operation 549 'zext' 'zext_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 550 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_74 = add i10 %add_ln56_65, i10 %zext_ln56_10" [src/conv3.cpp:56]   --->   Operation 550 'add' 'add_ln56_74' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln56_4 = trunc i10 %add_ln56_74" [src/conv3.cpp:56]   --->   Operation 551 'trunc' 'trunc_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_4, i7 0" [src/conv3.cpp:56]   --->   Operation 552 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_74, i1 0" [src/conv3.cpp:56]   --->   Operation 553 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln56_11 = zext i11 %p_shl" [src/conv3.cpp:56]   --->   Operation 554 'zext' 'zext_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 555 [1/1] (0.85ns)   --->   "%add_ln56_75 = add i16 %p_shl9, i16 %zext_ln56_11" [src/conv3.cpp:56]   --->   Operation 555 'add' 'add_ln56_75' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 556 [1/1] (0.85ns)   --->   "%add_ln56_78 = add i16 %add_ln56_71, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 556 'add' 'add_ln56_78' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln56_15 = zext i16 %add_ln56_78" [src/conv3.cpp:56]   --->   Operation 557 'zext' 'zext_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_15" [src/conv3.cpp:56]   --->   Operation 558 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_15" [src/conv3.cpp:56]   --->   Operation 559 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (0.85ns)   --->   "%add_ln56_85 = add i16 %add_ln56_73, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 560 'add' 'add_ln56_85' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln56_22 = zext i16 %add_ln56_85" [src/conv3.cpp:56]   --->   Operation 561 'zext' 'zext_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 562 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_22" [src/conv3.cpp:56]   --->   Operation 562 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 563 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_22" [src/conv3.cpp:56]   --->   Operation 563 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 564 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_3 = add i31 %shl_ln56_3, i31 %mul_ln56_4" [src/conv3.cpp:56]   --->   Operation 564 'add' 'add_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_3, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 565 'partselect' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %tmp_s" [src/conv3.cpp:59]   --->   Operation 566 'sext' 'sext_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i16 %tmp_2" [src/conv3.cpp:59]   --->   Operation 567 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 568 [1/1] (0.85ns)   --->   "%sub_ln59 = sub i17 0, i17 %sext_ln59" [src/conv3.cpp:59]   --->   Operation 568 'sub' 'sub_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 569 [1/1] (0.86ns)   --->   "%icmp_ln59 = icmp_eq  i17 %sext_ln59_1, i17 %sub_ln59" [src/conv3.cpp:59]   --->   Operation 569 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %if.end.i.i, void %if.then.i.i" [src/conv3.cpp:59]   --->   Operation 570 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.0140, void %V32.i.i25.i.i85.case.1141" [src/conv3.cpp:59]   --->   Operation 571 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59)> <Delay = 0.00>
ST_9 : Operation 572 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 572 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit139" [src/conv3.cpp:59]   --->   Operation 573 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59 & !tmp)> <Delay = 0.00>
ST_9 : Operation 574 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 574 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_9 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit139" [src/conv3.cpp:59]   --->   Operation 575 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59 & tmp)> <Delay = 0.00>
ST_9 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i" [src/conv3.cpp:59]   --->   Operation 576 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59)> <Delay = 0.00>
ST_9 : Operation 577 [1/1] (0.85ns)   --->   "%add_ln59 = add i16 %tmp_2, i16 %tmp_s" [src/conv3.cpp:59]   --->   Operation 577 'add' 'add_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.0, void %V32.i.i25.i.i85.case.1" [src/conv3.cpp:59]   --->   Operation 578 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 579 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_5 = add i31 %shl_ln56_5, i31 %mul_ln56_7" [src/conv3.cpp:56]   --->   Operation 579 'add' 'add_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_5, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 580 'partselect' 'tmp_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln56_6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_58, i15 0" [src/conv3.cpp:56]   --->   Operation 581 'bitconcatenate' 'shl_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 582 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_6)   --->   "%mul_ln56_8 = mul i31 %sext_ln56_8, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 582 'mul' 'mul_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 583 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_6 = add i31 %shl_ln56_6, i31 %mul_ln56_8" [src/conv3.cpp:56]   --->   Operation 583 'add' 'add_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 584 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_7)   --->   "%mul_ln56_9 = mul i31 %sext_ln56_9, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 584 'mul' 'mul_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 585 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357" [src/conv3.cpp:56]   --->   Operation 585 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_9 : Operation 586 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362" [src/conv3.cpp:56]   --->   Operation 586 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_9 : Operation 587 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_8)   --->   "%mul_ln56_11 = mul i31 %sext_ln56_11, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 587 'mul' 'mul_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 588 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_9)   --->   "%mul_ln56_12 = mul i31 %sext_ln56_12, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 588 'mul' 'mul_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 589 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399" [src/conv3.cpp:56]   --->   Operation 589 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_9 : Operation 590 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404" [src/conv3.cpp:56]   --->   Operation 590 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_9 : Operation 591 [1/1] (0.42ns)   --->   "%tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342, i1 %tmp_51" [src/conv3.cpp:56]   --->   Operation 591 'mux' 'tmp_24' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln56_13 = sext i16 %tmp_24" [src/conv3.cpp:56]   --->   Operation 592 'sext' 'sext_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 593 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411" [src/conv3.cpp:56]   --->   Operation 593 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_9 : Operation 594 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416" [src/conv3.cpp:56]   --->   Operation 594 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_9 : Operation 595 [1/1] (0.42ns)   --->   "%tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344, i1 %tmp_53" [src/conv3.cpp:56]   --->   Operation 595 'mux' 'tmp_25' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 596 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374" [src/conv3.cpp:56]   --->   Operation 596 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_9 : Operation 597 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379" [src/conv3.cpp:56]   --->   Operation 597 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_9 : Operation 598 [6/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 598 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 599 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_24 = add i31 %shl_ln56_23, i31 %mul_ln56_31" [src/conv3.cpp:56]   --->   Operation 599 'add' 'add_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_24, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 600 'partselect' 'tmp_83' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 601 [1/1] (0.00ns)   --->   "%shl_ln56_24 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_83, i15 0" [src/conv3.cpp:56]   --->   Operation 601 'bitconcatenate' 'shl_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_25)   --->   "%mul_ln56_32 = mul i31 %sext_ln56_8, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 602 'mul' 'mul_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 603 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_25 = add i31 %shl_ln56_24, i31 %mul_ln56_32" [src/conv3.cpp:56]   --->   Operation 603 'add' 'add_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 604 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_26)   --->   "%mul_ln56_33 = mul i31 %sext_ln56_9, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 604 'mul' 'mul_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 605 [1/1] (2.38ns)   --->   "%mul_ln56_35 = mul i31 %sext_ln56_11, i31 %sext_ln39_10" [src/conv3.cpp:56]   --->   Operation 605 'mul' 'mul_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_35, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 606 'partselect' 'tmp_87' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 607 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_28)   --->   "%mul_ln56_36 = mul i31 %sext_ln56_12, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 607 'mul' 'mul_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 608 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_29)   --->   "%mul_ln56_37 = mul i31 %sext_ln56_13, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 608 'mul' 'mul_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 609 [7/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 609 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 610 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_44 = add i31 %shl_ln56_43, i31 %mul_ln56_56" [src/conv3.cpp:56]   --->   Operation 610 'add' 'add_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_44, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 611 'partselect' 'tmp_109' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln56_44 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_109, i15 0" [src/conv3.cpp:56]   --->   Operation 612 'bitconcatenate' 'shl_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 613 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_45)   --->   "%mul_ln56_57 = mul i31 %sext_ln56_9, i31 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 613 'mul' 'mul_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 614 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_45 = add i31 %shl_ln56_44, i31 %mul_ln56_57" [src/conv3.cpp:56]   --->   Operation 614 'add' 'add_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 615 [1/1] (2.38ns)   --->   "%mul_ln56_60 = mul i31 %sext_ln56_12, i31 %sext_ln39_10" [src/conv3.cpp:56]   --->   Operation 615 'mul' 'mul_ln56_60' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_60, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 616 'partselect' 'tmp_112' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 617 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_48)   --->   "%mul_ln56_61 = mul i31 %sext_ln56_13, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 617 'mul' 'mul_ln56_61' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.68>
ST_10 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln39_13 = sext i16 %weight_buffer_0_load_13" [src/conv3.cpp:39]   --->   Operation 618 'sext' 'sext_ln39_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 619 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:39]   --->   Operation 619 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_10 : Operation 620 [1/1] (0.78ns)   --->   "%add_ln39_15 = add i10 %empty_213, i10 15" [src/conv3.cpp:39]   --->   Operation 620 'add' 'add_ln39_15' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 621 [1/1] (0.00ns)   --->   "%add_ln39_15_cast = zext i10 %add_ln39_15" [src/conv3.cpp:39]   --->   Operation 621 'zext' 'add_ln39_15_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_15 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_15_cast" [src/conv3.cpp:39]   --->   Operation 622 'getelementptr' 'weight_buffer_0_addr_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 623 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:39]   --->   Operation 623 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_10 : Operation 624 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:39]   --->   Operation 624 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_10 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln39_16 = sext i16 %weight_buffer_0_load_16" [src/conv3.cpp:39]   --->   Operation 625 'sext' 'sext_ln39_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 626 [1/1] (0.78ns)   --->   "%add_ln39_17 = add i10 %empty_213, i10 17" [src/conv3.cpp:39]   --->   Operation 626 'add' 'add_ln39_17' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 627 [1/1] (0.00ns)   --->   "%add_ln39_17_cast = zext i10 %add_ln39_17" [src/conv3.cpp:39]   --->   Operation 627 'zext' 'add_ln39_17_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_17 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_17_cast" [src/conv3.cpp:39]   --->   Operation 628 'getelementptr' 'weight_buffer_0_addr_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 629 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:39]   --->   Operation 629 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_10 : Operation 630 [1/1] (0.85ns)   --->   "%add_ln56_90 = add i16 %add_ln56_73, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 630 'add' 'add_ln56_90' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln56_28 = zext i16 %add_ln56_90" [src/conv3.cpp:56]   --->   Operation 631 'zext' 'zext_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 632 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_28" [src/conv3.cpp:56]   --->   Operation 632 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 633 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_28" [src/conv3.cpp:56]   --->   Operation 633 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 634 [1/1] (0.85ns)   --->   "%add_ln56_96 = add i16 %add_ln56_73, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 634 'add' 'add_ln56_96' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln56_35 = zext i16 %add_ln56_96" [src/conv3.cpp:56]   --->   Operation 635 'zext' 'zext_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 636 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_35" [src/conv3.cpp:56]   --->   Operation 636 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 637 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_35" [src/conv3.cpp:56]   --->   Operation 637 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 638 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 638 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_10 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit" [src/conv3.cpp:59]   --->   Operation 639 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 0.00>
ST_10 : Operation 640 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 640 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_10 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit" [src/conv3.cpp:59]   --->   Operation 641 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 0.00>
ST_10 : Operation 642 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_6 = add i31 %shl_ln56_6, i31 %mul_ln56_8" [src/conv3.cpp:56]   --->   Operation 642 'add' 'add_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_6, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 643 'partselect' 'tmp_59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln56_7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_59, i15 0" [src/conv3.cpp:56]   --->   Operation 644 'bitconcatenate' 'shl_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 645 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_7)   --->   "%mul_ln56_9 = mul i31 %sext_ln56_9, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 645 'mul' 'mul_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 646 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_7 = add i31 %shl_ln56_7, i31 %mul_ln56_9" [src/conv3.cpp:56]   --->   Operation 646 'add' 'add_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 647 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357" [src/conv3.cpp:56]   --->   Operation 647 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_10 : Operation 648 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362" [src/conv3.cpp:56]   --->   Operation 648 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_10 : Operation 649 [1/1] (0.42ns)   --->   "%tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 649 'mux' 'tmp_21' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln56_10 = sext i16 %tmp_21" [src/conv3.cpp:56]   --->   Operation 650 'sext' 'sext_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 651 [1/1] (2.38ns)   --->   "%mul_ln56_10 = mul i31 %sext_ln56_10, i31 %sext_ln39_10" [src/conv3.cpp:56]   --->   Operation 651 'mul' 'mul_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_10, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 652 'partselect' 'tmp_61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln56_8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_61, i15 0" [src/conv3.cpp:56]   --->   Operation 653 'bitconcatenate' 'shl_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 654 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_8)   --->   "%mul_ln56_11 = mul i31 %sext_ln56_11, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 654 'mul' 'mul_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 655 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_8 = add i31 %shl_ln56_8, i31 %mul_ln56_11" [src/conv3.cpp:56]   --->   Operation 655 'add' 'add_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 656 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_9)   --->   "%mul_ln56_12 = mul i31 %sext_ln56_12, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 656 'mul' 'mul_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 657 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_10)   --->   "%mul_ln56_13 = mul i31 %sext_ln56_13, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 657 'mul' 'mul_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln56_14 = sext i16 %tmp_25" [src/conv3.cpp:56]   --->   Operation 658 'sext' 'sext_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 659 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374" [src/conv3.cpp:56]   --->   Operation 659 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_10 : Operation 660 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379" [src/conv3.cpp:56]   --->   Operation 660 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_10 : Operation 661 [1/1] (0.42ns)   --->   "%tmp_28 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 661 'mux' 'tmp_28' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln56_16 = sext i16 %tmp_28" [src/conv3.cpp:56]   --->   Operation 662 'sext' 'sext_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 663 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_12)   --->   "%mul_ln56_16 = mul i31 %sext_ln56_16, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 663 'mul' 'mul_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 664 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388" [src/conv3.cpp:56]   --->   Operation 664 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_10 : Operation 665 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393" [src/conv3.cpp:56]   --->   Operation 665 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_10 : Operation 666 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400" [src/conv3.cpp:56]   --->   Operation 666 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_10 : Operation 667 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405" [src/conv3.cpp:56]   --->   Operation 667 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_10 : Operation 668 [5/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 668 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 669 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_25 = add i31 %shl_ln56_24, i31 %mul_ln56_32" [src/conv3.cpp:56]   --->   Operation 669 'add' 'add_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_25, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 670 'partselect' 'tmp_84' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln56_25 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_84, i15 0" [src/conv3.cpp:56]   --->   Operation 671 'bitconcatenate' 'shl_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 672 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_26)   --->   "%mul_ln56_33 = mul i31 %sext_ln56_9, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 672 'mul' 'mul_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 673 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_26 = add i31 %shl_ln56_25, i31 %mul_ln56_33" [src/conv3.cpp:56]   --->   Operation 673 'add' 'add_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 674 [1/1] (0.00ns)   --->   "%shl_ln56_27 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_87, i15 0" [src/conv3.cpp:56]   --->   Operation 674 'bitconcatenate' 'shl_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 675 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_28)   --->   "%mul_ln56_36 = mul i31 %sext_ln56_12, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 675 'mul' 'mul_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 676 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_28 = add i31 %shl_ln56_27, i31 %mul_ln56_36" [src/conv3.cpp:56]   --->   Operation 676 'add' 'add_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 677 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_29)   --->   "%mul_ln56_37 = mul i31 %sext_ln56_13, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 677 'mul' 'mul_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 678 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_30)   --->   "%mul_ln56_38 = mul i31 %sext_ln56_14, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 678 'mul' 'mul_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 679 [6/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 679 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 680 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_45 = add i31 %shl_ln56_44, i31 %mul_ln56_57" [src/conv3.cpp:56]   --->   Operation 680 'add' 'add_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_45, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 681 'partselect' 'tmp_110' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 682 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_48)   --->   "%mul_ln56_61 = mul i31 %sext_ln56_13, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 682 'mul' 'mul_ln56_61' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 683 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_49)   --->   "%mul_ln56_62 = mul i31 %sext_ln56_14, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 683 'mul' 'mul_ln56_62' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.04>
ST_11 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln39_14 = sext i16 %weight_buffer_0_load_14" [src/conv3.cpp:39]   --->   Operation 684 'sext' 'sext_ln39_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 685 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:39]   --->   Operation 685 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_11 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln39_15 = sext i16 %weight_buffer_0_load_15" [src/conv3.cpp:39]   --->   Operation 686 'sext' 'sext_ln39_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 687 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:39]   --->   Operation 687 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_11 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln39_17 = sext i16 %weight_buffer_0_load_17" [src/conv3.cpp:39]   --->   Operation 688 'sext' 'sext_ln39_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 689 [1/1] (0.78ns)   --->   "%add_ln39_18 = add i10 %empty_213, i10 18" [src/conv3.cpp:39]   --->   Operation 689 'add' 'add_ln39_18' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 690 [1/1] (0.00ns)   --->   "%add_ln39_18_cast = zext i10 %add_ln39_18" [src/conv3.cpp:39]   --->   Operation 690 'zext' 'add_ln39_18_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_18 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_18_cast" [src/conv3.cpp:39]   --->   Operation 691 'getelementptr' 'weight_buffer_0_addr_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 692 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:39]   --->   Operation 692 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_11 : Operation 693 [1/1] (0.78ns)   --->   "%add_ln39_21 = add i10 %empty_213, i10 21" [src/conv3.cpp:39]   --->   Operation 693 'add' 'add_ln39_21' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 694 [1/1] (0.00ns)   --->   "%add_ln39_21_cast = zext i10 %add_ln39_21" [src/conv3.cpp:39]   --->   Operation 694 'zext' 'add_ln39_21_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 695 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_21 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_21_cast" [src/conv3.cpp:39]   --->   Operation 695 'getelementptr' 'weight_buffer_0_addr_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 696 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:39]   --->   Operation 696 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_11 : Operation 697 [1/1] (0.85ns)   --->   "%add_ln56_79 = add i16 %add_ln56_73, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 697 'add' 'add_ln56_79' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln56_16 = zext i16 %add_ln56_79" [src/conv3.cpp:56]   --->   Operation 698 'zext' 'zext_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 699 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_16" [src/conv3.cpp:56]   --->   Operation 699 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 700 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_16" [src/conv3.cpp:56]   --->   Operation 700 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 701 [1/1] (0.85ns)   --->   "%add_ln56_102 = add i16 %add_ln56_73, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 701 'add' 'add_ln56_102' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln56_42 = zext i16 %add_ln56_102" [src/conv3.cpp:56]   --->   Operation 702 'zext' 'zext_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 703 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_42" [src/conv3.cpp:56]   --->   Operation 703 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 704 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_42" [src/conv3.cpp:56]   --->   Operation 704 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 705 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_7 = add i31 %shl_ln56_7, i31 %mul_ln56_9" [src/conv3.cpp:56]   --->   Operation 705 'add' 'add_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_7, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 706 'partselect' 'tmp_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i16 %add_ln59" [src/conv3.cpp:59]   --->   Operation 707 'sext' 'sext_ln59_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i16 %tmp_20" [src/conv3.cpp:59]   --->   Operation 708 'sext' 'sext_ln59_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 709 [1/1] (0.85ns)   --->   "%sub_ln59_1 = sub i17 0, i17 %sext_ln59_2" [src/conv3.cpp:59]   --->   Operation 709 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 710 [1/1] (0.86ns)   --->   "%icmp_ln59_1 = icmp_eq  i17 %sext_ln59_3, i17 %sub_ln59_1" [src/conv3.cpp:59]   --->   Operation 710 'icmp' 'icmp_ln59_1' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 711 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_1, void %if.end.i.i.186, void %if.then.i.i.184" [src/conv3.cpp:59]   --->   Operation 711 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 712 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.0137, void %V32.i.i25.i.i85.case.1138" [src/conv3.cpp:59]   --->   Operation 712 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_1)> <Delay = 0.00>
ST_11 : Operation 713 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 713 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_11 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit136" [src/conv3.cpp:59]   --->   Operation 714 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_1)> <Delay = 0.00>
ST_11 : Operation 715 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 715 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_11 : Operation 716 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit136" [src/conv3.cpp:59]   --->   Operation 716 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_1)> <Delay = 0.00>
ST_11 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.186" [src/conv3.cpp:59]   --->   Operation 717 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_1)> <Delay = 0.00>
ST_11 : Operation 718 [1/1] (0.85ns)   --->   "%add_ln59_1 = add i16 %tmp_20, i16 %add_ln59" [src/conv3.cpp:59]   --->   Operation 718 'add' 'add_ln59_1' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.028, void %V32.i.i25.i.i85.case.129" [src/conv3.cpp:59]   --->   Operation 719 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 720 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_8 = add i31 %shl_ln56_8, i31 %mul_ln56_11" [src/conv3.cpp:56]   --->   Operation 720 'add' 'add_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_8, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 721 'partselect' 'tmp_62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln56_9 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_62, i15 0" [src/conv3.cpp:56]   --->   Operation 722 'bitconcatenate' 'shl_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_9)   --->   "%mul_ln56_12 = mul i31 %sext_ln56_12, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 723 'mul' 'mul_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 724 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_9 = add i31 %shl_ln56_9, i31 %mul_ln56_12" [src/conv3.cpp:56]   --->   Operation 724 'add' 'add_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 725 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_10)   --->   "%mul_ln56_13 = mul i31 %sext_ln56_13, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 725 'mul' 'mul_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 726 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_11)   --->   "%mul_ln56_14 = mul i31 %sext_ln56_14, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 726 'mul' 'mul_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 727 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358" [src/conv3.cpp:56]   --->   Operation 727 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_11 : Operation 728 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363" [src/conv3.cpp:56]   --->   Operation 728 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_11 : Operation 729 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_12)   --->   "%mul_ln56_16 = mul i31 %sext_ln56_16, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 729 'mul' 'mul_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 730 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388" [src/conv3.cpp:56]   --->   Operation 730 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_11 : Operation 731 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393" [src/conv3.cpp:56]   --->   Operation 731 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_11 : Operation 732 [1/1] (0.42ns)   --->   "%tmp_29 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330, i1 %tmp_16" [src/conv3.cpp:56]   --->   Operation 732 'mux' 'tmp_29' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln56_17 = sext i16 %tmp_29" [src/conv3.cpp:56]   --->   Operation 733 'sext' 'sext_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 734 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_13)   --->   "%mul_ln56_17 = mul i31 %sext_ln56_17, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 734 'mul' 'mul_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 735 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400" [src/conv3.cpp:56]   --->   Operation 735 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_11 : Operation 736 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405" [src/conv3.cpp:56]   --->   Operation 736 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_11 : Operation 737 [1/1] (0.42ns)   --->   "%tmp_30 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332, i1 %tmp_51" [src/conv3.cpp:56]   --->   Operation 737 'mux' 'tmp_30' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln56_18 = sext i16 %tmp_30" [src/conv3.cpp:56]   --->   Operation 738 'sext' 'sext_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 739 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412" [src/conv3.cpp:56]   --->   Operation 739 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_11 : Operation 740 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417" [src/conv3.cpp:56]   --->   Operation 740 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_11 : Operation 741 [4/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 741 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 742 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_26 = add i31 %shl_ln56_25, i31 %mul_ln56_33" [src/conv3.cpp:56]   --->   Operation 742 'add' 'add_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_26, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 743 'partselect' 'tmp_86' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 744 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_28 = add i31 %shl_ln56_27, i31 %mul_ln56_36" [src/conv3.cpp:56]   --->   Operation 744 'add' 'add_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_28, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 745 'partselect' 'tmp_88' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln56_28 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_88, i15 0" [src/conv3.cpp:56]   --->   Operation 746 'bitconcatenate' 'shl_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 747 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_29)   --->   "%mul_ln56_37 = mul i31 %sext_ln56_13, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 747 'mul' 'mul_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 748 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_29 = add i31 %shl_ln56_28, i31 %mul_ln56_37" [src/conv3.cpp:56]   --->   Operation 748 'add' 'add_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 749 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_30)   --->   "%mul_ln56_38 = mul i31 %sext_ln56_14, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 749 'mul' 'mul_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 750 [1/1] (2.38ns)   --->   "%mul_ln56_40 = mul i31 %sext_ln56_16, i31 %sext_ln39_15" [src/conv3.cpp:56]   --->   Operation 750 'mul' 'mul_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_40, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 751 'partselect' 'tmp_92' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 752 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_32)   --->   "%mul_ln56_41 = mul i31 %sext_ln56_17, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 752 'mul' 'mul_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 753 [5/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 753 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 754 [1/1] (0.00ns)   --->   "%shl_ln56_47 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_112, i15 0" [src/conv3.cpp:56]   --->   Operation 754 'bitconcatenate' 'shl_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 755 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_48)   --->   "%mul_ln56_61 = mul i31 %sext_ln56_13, i31 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 755 'mul' 'mul_ln56_61' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 756 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_48 = add i31 %shl_ln56_47, i31 %mul_ln56_61" [src/conv3.cpp:56]   --->   Operation 756 'add' 'add_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 757 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_49)   --->   "%mul_ln56_62 = mul i31 %sext_ln56_14, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 757 'mul' 'mul_ln56_62' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 758 [1/1] (2.38ns)   --->   "%mul_ln56_65 = mul i31 %sext_ln56_17, i31 %sext_ln39_15" [src/conv3.cpp:56]   --->   Operation 758 'mul' 'mul_ln56_65' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_65, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 759 'partselect' 'tmp_116' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 760 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_52)   --->   "%mul_ln56_66 = mul i31 %sext_ln56_18, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 760 'mul' 'mul_ln56_66' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.68>
ST_12 : Operation 761 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:39]   --->   Operation 761 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_12 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln39_18 = sext i16 %weight_buffer_0_load_18" [src/conv3.cpp:39]   --->   Operation 762 'sext' 'sext_ln39_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 763 [1/1] (0.78ns)   --->   "%add_ln39_19 = add i10 %empty_213, i10 19" [src/conv3.cpp:39]   --->   Operation 763 'add' 'add_ln39_19' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 764 [1/1] (0.00ns)   --->   "%add_ln39_19_cast = zext i10 %add_ln39_19" [src/conv3.cpp:39]   --->   Operation 764 'zext' 'add_ln39_19_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 765 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_19 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_19_cast" [src/conv3.cpp:39]   --->   Operation 765 'getelementptr' 'weight_buffer_0_addr_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 766 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:39]   --->   Operation 766 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_12 : Operation 767 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:39]   --->   Operation 767 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_12 : Operation 768 [1/1] (0.78ns)   --->   "%add_ln39_22 = add i10 %empty_213, i10 22" [src/conv3.cpp:39]   --->   Operation 768 'add' 'add_ln39_22' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 769 [1/1] (0.00ns)   --->   "%add_ln39_22_cast = zext i10 %add_ln39_22" [src/conv3.cpp:39]   --->   Operation 769 'zext' 'add_ln39_22_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 770 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_22 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_22_cast" [src/conv3.cpp:39]   --->   Operation 770 'getelementptr' 'weight_buffer_0_addr_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 771 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:39]   --->   Operation 771 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_12 : Operation 772 [1/1] (0.85ns)   --->   "%add_ln56_86 = add i16 %add_ln56_75, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 772 'add' 'add_ln56_86' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln56_23 = zext i16 %add_ln56_86" [src/conv3.cpp:56]   --->   Operation 773 'zext' 'zext_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 774 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_23" [src/conv3.cpp:56]   --->   Operation 774 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 775 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_23" [src/conv3.cpp:56]   --->   Operation 775 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 776 [1/1] (0.85ns)   --->   "%add_ln56_91 = add i16 %add_ln56_75, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 776 'add' 'add_ln56_91' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln56_29 = zext i16 %add_ln56_91" [src/conv3.cpp:56]   --->   Operation 777 'zext' 'zext_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 778 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_29" [src/conv3.cpp:56]   --->   Operation 778 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 779 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_29" [src/conv3.cpp:56]   --->   Operation 779 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 780 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_1, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 780 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_12 : Operation 781 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit27" [src/conv3.cpp:59]   --->   Operation 781 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 0.00>
ST_12 : Operation 782 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_1, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 782 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_12 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit27" [src/conv3.cpp:59]   --->   Operation 783 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 0.00>
ST_12 : Operation 784 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_9 = add i31 %shl_ln56_9, i31 %mul_ln56_12" [src/conv3.cpp:56]   --->   Operation 784 'add' 'add_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_9, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 785 'partselect' 'tmp_63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 786 [1/1] (0.00ns)   --->   "%shl_ln56_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_63, i15 0" [src/conv3.cpp:56]   --->   Operation 786 'bitconcatenate' 'shl_ln56_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 787 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_10)   --->   "%mul_ln56_13 = mul i31 %sext_ln56_13, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 787 'mul' 'mul_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 788 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_10 = add i31 %shl_ln56_s, i31 %mul_ln56_13" [src/conv3.cpp:56]   --->   Operation 788 'add' 'add_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 789 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_11)   --->   "%mul_ln56_14 = mul i31 %sext_ln56_14, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 789 'mul' 'mul_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 790 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358" [src/conv3.cpp:56]   --->   Operation 790 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_12 : Operation 791 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363" [src/conv3.cpp:56]   --->   Operation 791 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_12 : Operation 792 [1/1] (0.42ns)   --->   "%tmp_27 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 792 'mux' 'tmp_27' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln56_15 = sext i16 %tmp_27" [src/conv3.cpp:56]   --->   Operation 793 'sext' 'sext_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 794 [1/1] (2.38ns)   --->   "%mul_ln56_15 = mul i31 %sext_ln56_15, i31 %sext_ln39_15" [src/conv3.cpp:56]   --->   Operation 794 'mul' 'mul_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_15, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 795 'partselect' 'tmp_66' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 796 [1/1] (0.00ns)   --->   "%shl_ln56_11 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_66, i15 0" [src/conv3.cpp:56]   --->   Operation 796 'bitconcatenate' 'shl_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 797 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_12)   --->   "%mul_ln56_16 = mul i31 %sext_ln56_16, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 797 'mul' 'mul_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 798 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_12 = add i31 %shl_ln56_11, i31 %mul_ln56_16" [src/conv3.cpp:56]   --->   Operation 798 'add' 'add_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 799 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_13)   --->   "%mul_ln56_17 = mul i31 %sext_ln56_17, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 799 'mul' 'mul_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 800 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_14)   --->   "%mul_ln56_18 = mul i31 %sext_ln56_18, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 800 'mul' 'mul_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 801 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412" [src/conv3.cpp:56]   --->   Operation 801 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_12 : Operation 802 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417" [src/conv3.cpp:56]   --->   Operation 802 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_12 : Operation 803 [1/1] (0.42ns)   --->   "%tmp_31 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334, i1 %tmp_53" [src/conv3.cpp:56]   --->   Operation 803 'mux' 'tmp_31' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln56_19 = sext i16 %tmp_31" [src/conv3.cpp:56]   --->   Operation 804 'sext' 'sext_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 805 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375" [src/conv3.cpp:56]   --->   Operation 805 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_12 : Operation 806 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380" [src/conv3.cpp:56]   --->   Operation 806 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_12 : Operation 807 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389" [src/conv3.cpp:56]   --->   Operation 807 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_12 : Operation 808 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394" [src/conv3.cpp:56]   --->   Operation 808 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_12 : Operation 809 [3/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 809 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 810 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_29 = add i31 %shl_ln56_28, i31 %mul_ln56_37" [src/conv3.cpp:56]   --->   Operation 810 'add' 'add_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_29, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 811 'partselect' 'tmp_89' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln56_29 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_89, i15 0" [src/conv3.cpp:56]   --->   Operation 812 'bitconcatenate' 'shl_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 813 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_30)   --->   "%mul_ln56_38 = mul i31 %sext_ln56_14, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 813 'mul' 'mul_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 814 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_30 = add i31 %shl_ln56_29, i31 %mul_ln56_38" [src/conv3.cpp:56]   --->   Operation 814 'add' 'add_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 815 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_32)   --->   "%mul_ln56_41 = mul i31 %sext_ln56_17, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 815 'mul' 'mul_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 816 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_33)   --->   "%mul_ln56_42 = mul i31 %sext_ln56_18, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 816 'mul' 'mul_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 817 [4/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 817 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 818 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_48 = add i31 %shl_ln56_47, i31 %mul_ln56_61" [src/conv3.cpp:56]   --->   Operation 818 'add' 'add_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_48, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 819 'partselect' 'tmp_113' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 820 [1/1] (0.00ns)   --->   "%shl_ln56_48 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_113, i15 0" [src/conv3.cpp:56]   --->   Operation 820 'bitconcatenate' 'shl_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 821 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_49)   --->   "%mul_ln56_62 = mul i31 %sext_ln56_14, i31 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 821 'mul' 'mul_ln56_62' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 822 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_49 = add i31 %shl_ln56_48, i31 %mul_ln56_62" [src/conv3.cpp:56]   --->   Operation 822 'add' 'add_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 823 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_52)   --->   "%mul_ln56_66 = mul i31 %sext_ln56_18, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 823 'mul' 'mul_ln56_66' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 824 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_53)   --->   "%mul_ln56_67 = mul i31 %sext_ln56_19, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 824 'mul' 'mul_ln56_67' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 825 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:39]   --->   Operation 825 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_13 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln39_19 = sext i16 %weight_buffer_0_load_19" [src/conv3.cpp:39]   --->   Operation 826 'sext' 'sext_ln39_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 827 [1/1] (0.78ns)   --->   "%add_ln39_20 = add i10 %empty_213, i10 20" [src/conv3.cpp:39]   --->   Operation 827 'add' 'add_ln39_20' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 828 [1/1] (0.00ns)   --->   "%add_ln39_20_cast = zext i10 %add_ln39_20" [src/conv3.cpp:39]   --->   Operation 828 'zext' 'add_ln39_20_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 829 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_20 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_20_cast" [src/conv3.cpp:39]   --->   Operation 829 'getelementptr' 'weight_buffer_0_addr_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 830 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:39]   --->   Operation 830 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_13 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln39_21 = sext i16 %weight_buffer_0_load_21" [src/conv3.cpp:39]   --->   Operation 831 'sext' 'sext_ln39_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 832 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:39]   --->   Operation 832 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_13 : Operation 833 [1/1] (0.78ns)   --->   "%add_ln39_23 = add i10 %empty_213, i10 23" [src/conv3.cpp:39]   --->   Operation 833 'add' 'add_ln39_23' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 834 [1/1] (0.00ns)   --->   "%add_ln39_23_cast = zext i10 %add_ln39_23" [src/conv3.cpp:39]   --->   Operation 834 'zext' 'add_ln39_23_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 835 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_23 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_23_cast" [src/conv3.cpp:39]   --->   Operation 835 'getelementptr' 'weight_buffer_0_addr_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 836 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:39]   --->   Operation 836 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_13 : Operation 837 [1/1] (0.85ns)   --->   "%add_ln56_97 = add i16 %add_ln56_75, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 837 'add' 'add_ln56_97' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln56_36 = zext i16 %add_ln56_97" [src/conv3.cpp:56]   --->   Operation 838 'zext' 'zext_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 839 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_36" [src/conv3.cpp:56]   --->   Operation 839 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 840 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_36" [src/conv3.cpp:56]   --->   Operation 840 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 841 [1/1] (0.85ns)   --->   "%add_ln56_103 = add i16 %add_ln56_75, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 841 'add' 'add_ln56_103' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln56_43 = zext i16 %add_ln56_103" [src/conv3.cpp:56]   --->   Operation 842 'zext' 'zext_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_43" [src/conv3.cpp:56]   --->   Operation 843 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 844 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_43" [src/conv3.cpp:56]   --->   Operation 844 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 845 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_10 = add i31 %shl_ln56_s, i31 %mul_ln56_13" [src/conv3.cpp:56]   --->   Operation 845 'add' 'add_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_10, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 846 'partselect' 'tmp_64' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln56_10 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_64, i15 0" [src/conv3.cpp:56]   --->   Operation 847 'bitconcatenate' 'shl_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 848 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_11)   --->   "%mul_ln56_14 = mul i31 %sext_ln56_14, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 848 'mul' 'mul_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 849 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_11 = add i31 %shl_ln56_10, i31 %mul_ln56_14" [src/conv3.cpp:56]   --->   Operation 849 'add' 'add_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 850 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_12 = add i31 %shl_ln56_11, i31 %mul_ln56_16" [src/conv3.cpp:56]   --->   Operation 850 'add' 'add_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_12, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 851 'partselect' 'tmp_67' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln56_12 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_67, i15 0" [src/conv3.cpp:56]   --->   Operation 852 'bitconcatenate' 'shl_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 853 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_13)   --->   "%mul_ln56_17 = mul i31 %sext_ln56_17, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 853 'mul' 'mul_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 854 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_13 = add i31 %shl_ln56_12, i31 %mul_ln56_17" [src/conv3.cpp:56]   --->   Operation 854 'add' 'add_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 855 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_14)   --->   "%mul_ln56_18 = mul i31 %sext_ln56_18, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 855 'mul' 'mul_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 856 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_15)   --->   "%mul_ln56_19 = mul i31 %sext_ln56_19, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 856 'mul' 'mul_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 857 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375" [src/conv3.cpp:56]   --->   Operation 857 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_13 : Operation 858 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380" [src/conv3.cpp:56]   --->   Operation 858 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_13 : Operation 859 [1/1] (0.42ns)   --->   "%tmp_33 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 859 'mux' 'tmp_33' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 860 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389" [src/conv3.cpp:56]   --->   Operation 860 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_13 : Operation 861 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394" [src/conv3.cpp:56]   --->   Operation 861 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_13 : Operation 862 [1/1] (0.42ns)   --->   "%tmp_34 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320, i1 %tmp_16" [src/conv3.cpp:56]   --->   Operation 862 'mux' 'tmp_34' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln56_22 = sext i16 %tmp_34" [src/conv3.cpp:56]   --->   Operation 863 'sext' 'sext_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 864 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401" [src/conv3.cpp:56]   --->   Operation 864 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_13 : Operation 865 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406" [src/conv3.cpp:56]   --->   Operation 865 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_13 : Operation 866 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413" [src/conv3.cpp:56]   --->   Operation 866 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_13 : Operation 867 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418" [src/conv3.cpp:56]   --->   Operation 867 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_13 : Operation 868 [2/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 868 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 869 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_30 = add i31 %shl_ln56_29, i31 %mul_ln56_38" [src/conv3.cpp:56]   --->   Operation 869 'add' 'add_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_30, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 870 'partselect' 'tmp_91' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns)   --->   "%shl_ln56_31 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_92, i15 0" [src/conv3.cpp:56]   --->   Operation 871 'bitconcatenate' 'shl_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 872 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_32)   --->   "%mul_ln56_41 = mul i31 %sext_ln56_17, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 872 'mul' 'mul_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 873 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_32 = add i31 %shl_ln56_31, i31 %mul_ln56_41" [src/conv3.cpp:56]   --->   Operation 873 'add' 'add_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 874 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_33)   --->   "%mul_ln56_42 = mul i31 %sext_ln56_18, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 874 'mul' 'mul_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 875 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_34)   --->   "%mul_ln56_43 = mul i31 %sext_ln56_19, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 875 'mul' 'mul_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 876 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_36)   --->   "%mul_ln56_46 = mul i31 %sext_ln56_22, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 876 'mul' 'mul_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 877 [3/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 877 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 878 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_49 = add i31 %shl_ln56_48, i31 %mul_ln56_62" [src/conv3.cpp:56]   --->   Operation 878 'add' 'add_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_49, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 879 'partselect' 'tmp_114' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln56_51 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_116, i15 0" [src/conv3.cpp:56]   --->   Operation 880 'bitconcatenate' 'shl_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 881 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_52)   --->   "%mul_ln56_66 = mul i31 %sext_ln56_18, i31 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 881 'mul' 'mul_ln56_66' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 882 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_52 = add i31 %shl_ln56_51, i31 %mul_ln56_66" [src/conv3.cpp:56]   --->   Operation 882 'add' 'add_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 883 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_53)   --->   "%mul_ln56_67 = mul i31 %sext_ln56_19, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 883 'mul' 'mul_ln56_67' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1451 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1451 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.62>
ST_14 : Operation 884 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:39]   --->   Operation 884 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_14 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln39_20 = sext i16 %weight_buffer_0_load_20" [src/conv3.cpp:39]   --->   Operation 885 'sext' 'sext_ln39_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln39_22 = sext i16 %weight_buffer_0_load_22" [src/conv3.cpp:39]   --->   Operation 886 'sext' 'sext_ln39_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 887 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:39]   --->   Operation 887 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_14 : Operation 888 [1/1] (0.78ns)   --->   "%add_ln39_24 = add i10 %empty_213, i10 24" [src/conv3.cpp:39]   --->   Operation 888 'add' 'add_ln39_24' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 889 [1/1] (0.00ns)   --->   "%add_ln39_24_cast = zext i10 %add_ln39_24" [src/conv3.cpp:39]   --->   Operation 889 'zext' 'add_ln39_24_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 890 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_24 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_24_cast" [src/conv3.cpp:39]   --->   Operation 890 'getelementptr' 'weight_buffer_0_addr_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 891 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:39]   --->   Operation 891 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_14 : Operation 892 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_11 = add i31 %shl_ln56_10, i31 %mul_ln56_14" [src/conv3.cpp:56]   --->   Operation 892 'add' 'add_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_11, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 893 'partselect' 'tmp_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln59_4 = sext i16 %add_ln59_1" [src/conv3.cpp:59]   --->   Operation 894 'sext' 'sext_ln59_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln59_5 = sext i16 %tmp_26" [src/conv3.cpp:59]   --->   Operation 895 'sext' 'sext_ln59_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 896 [1/1] (0.85ns)   --->   "%sub_ln59_2 = sub i17 0, i17 %sext_ln59_4" [src/conv3.cpp:59]   --->   Operation 896 'sub' 'sub_ln59_2' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 897 [1/1] (0.86ns)   --->   "%icmp_ln59_2 = icmp_eq  i17 %sext_ln59_5, i17 %sub_ln59_2" [src/conv3.cpp:59]   --->   Operation 897 'icmp' 'icmp_ln59_2' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 898 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_2, void %if.end.i.i.2167, void %if.then.i.i.2165" [src/conv3.cpp:59]   --->   Operation 898 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.0134, void %V32.i.i25.i.i85.case.1135" [src/conv3.cpp:59]   --->   Operation 899 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_2)> <Delay = 0.00>
ST_14 : Operation 900 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 900 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_14 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit133" [src/conv3.cpp:59]   --->   Operation 901 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_2)> <Delay = 0.00>
ST_14 : Operation 902 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 902 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_14 : Operation 903 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit133" [src/conv3.cpp:59]   --->   Operation 903 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_2)> <Delay = 0.00>
ST_14 : Operation 904 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2167" [src/conv3.cpp:59]   --->   Operation 904 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_2)> <Delay = 0.00>
ST_14 : Operation 905 [1/1] (0.85ns)   --->   "%add_ln59_2 = add i16 %tmp_26, i16 %add_ln59_1" [src/conv3.cpp:59]   --->   Operation 905 'add' 'add_ln59_2' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 906 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.041, void %V32.i.i25.i.i85.case.142" [src/conv3.cpp:59]   --->   Operation 906 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 907 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_13 = add i31 %shl_ln56_12, i31 %mul_ln56_17" [src/conv3.cpp:56]   --->   Operation 907 'add' 'add_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_13, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 908 'partselect' 'tmp_68' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 909 [1/1] (0.00ns)   --->   "%shl_ln56_13 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_68, i15 0" [src/conv3.cpp:56]   --->   Operation 909 'bitconcatenate' 'shl_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 910 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_14)   --->   "%mul_ln56_18 = mul i31 %sext_ln56_18, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 910 'mul' 'mul_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 911 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_14 = add i31 %shl_ln56_13, i31 %mul_ln56_18" [src/conv3.cpp:56]   --->   Operation 911 'add' 'add_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 912 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_15)   --->   "%mul_ln56_19 = mul i31 %sext_ln56_19, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 912 'mul' 'mul_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln56_21 = sext i16 %tmp_33" [src/conv3.cpp:56]   --->   Operation 913 'sext' 'sext_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 914 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401" [src/conv3.cpp:56]   --->   Operation 914 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_14 : Operation 915 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406" [src/conv3.cpp:56]   --->   Operation 915 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_14 : Operation 916 [1/1] (0.42ns)   --->   "%tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322, i1 %tmp_51" [src/conv3.cpp:56]   --->   Operation 916 'mux' 'tmp_35' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln56_23 = sext i16 %tmp_35" [src/conv3.cpp:56]   --->   Operation 917 'sext' 'sext_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 918 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413" [src/conv3.cpp:56]   --->   Operation 918 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_14 : Operation 919 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418" [src/conv3.cpp:56]   --->   Operation 919 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_14 : Operation 920 [1/1] (0.42ns)   --->   "%tmp_36 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324, i1 %tmp_53" [src/conv3.cpp:56]   --->   Operation 920 'mux' 'tmp_36' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 921 [1/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 921 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln56_45 = zext i9 %urem_ln56" [src/conv3.cpp:56]   --->   Operation 922 'zext' 'zext_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 923 [1/1] (0.85ns)   --->   "%add_ln56_104 = add i16 %add_ln56_69, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 923 'add' 'add_ln56_104' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln56_46 = zext i16 %add_ln56_104" [src/conv3.cpp:56]   --->   Operation 924 'zext' 'zext_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 925 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_46" [src/conv3.cpp:56]   --->   Operation 925 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 926 [1/1] (0.85ns)   --->   "%add_ln56_105 = add i16 %add_ln56_67, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 926 'add' 'add_ln56_105' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln56_47 = zext i16 %add_ln56_105" [src/conv3.cpp:56]   --->   Operation 927 'zext' 'zext_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 928 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_47" [src/conv3.cpp:56]   --->   Operation 928 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 929 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_46" [src/conv3.cpp:56]   --->   Operation 929 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 930 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_47" [src/conv3.cpp:56]   --->   Operation 930 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 931 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302" [src/conv3.cpp:56]   --->   Operation 931 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_14 : Operation 932 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307" [src/conv3.cpp:56]   --->   Operation 932 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_14 : Operation 933 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301" [src/conv3.cpp:56]   --->   Operation 933 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_14 : Operation 934 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306" [src/conv3.cpp:56]   --->   Operation 934 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_14 : Operation 935 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_32 = add i31 %shl_ln56_31, i31 %mul_ln56_41" [src/conv3.cpp:56]   --->   Operation 935 'add' 'add_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_32, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 936 'partselect' 'tmp_93' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 937 [1/1] (0.00ns)   --->   "%shl_ln56_32 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_93, i15 0" [src/conv3.cpp:56]   --->   Operation 937 'bitconcatenate' 'shl_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 938 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_33)   --->   "%mul_ln56_42 = mul i31 %sext_ln56_18, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 938 'mul' 'mul_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 939 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_33 = add i31 %shl_ln56_32, i31 %mul_ln56_42" [src/conv3.cpp:56]   --->   Operation 939 'add' 'add_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 940 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_34)   --->   "%mul_ln56_43 = mul i31 %sext_ln56_19, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 940 'mul' 'mul_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 941 [1/1] (2.38ns)   --->   "%mul_ln56_45 = mul i31 %sext_ln56_21, i31 %sext_ln39_20" [src/conv3.cpp:56]   --->   Operation 941 'mul' 'mul_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_45, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 942 'partselect' 'tmp_97' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 943 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_36)   --->   "%mul_ln56_46 = mul i31 %sext_ln56_22, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 943 'mul' 'mul_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 944 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_37)   --->   "%mul_ln56_47 = mul i31 %sext_ln56_23, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 944 'mul' 'mul_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 945 [2/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 945 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 946 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_52 = add i31 %shl_ln56_51, i31 %mul_ln56_66" [src/conv3.cpp:56]   --->   Operation 946 'add' 'add_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_52, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 947 'partselect' 'tmp_117' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 948 [1/1] (0.00ns)   --->   "%shl_ln56_52 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_117, i15 0" [src/conv3.cpp:56]   --->   Operation 948 'bitconcatenate' 'shl_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 949 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_53)   --->   "%mul_ln56_67 = mul i31 %sext_ln56_19, i31 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 949 'mul' 'mul_ln56_67' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 950 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_53 = add i31 %shl_ln56_52, i31 %mul_ln56_67" [src/conv3.cpp:56]   --->   Operation 950 'add' 'add_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 951 [1/1] (2.38ns)   --->   "%mul_ln56_70 = mul i31 %sext_ln56_22, i31 %sext_ln39_20" [src/conv3.cpp:56]   --->   Operation 951 'mul' 'mul_ln56_70' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_70, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 952 'partselect' 'tmp_120' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 953 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_56)   --->   "%mul_ln56_71 = mul i31 %sext_ln56_23, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 953 'mul' 'mul_ln56_71' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.62>
ST_15 : Operation 954 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:39]   --->   Operation 954 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_15 : Operation 955 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_2, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 955 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_15 : Operation 956 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit40" [src/conv3.cpp:59]   --->   Operation 956 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 0.00>
ST_15 : Operation 957 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_2, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 957 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_15 : Operation 958 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit40" [src/conv3.cpp:59]   --->   Operation 958 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 0.00>
ST_15 : Operation 959 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_14 = add i31 %shl_ln56_13, i31 %mul_ln56_18" [src/conv3.cpp:56]   --->   Operation 959 'add' 'add_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_14, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 960 'partselect' 'tmp_69' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln56_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_69, i15 0" [src/conv3.cpp:56]   --->   Operation 961 'bitconcatenate' 'shl_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 962 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_15)   --->   "%mul_ln56_19 = mul i31 %sext_ln56_19, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 962 'mul' 'mul_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 963 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_15 = add i31 %shl_ln56_14, i31 %mul_ln56_19" [src/conv3.cpp:56]   --->   Operation 963 'add' 'add_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 964 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302" [src/conv3.cpp:56]   --->   Operation 964 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_15 : Operation 965 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307" [src/conv3.cpp:56]   --->   Operation 965 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_15 : Operation 966 [1/1] (0.42ns)   --->   "%tmp_37 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312, i1 %tmp_79" [src/conv3.cpp:56]   --->   Operation 966 'mux' 'tmp_37' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln56_25 = sext i16 %tmp_37" [src/conv3.cpp:56]   --->   Operation 967 'sext' 'sext_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 968 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_23)   --->   "%mul_ln56_29 = mul i31 %sext_ln56_25, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 968 'mul' 'mul_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 969 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301" [src/conv3.cpp:56]   --->   Operation 969 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_15 : Operation 970 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306" [src/conv3.cpp:56]   --->   Operation 970 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_15 : Operation 971 [1/1] (0.42ns)   --->   "%tmp_39 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300, i1 %tmp_79" [src/conv3.cpp:56]   --->   Operation 971 'mux' 'tmp_39' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln56_26 = sext i16 %tmp_39" [src/conv3.cpp:56]   --->   Operation 972 'sext' 'sext_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 973 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_27)   --->   "%mul_ln56_34 = mul i31 %sext_ln56_26, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 973 'mul' 'mul_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 974 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_33 = add i31 %shl_ln56_32, i31 %mul_ln56_42" [src/conv3.cpp:56]   --->   Operation 974 'add' 'add_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_33, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 975 'partselect' 'tmp_94' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 976 [1/1] (0.00ns)   --->   "%shl_ln56_33 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_94, i15 0" [src/conv3.cpp:56]   --->   Operation 976 'bitconcatenate' 'shl_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 977 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_34)   --->   "%mul_ln56_43 = mul i31 %sext_ln56_19, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 977 'mul' 'mul_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 978 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_34 = add i31 %shl_ln56_33, i31 %mul_ln56_43" [src/conv3.cpp:56]   --->   Operation 978 'add' 'add_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 979 [1/1] (0.00ns)   --->   "%shl_ln56_35 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_97, i15 0" [src/conv3.cpp:56]   --->   Operation 979 'bitconcatenate' 'shl_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 980 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_36)   --->   "%mul_ln56_46 = mul i31 %sext_ln56_22, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 980 'mul' 'mul_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 981 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_36 = add i31 %shl_ln56_35, i31 %mul_ln56_46" [src/conv3.cpp:56]   --->   Operation 981 'add' 'add_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 982 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_37)   --->   "%mul_ln56_47 = mul i31 %sext_ln56_23, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 982 'mul' 'mul_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 983 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_42)   --->   "%mul_ln56_53 = mul i31 %sext_ln56_25, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 983 'mul' 'mul_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 984 [1/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 984 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln56_52 = zext i9 %urem_ln56_1" [src/conv3.cpp:56]   --->   Operation 985 'zext' 'zext_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 986 [1/1] (0.85ns)   --->   "%add_ln56_109 = add i16 %add_ln56_69, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 986 'add' 'add_ln56_109' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln56_53 = zext i16 %add_ln56_109" [src/conv3.cpp:56]   --->   Operation 987 'zext' 'zext_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 988 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_53" [src/conv3.cpp:56]   --->   Operation 988 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 989 [1/1] (0.85ns)   --->   "%add_ln56_110 = add i16 %add_ln56_67, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 989 'add' 'add_ln56_110' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln56_54 = zext i16 %add_ln56_110" [src/conv3.cpp:56]   --->   Operation 990 'zext' 'zext_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 991 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_54" [src/conv3.cpp:56]   --->   Operation 991 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 992 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_53" [src/conv3.cpp:56]   --->   Operation 992 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 993 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_54" [src/conv3.cpp:56]   --->   Operation 993 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 994 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280" [src/conv3.cpp:56]   --->   Operation 994 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_15 : Operation 995 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285" [src/conv3.cpp:56]   --->   Operation 995 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_15 : Operation 996 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_46)   --->   "%mul_ln56_58 = mul i31 %sext_ln56_26, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 996 'mul' 'mul_ln56_58' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 997 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279" [src/conv3.cpp:56]   --->   Operation 997 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_15 : Operation 998 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284" [src/conv3.cpp:56]   --->   Operation 998 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_15 : Operation 999 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_53 = add i31 %shl_ln56_52, i31 %mul_ln56_67" [src/conv3.cpp:56]   --->   Operation 999 'add' 'add_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_53, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1000 'partselect' 'tmp_118' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 1001 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_56)   --->   "%mul_ln56_71 = mul i31 %sext_ln56_23, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 1001 'mul' 'mul_ln56_71' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln39_23 = sext i16 %weight_buffer_0_load_23" [src/conv3.cpp:39]   --->   Operation 1002 'sext' 'sext_ln39_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1003 [1/1] (0.85ns)   --->   "%add_ln56_80 = add i16 %add_ln56_75, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 1003 'add' 'add_ln56_80' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1004 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_15 = add i31 %shl_ln56_14, i31 %mul_ln56_19" [src/conv3.cpp:56]   --->   Operation 1004 'add' 'add_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_15, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1005 'partselect' 'tmp_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln59_6 = sext i16 %add_ln59_2" [src/conv3.cpp:59]   --->   Operation 1006 'sext' 'sext_ln59_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln59_7 = sext i16 %tmp_50" [src/conv3.cpp:59]   --->   Operation 1007 'sext' 'sext_ln59_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1008 [1/1] (0.85ns)   --->   "%sub_ln59_3 = sub i17 0, i17 %sext_ln59_6" [src/conv3.cpp:59]   --->   Operation 1008 'sub' 'sub_ln59_3' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1009 [1/1] (0.86ns)   --->   "%icmp_ln59_3 = icmp_eq  i17 %sext_ln59_7, i17 %sub_ln59_3" [src/conv3.cpp:59]   --->   Operation 1009 'icmp' 'icmp_ln59_3' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_3, void %if.end.i.i.3, void %if.then.i.i.3" [src/conv3.cpp:59]   --->   Operation 1010 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1011 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.0131, void %V32.i.i25.i.i85.case.1132" [src/conv3.cpp:59]   --->   Operation 1011 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_3)> <Delay = 0.00>
ST_16 : Operation 1012 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 1012 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_16 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit130" [src/conv3.cpp:59]   --->   Operation 1013 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_3)> <Delay = 0.00>
ST_16 : Operation 1014 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 1014 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_16 : Operation 1015 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit130" [src/conv3.cpp:59]   --->   Operation 1015 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_3)> <Delay = 0.00>
ST_16 : Operation 1016 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.3" [src/conv3.cpp:59]   --->   Operation 1016 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_3)> <Delay = 0.00>
ST_16 : Operation 1017 [1/1] (0.85ns)   --->   "%add_ln59_3 = add i16 %tmp_50, i16 %add_ln59_2" [src/conv3.cpp:59]   --->   Operation 1017 'add' 'add_ln59_3' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1018 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.054, void %V32.i.i25.i.i85.case.155" [src/conv3.cpp:59]   --->   Operation 1018 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln56_24 = sext i16 %tmp_36" [src/conv3.cpp:56]   --->   Operation 1019 'sext' 'sext_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1020 [1/1] (0.85ns)   --->   "%add_ln56_106 = add i16 %add_ln56_71, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 1020 'add' 'add_ln56_106' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln56_48 = zext i16 %add_ln56_106" [src/conv3.cpp:56]   --->   Operation 1021 'zext' 'zext_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1022 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_48" [src/conv3.cpp:56]   --->   Operation 1022 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1023 [1/1] (0.85ns)   --->   "%add_ln56_107 = add i16 %add_ln56_73, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 1023 'add' 'add_ln56_107' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1024 [1/1] (0.85ns)   --->   "%add_ln56_108 = add i16 %add_ln56_75, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 1024 'add' 'add_ln56_108' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1025 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_48" [src/conv3.cpp:56]   --->   Operation 1025 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1026 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_23)   --->   "%mul_ln56_29 = mul i31 %sext_ln56_25, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 1026 'mul' 'mul_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1027 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_27)   --->   "%mul_ln56_34 = mul i31 %sext_ln56_26, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 1027 'mul' 'mul_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1028 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303" [src/conv3.cpp:56]   --->   Operation 1028 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_16 : Operation 1029 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308" [src/conv3.cpp:56]   --->   Operation 1029 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_16 : Operation 1030 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_34 = add i31 %shl_ln56_33, i31 %mul_ln56_43" [src/conv3.cpp:56]   --->   Operation 1030 'add' 'add_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_34, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1031 'partselect' 'tmp_96' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1032 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_36 = add i31 %shl_ln56_35, i31 %mul_ln56_46" [src/conv3.cpp:56]   --->   Operation 1032 'add' 'add_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_36, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1033 'partselect' 'tmp_98' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1034 [1/1] (0.00ns)   --->   "%shl_ln56_36 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_98, i15 0" [src/conv3.cpp:56]   --->   Operation 1034 'bitconcatenate' 'shl_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1035 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_37)   --->   "%mul_ln56_47 = mul i31 %sext_ln56_23, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 1035 'mul' 'mul_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1036 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_37 = add i31 %shl_ln56_36, i31 %mul_ln56_47" [src/conv3.cpp:56]   --->   Operation 1036 'add' 'add_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1037 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_38)   --->   "%mul_ln56_48 = mul i31 %sext_ln56_24, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1037 'mul' 'mul_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1038 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_42)   --->   "%mul_ln56_53 = mul i31 %sext_ln56_25, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 1038 'mul' 'mul_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1039 [1/1] (0.85ns)   --->   "%add_ln56_111 = add i16 %add_ln56_71, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 1039 'add' 'add_ln56_111' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln56_55 = zext i16 %add_ln56_111" [src/conv3.cpp:56]   --->   Operation 1040 'zext' 'zext_ln56_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1041 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_55" [src/conv3.cpp:56]   --->   Operation 1041 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1042 [1/1] (0.85ns)   --->   "%add_ln56_112 = add i16 %add_ln56_73, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 1042 'add' 'add_ln56_112' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1043 [1/1] (0.85ns)   --->   "%add_ln56_113 = add i16 %add_ln56_75, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 1043 'add' 'add_ln56_113' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1044 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_55" [src/conv3.cpp:56]   --->   Operation 1044 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1045 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280" [src/conv3.cpp:56]   --->   Operation 1045 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_16 : Operation 1046 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285" [src/conv3.cpp:56]   --->   Operation 1046 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_16 : Operation 1047 [1/1] (0.42ns)   --->   "%tmp_43 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290, i1 %tmp_106" [src/conv3.cpp:56]   --->   Operation 1047 'mux' 'tmp_43' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln56_30 = sext i16 %tmp_43" [src/conv3.cpp:56]   --->   Operation 1048 'sext' 'sext_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1049 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_43)   --->   "%mul_ln56_54 = mul i31 %sext_ln56_30, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 1049 'mul' 'mul_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1050 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_46)   --->   "%mul_ln56_58 = mul i31 %sext_ln56_26, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 1050 'mul' 'mul_ln56_58' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1051 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279" [src/conv3.cpp:56]   --->   Operation 1051 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_16 : Operation 1052 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284" [src/conv3.cpp:56]   --->   Operation 1052 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_16 : Operation 1053 [1/1] (0.42ns)   --->   "%tmp_45 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278, i1 %tmp_106" [src/conv3.cpp:56]   --->   Operation 1053 'mux' 'tmp_45' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln56_31 = sext i16 %tmp_45" [src/conv3.cpp:56]   --->   Operation 1054 'sext' 'sext_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1055 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_47)   --->   "%mul_ln56_59 = mul i31 %sext_ln56_31, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 1055 'mul' 'mul_ln56_59' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1056 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281" [src/conv3.cpp:56]   --->   Operation 1056 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_16 : Operation 1057 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286" [src/conv3.cpp:56]   --->   Operation 1057 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_16 : Operation 1058 [1/1] (0.00ns)   --->   "%shl_ln56_55 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_120, i15 0" [src/conv3.cpp:56]   --->   Operation 1058 'bitconcatenate' 'shl_ln56_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1059 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_56)   --->   "%mul_ln56_71 = mul i31 %sext_ln56_23, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 1059 'mul' 'mul_ln56_71' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1060 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_56 = add i31 %shl_ln56_55, i31 %mul_ln56_71" [src/conv3.cpp:56]   --->   Operation 1060 'add' 'add_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1061 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_57)   --->   "%mul_ln56_72 = mul i31 %sext_ln56_24, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 1061 'mul' 'mul_ln56_72' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.66>
ST_17 : Operation 1062 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_3, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 1062 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_17 : Operation 1063 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit53" [src/conv3.cpp:59]   --->   Operation 1063 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 0.00>
ST_17 : Operation 1064 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_3, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 1064 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_17 : Operation 1065 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit53" [src/conv3.cpp:59]   --->   Operation 1065 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 0.00>
ST_17 : Operation 1066 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_16)   --->   "%mul_ln56_21 = mul i31 %sext_ln56_21, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 1066 'mul' 'mul_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln56_49 = zext i16 %add_ln56_107" [src/conv3.cpp:56]   --->   Operation 1067 'zext' 'zext_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1068 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_49" [src/conv3.cpp:56]   --->   Operation 1068 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1069 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_49" [src/conv3.cpp:56]   --->   Operation 1069 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1070 [1/1] (0.00ns)   --->   "%shl_ln56_22 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_81, i15 0" [src/conv3.cpp:56]   --->   Operation 1070 'bitconcatenate' 'shl_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1071 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_23)   --->   "%mul_ln56_29 = mul i31 %sext_ln56_25, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 1071 'mul' 'mul_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1072 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_23 = add i31 %shl_ln56_22, i31 %mul_ln56_29" [src/conv3.cpp:56]   --->   Operation 1072 'add' 'add_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1073 [1/1] (0.00ns)   --->   "%shl_ln56_26 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_86, i15 0" [src/conv3.cpp:56]   --->   Operation 1073 'bitconcatenate' 'shl_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1074 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_27)   --->   "%mul_ln56_34 = mul i31 %sext_ln56_26, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 1074 'mul' 'mul_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1075 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_27 = add i31 %shl_ln56_26, i31 %mul_ln56_34" [src/conv3.cpp:56]   --->   Operation 1075 'add' 'add_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1076 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303" [src/conv3.cpp:56]   --->   Operation 1076 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_17 : Operation 1077 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308" [src/conv3.cpp:56]   --->   Operation 1077 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_17 : Operation 1078 [1/1] (0.42ns)   --->   "%tmp_40 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298, i1 %tmp_79" [src/conv3.cpp:56]   --->   Operation 1078 'mux' 'tmp_40' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln56_27 = sext i16 %tmp_40" [src/conv3.cpp:56]   --->   Operation 1079 'sext' 'sext_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1080 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_31)   --->   "%mul_ln56_39 = mul i31 %sext_ln56_27, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 1080 'mul' 'mul_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1081 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304" [src/conv3.cpp:56]   --->   Operation 1081 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_17 : Operation 1082 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309" [src/conv3.cpp:56]   --->   Operation 1082 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_17 : Operation 1083 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_37 = add i31 %shl_ln56_36, i31 %mul_ln56_47" [src/conv3.cpp:56]   --->   Operation 1083 'add' 'add_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_37, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1084 'partselect' 'tmp_99' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1085 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_38)   --->   "%mul_ln56_48 = mul i31 %sext_ln56_24, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1085 'mul' 'mul_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1086 [1/1] (0.00ns)   --->   "%shl_ln56_41 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_104, i15 0" [src/conv3.cpp:56]   --->   Operation 1086 'bitconcatenate' 'shl_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1087 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_42)   --->   "%mul_ln56_53 = mul i31 %sext_ln56_25, i31 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 1087 'mul' 'mul_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1088 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_42 = add i31 %shl_ln56_41, i31 %mul_ln56_53" [src/conv3.cpp:56]   --->   Operation 1088 'add' 'add_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln56_56 = zext i16 %add_ln56_112" [src/conv3.cpp:56]   --->   Operation 1089 'zext' 'zext_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1090 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_56" [src/conv3.cpp:56]   --->   Operation 1090 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1091 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_56" [src/conv3.cpp:56]   --->   Operation 1091 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1092 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_43)   --->   "%mul_ln56_54 = mul i31 %sext_ln56_30, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 1092 'mul' 'mul_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1093 [1/1] (0.00ns)   --->   "%shl_ln56_45 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_110, i15 0" [src/conv3.cpp:56]   --->   Operation 1093 'bitconcatenate' 'shl_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1094 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_46)   --->   "%mul_ln56_58 = mul i31 %sext_ln56_26, i31 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 1094 'mul' 'mul_ln56_58' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1095 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_46 = add i31 %shl_ln56_45, i31 %mul_ln56_58" [src/conv3.cpp:56]   --->   Operation 1095 'add' 'add_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1096 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_47)   --->   "%mul_ln56_59 = mul i31 %sext_ln56_31, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 1096 'mul' 'mul_ln56_59' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1097 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_50)   --->   "%mul_ln56_63 = mul i31 %sext_ln56_27, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 1097 'mul' 'mul_ln56_63' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1098 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281" [src/conv3.cpp:56]   --->   Operation 1098 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_17 : Operation 1099 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286" [src/conv3.cpp:56]   --->   Operation 1099 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_17 : Operation 1100 [1/1] (0.42ns)   --->   "%tmp_46 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276, i1 %tmp_106" [src/conv3.cpp:56]   --->   Operation 1100 'mux' 'tmp_46' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1101 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282" [src/conv3.cpp:56]   --->   Operation 1101 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_17 : Operation 1102 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287" [src/conv3.cpp:56]   --->   Operation 1102 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_17 : Operation 1103 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_56 = add i31 %shl_ln56_55, i31 %mul_ln56_71" [src/conv3.cpp:56]   --->   Operation 1103 'add' 'add_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_56, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1104 'partselect' 'tmp_121' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1105 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_57)   --->   "%mul_ln56_72 = mul i31 %sext_ln56_24, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 1105 'mul' 'mul_ln56_72' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.21>
ST_18 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln56_17 = zext i16 %add_ln56_80" [src/conv3.cpp:56]   --->   Operation 1106 'zext' 'zext_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1107 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_17" [src/conv3.cpp:56]   --->   Operation 1107 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1108 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_17" [src/conv3.cpp:56]   --->   Operation 1108 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1109 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359" [src/conv3.cpp:56]   --->   Operation 1109 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_18 : Operation 1110 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364" [src/conv3.cpp:56]   --->   Operation 1110 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_18 : Operation 1111 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_16)   --->   "%mul_ln56_21 = mul i31 %sext_ln56_21, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 1111 'mul' 'mul_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1112 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_17)   --->   "%mul_ln56_22 = mul i31 %sext_ln56_22, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 1112 'mul' 'mul_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln56_50 = zext i16 %add_ln56_108" [src/conv3.cpp:56]   --->   Operation 1113 'zext' 'zext_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1114 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_50" [src/conv3.cpp:56]   --->   Operation 1114 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1115 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_50" [src/conv3.cpp:56]   --->   Operation 1115 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1116 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_23 = add i31 %shl_ln56_22, i31 %mul_ln56_29" [src/conv3.cpp:56]   --->   Operation 1116 'add' 'add_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_23, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1117 'partselect' 'tmp_60' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln59_10 = sext i16 %tmp_38" [src/conv3.cpp:59]   --->   Operation 1118 'sext' 'sext_ln59_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln59_11 = sext i16 %tmp_60" [src/conv3.cpp:59]   --->   Operation 1119 'sext' 'sext_ln59_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1120 [1/1] (0.85ns)   --->   "%sub_ln59_5 = sub i17 0, i17 %sext_ln59_10" [src/conv3.cpp:59]   --->   Operation 1120 'sub' 'sub_ln59_5' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1121 [1/1] (0.86ns)   --->   "%icmp_ln59_5 = icmp_eq  i17 %sext_ln59_11, i17 %sub_ln59_5" [src/conv3.cpp:59]   --->   Operation 1121 'icmp' 'icmp_ln59_5' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1122 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_5, void %if.end.i.i.1, void %if.then.i.i.1" [src/conv3.cpp:59]   --->   Operation 1122 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1123 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0155, void %V32.i.i25.i.i85.1.case.1156" [src/conv3.cpp:59]   --->   Operation 1123 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5)> <Delay = 0.00>
ST_18 : Operation 1124 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1124 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5 & !tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_18 : Operation 1125 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit154" [src/conv3.cpp:59]   --->   Operation 1125 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5 & !tmp_12)> <Delay = 0.00>
ST_18 : Operation 1126 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1126 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5 & tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_18 : Operation 1127 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit154" [src/conv3.cpp:59]   --->   Operation 1127 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5 & tmp_12)> <Delay = 0.00>
ST_18 : Operation 1128 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1" [src/conv3.cpp:59]   --->   Operation 1128 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5)> <Delay = 0.00>
ST_18 : Operation 1129 [1/1] (0.85ns)   --->   "%add_ln59_5 = add i16 %tmp_60, i16 %tmp_38" [src/conv3.cpp:59]   --->   Operation 1129 'add' 'add_ln59_5' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1130 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0, void %V32.i.i25.i.i85.1.case.1" [src/conv3.cpp:59]   --->   Operation 1130 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1131 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_27 = add i31 %shl_ln56_26, i31 %mul_ln56_34" [src/conv3.cpp:56]   --->   Operation 1131 'add' 'add_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_27, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1132 'partselect' 'tmp_65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln59_12 = sext i16 %add_ln59_5" [src/conv3.cpp:59]   --->   Operation 1133 'sext' 'sext_ln59_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln59_13 = sext i16 %tmp_65" [src/conv3.cpp:59]   --->   Operation 1134 'sext' 'sext_ln59_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1135 [1/1] (0.85ns)   --->   "%sub_ln59_6 = sub i17 0, i17 %sext_ln59_12" [src/conv3.cpp:59]   --->   Operation 1135 'sub' 'sub_ln59_6' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1136 [1/1] (0.86ns)   --->   "%icmp_ln59_6 = icmp_eq  i17 %sext_ln59_13, i17 %sub_ln59_6" [src/conv3.cpp:59]   --->   Operation 1136 'icmp' 'icmp_ln59_6' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1137 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_6, void %if.end.i.i.1.1, void %if.then.i.i.1.1" [src/conv3.cpp:59]   --->   Operation 1137 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1138 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0152, void %V32.i.i25.i.i85.1.case.1153" [src/conv3.cpp:59]   --->   Operation 1138 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_6)> <Delay = 0.00>
ST_18 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1.1" [src/conv3.cpp:59]   --->   Operation 1139 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_6)> <Delay = 0.00>
ST_18 : Operation 1140 [1/1] (0.85ns)   --->   "%add_ln59_6 = add i16 %tmp_65, i16 %add_ln59_5" [src/conv3.cpp:59]   --->   Operation 1140 'add' 'add_ln59_6' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1141 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.076, void %V32.i.i25.i.i85.1.case.177" [src/conv3.cpp:59]   --->   Operation 1141 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1142 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_31)   --->   "%mul_ln56_39 = mul i31 %sext_ln56_27, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 1142 'mul' 'mul_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1143 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304" [src/conv3.cpp:56]   --->   Operation 1143 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_18 : Operation 1144 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309" [src/conv3.cpp:56]   --->   Operation 1144 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_18 : Operation 1145 [1/1] (0.42ns)   --->   "%tmp_41 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296, i1 %tmp_79" [src/conv3.cpp:56]   --->   Operation 1145 'mux' 'tmp_41' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln56_28 = sext i16 %tmp_41" [src/conv3.cpp:56]   --->   Operation 1146 'sext' 'sext_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1147 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_35)   --->   "%mul_ln56_44 = mul i31 %sext_ln56_28, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 1147 'mul' 'mul_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1148 [1/1] (0.00ns)   --->   "%shl_ln56_37 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_99, i15 0" [src/conv3.cpp:56]   --->   Operation 1148 'bitconcatenate' 'shl_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1149 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_38)   --->   "%mul_ln56_48 = mul i31 %sext_ln56_24, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1149 'mul' 'mul_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1150 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_38 = add i31 %shl_ln56_37, i31 %mul_ln56_48" [src/conv3.cpp:56]   --->   Operation 1150 'add' 'add_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1151 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305" [src/conv3.cpp:56]   --->   Operation 1151 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_18 : Operation 1152 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310" [src/conv3.cpp:56]   --->   Operation 1152 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_18 : Operation 1153 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_42 = add i31 %shl_ln56_41, i31 %mul_ln56_53" [src/conv3.cpp:56]   --->   Operation 1153 'add' 'add_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_42, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1154 'partselect' 'tmp_107' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1155 [1/1] (0.00ns)   --->   "%shl_ln56_42 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_107, i15 0" [src/conv3.cpp:56]   --->   Operation 1155 'bitconcatenate' 'shl_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1156 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_43)   --->   "%mul_ln56_54 = mul i31 %sext_ln56_30, i31 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 1156 'mul' 'mul_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1157 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_43 = add i31 %shl_ln56_42, i31 %mul_ln56_54" [src/conv3.cpp:56]   --->   Operation 1157 'add' 'add_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1158 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_46 = add i31 %shl_ln56_45, i31 %mul_ln56_58" [src/conv3.cpp:56]   --->   Operation 1158 'add' 'add_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_46, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1159 'partselect' 'tmp_111' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1160 [1/1] (0.00ns)   --->   "%shl_ln56_46 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_111, i15 0" [src/conv3.cpp:56]   --->   Operation 1160 'bitconcatenate' 'shl_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1161 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_47)   --->   "%mul_ln56_59 = mul i31 %sext_ln56_31, i31 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 1161 'mul' 'mul_ln56_59' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1162 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_47 = add i31 %shl_ln56_46, i31 %mul_ln56_59" [src/conv3.cpp:56]   --->   Operation 1162 'add' 'add_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1163 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_50)   --->   "%mul_ln56_63 = mul i31 %sext_ln56_27, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 1163 'mul' 'mul_ln56_63' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln56_32 = sext i16 %tmp_46" [src/conv3.cpp:56]   --->   Operation 1164 'sext' 'sext_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1165 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_51)   --->   "%mul_ln56_64 = mul i31 %sext_ln56_32, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 1165 'mul' 'mul_ln56_64' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1166 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_54)   --->   "%mul_ln56_68 = mul i31 %sext_ln56_28, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 1166 'mul' 'mul_ln56_68' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1167 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282" [src/conv3.cpp:56]   --->   Operation 1167 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_18 : Operation 1168 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287" [src/conv3.cpp:56]   --->   Operation 1168 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_18 : Operation 1169 [1/1] (0.42ns)   --->   "%tmp_47 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274, i1 %tmp_106" [src/conv3.cpp:56]   --->   Operation 1169 'mux' 'tmp_47' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1170 [1/1] (0.00ns)   --->   "%shl_ln56_56 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_121, i15 0" [src/conv3.cpp:56]   --->   Operation 1170 'bitconcatenate' 'shl_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1171 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_57)   --->   "%mul_ln56_72 = mul i31 %sext_ln56_24, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 1171 'mul' 'mul_ln56_72' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1172 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_57 = add i31 %shl_ln56_56, i31 %mul_ln56_72" [src/conv3.cpp:56]   --->   Operation 1172 'add' 'add_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.68>
ST_19 : Operation 1173 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 1173 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13600, i64 13600, i64 13600"   --->   Operation 1174 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln39_24 = sext i16 %weight_buffer_0_load_24" [src/conv3.cpp:39]   --->   Operation 1175 'sext' 'sext_ln39_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1176 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 1176 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1177 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_9" [src/conv3.cpp:45]   --->   Operation 1177 'specpipeline' 'specpipeline_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1178 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:43]   --->   Operation 1178 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1179 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359" [src/conv3.cpp:56]   --->   Operation 1179 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_19 : Operation 1180 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364" [src/conv3.cpp:56]   --->   Operation 1180 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_19 : Operation 1181 [1/1] (0.42ns)   --->   "%tmp_32 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 1181 'mux' 'tmp_32' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln56_20 = sext i16 %tmp_32" [src/conv3.cpp:56]   --->   Operation 1182 'sext' 'sext_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1183 [1/1] (2.38ns)   --->   "%mul_ln56_20 = mul i31 %sext_ln56_20, i31 %sext_ln39_20" [src/conv3.cpp:56]   --->   Operation 1183 'mul' 'mul_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln56_20, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1184 'partselect' 'tmp_71' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1185 [1/1] (0.00ns)   --->   "%shl_ln56_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_71, i15 0" [src/conv3.cpp:56]   --->   Operation 1185 'bitconcatenate' 'shl_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1186 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_16)   --->   "%mul_ln56_21 = mul i31 %sext_ln56_21, i31 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 1186 'mul' 'mul_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_16 = add i31 %shl_ln56_15, i31 %mul_ln56_21" [src/conv3.cpp:56]   --->   Operation 1187 'add' 'add_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1188 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_17)   --->   "%mul_ln56_22 = mul i31 %sext_ln56_22, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 1188 'mul' 'mul_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1189 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_18)   --->   "%mul_ln56_23 = mul i31 %sext_ln56_23, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1189 'mul' 'mul_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1190 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_5, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1190 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_19 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit" [src/conv3.cpp:59]   --->   Operation 1191 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp_12)> <Delay = 0.00>
ST_19 : Operation 1192 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_5, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1192 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_19 : Operation 1193 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit" [src/conv3.cpp:59]   --->   Operation 1193 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp_12)> <Delay = 0.00>
ST_19 : Operation 1194 [1/1] (0.00ns)   --->   "%shl_ln56_30 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_91, i15 0" [src/conv3.cpp:56]   --->   Operation 1194 'bitconcatenate' 'shl_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1195 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_31)   --->   "%mul_ln56_39 = mul i31 %sext_ln56_27, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 1195 'mul' 'mul_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1196 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_31 = add i31 %shl_ln56_30, i31 %mul_ln56_39" [src/conv3.cpp:56]   --->   Operation 1196 'add' 'add_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1197 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_35)   --->   "%mul_ln56_44 = mul i31 %sext_ln56_28, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 1197 'mul' 'mul_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_38 = add i31 %shl_ln56_37, i31 %mul_ln56_48" [src/conv3.cpp:56]   --->   Operation 1198 'add' 'add_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1199 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305" [src/conv3.cpp:56]   --->   Operation 1199 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_19 : Operation 1200 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310" [src/conv3.cpp:56]   --->   Operation 1200 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_19 : Operation 1201 [1/1] (0.42ns)   --->   "%tmp_42 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294, i1 %tmp_79" [src/conv3.cpp:56]   --->   Operation 1201 'mux' 'tmp_42' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln56_29 = sext i16 %tmp_42" [src/conv3.cpp:56]   --->   Operation 1202 'sext' 'sext_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_38, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1203 'partselect' 'tmp_101' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1204 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_39)   --->   "%mul_ln56_49 = mul i31 %sext_ln56_29, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1204 'mul' 'mul_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln56_57 = zext i16 %add_ln56_113" [src/conv3.cpp:56]   --->   Operation 1205 'zext' 'zext_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1206 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_57" [src/conv3.cpp:56]   --->   Operation 1206 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1207 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288 = getelementptr i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_57" [src/conv3.cpp:56]   --->   Operation 1207 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1208 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_43 = add i31 %shl_ln56_42, i31 %mul_ln56_54" [src/conv3.cpp:56]   --->   Operation 1208 'add' 'add_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_43, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1209 'partselect' 'tmp_85' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln59_20 = sext i16 %tmp_44" [src/conv3.cpp:59]   --->   Operation 1210 'sext' 'sext_ln59_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln59_21 = sext i16 %tmp_85" [src/conv3.cpp:59]   --->   Operation 1211 'sext' 'sext_ln59_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1212 [1/1] (0.85ns)   --->   "%sub_ln59_10 = sub i17 0, i17 %sext_ln59_20" [src/conv3.cpp:59]   --->   Operation 1212 'sub' 'sub_ln59_10' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1213 [1/1] (0.86ns)   --->   "%icmp_ln59_10 = icmp_eq  i17 %sext_ln59_21, i17 %sub_ln59_10" [src/conv3.cpp:59]   --->   Operation 1213 'icmp' 'icmp_ln59_10' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1214 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_10, void %if.end.i.i.2, void %if.then.i.i.2" [src/conv3.cpp:59]   --->   Operation 1214 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1215 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0170, void %V32.i.i25.i.i85.2.case.1171" [src/conv3.cpp:59]   --->   Operation 1215 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10)> <Delay = 0.00>
ST_19 : Operation 1216 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1216 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10 & !tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_19 : Operation 1217 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit169" [src/conv3.cpp:59]   --->   Operation 1217 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10 & !tmp_15)> <Delay = 0.00>
ST_19 : Operation 1218 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1218 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10 & tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_19 : Operation 1219 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit169" [src/conv3.cpp:59]   --->   Operation 1219 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10 & tmp_15)> <Delay = 0.00>
ST_19 : Operation 1220 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2" [src/conv3.cpp:59]   --->   Operation 1220 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10)> <Delay = 0.00>
ST_19 : Operation 1221 [1/1] (0.85ns)   --->   "%add_ln59_10 = add i16 %tmp_85, i16 %tmp_44" [src/conv3.cpp:59]   --->   Operation 1221 'add' 'add_ln59_10' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1222 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0, void %V32.i.i25.i.i85.2.case.1" [src/conv3.cpp:59]   --->   Operation 1222 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1223 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_47 = add i31 %shl_ln56_46, i31 %mul_ln56_59" [src/conv3.cpp:56]   --->   Operation 1223 'add' 'add_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_47, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1224 'partselect' 'tmp_90' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln59_22 = sext i16 %add_ln59_10" [src/conv3.cpp:59]   --->   Operation 1225 'sext' 'sext_ln59_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln59_23 = sext i16 %tmp_90" [src/conv3.cpp:59]   --->   Operation 1226 'sext' 'sext_ln59_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1227 [1/1] (0.85ns)   --->   "%sub_ln59_11 = sub i17 0, i17 %sext_ln59_22" [src/conv3.cpp:59]   --->   Operation 1227 'sub' 'sub_ln59_11' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1228 [1/1] (0.86ns)   --->   "%icmp_ln59_11 = icmp_eq  i17 %sext_ln59_23, i17 %sub_ln59_11" [src/conv3.cpp:59]   --->   Operation 1228 'icmp' 'icmp_ln59_11' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1229 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_11, void %if.end.i.i.2.1, void %if.then.i.i.2.1" [src/conv3.cpp:59]   --->   Operation 1229 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1230 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0167, void %V32.i.i25.i.i85.2.case.1168" [src/conv3.cpp:59]   --->   Operation 1230 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_11)> <Delay = 0.00>
ST_19 : Operation 1231 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2.1" [src/conv3.cpp:59]   --->   Operation 1231 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_11)> <Delay = 0.00>
ST_19 : Operation 1232 [1/1] (0.85ns)   --->   "%add_ln59_11 = add i16 %tmp_90, i16 %add_ln59_10" [src/conv3.cpp:59]   --->   Operation 1232 'add' 'add_ln59_11' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1233 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0100, void %V32.i.i25.i.i85.2.case.1101" [src/conv3.cpp:59]   --->   Operation 1233 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1234 [1/1] (0.00ns)   --->   "%shl_ln56_49 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_114, i15 0" [src/conv3.cpp:56]   --->   Operation 1234 'bitconcatenate' 'shl_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1235 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_50)   --->   "%mul_ln56_63 = mul i31 %sext_ln56_27, i31 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 1235 'mul' 'mul_ln56_63' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1236 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_50 = add i31 %shl_ln56_49, i31 %mul_ln56_63" [src/conv3.cpp:56]   --->   Operation 1236 'add' 'add_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1237 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_51)   --->   "%mul_ln56_64 = mul i31 %sext_ln56_32, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 1237 'mul' 'mul_ln56_64' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1238 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_54)   --->   "%mul_ln56_68 = mul i31 %sext_ln56_28, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 1238 'mul' 'mul_ln56_68' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln56_33 = sext i16 %tmp_47" [src/conv3.cpp:56]   --->   Operation 1239 'sext' 'sext_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1240 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_55)   --->   "%mul_ln56_69 = mul i31 %sext_ln56_33, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 1240 'mul' 'mul_ln56_69' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1241 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_57 = add i31 %shl_ln56_56, i31 %mul_ln56_72" [src/conv3.cpp:56]   --->   Operation 1241 'add' 'add_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_57, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1242 'partselect' 'tmp_122' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1243 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_58)   --->   "%mul_ln56_73 = mul i31 %sext_ln56_29, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1243 'mul' 'mul_ln56_73' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1244 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283" [src/conv3.cpp:56]   --->   Operation 1244 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_19 : Operation 1245 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288" [src/conv3.cpp:56]   --->   Operation 1245 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>

State 20 <SV = 19> <Delay = 2.66>
ST_20 : Operation 1246 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_16 = add i31 %shl_ln56_15, i31 %mul_ln56_21" [src/conv3.cpp:56]   --->   Operation 1246 'add' 'add_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_16, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1247 'partselect' 'tmp_72' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln56_16 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_72, i15 0" [src/conv3.cpp:56]   --->   Operation 1248 'bitconcatenate' 'shl_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1249 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_17)   --->   "%mul_ln56_22 = mul i31 %sext_ln56_22, i31 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 1249 'mul' 'mul_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1250 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_17 = add i31 %shl_ln56_16, i31 %mul_ln56_22" [src/conv3.cpp:56]   --->   Operation 1250 'add' 'add_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1251 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_18)   --->   "%mul_ln56_23 = mul i31 %sext_ln56_23, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1251 'mul' 'mul_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1252 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_19)   --->   "%mul_ln56_24 = mul i31 %sext_ln56_24, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1252 'mul' 'mul_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1253 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1253 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp_12 & icmp_ln59_6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_20 : Operation 1254 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit151" [src/conv3.cpp:59]   --->   Operation 1254 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp_12 & icmp_ln59_6)> <Delay = 0.00>
ST_20 : Operation 1255 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1255 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp_12 & icmp_ln59_6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_20 : Operation 1256 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit151" [src/conv3.cpp:59]   --->   Operation 1256 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp_12 & icmp_ln59_6)> <Delay = 0.00>
ST_20 : Operation 1257 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_31 = add i31 %shl_ln56_30, i31 %mul_ln56_39" [src/conv3.cpp:56]   --->   Operation 1257 'add' 'add_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_31, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1258 'partselect' 'tmp_70' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln59_14 = sext i16 %add_ln59_6" [src/conv3.cpp:59]   --->   Operation 1259 'sext' 'sext_ln59_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln59_15 = sext i16 %tmp_70" [src/conv3.cpp:59]   --->   Operation 1260 'sext' 'sext_ln59_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1261 [1/1] (0.85ns)   --->   "%sub_ln59_7 = sub i17 0, i17 %sext_ln59_14" [src/conv3.cpp:59]   --->   Operation 1261 'sub' 'sub_ln59_7' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1262 [1/1] (0.86ns)   --->   "%icmp_ln59_7 = icmp_eq  i17 %sext_ln59_15, i17 %sub_ln59_7" [src/conv3.cpp:59]   --->   Operation 1262 'icmp' 'icmp_ln59_7' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1263 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_7, void %if.end.i.i.1.2, void %if.then.i.i.1.2" [src/conv3.cpp:59]   --->   Operation 1263 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1264 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0149, void %V32.i.i25.i.i85.1.case.1150" [src/conv3.cpp:59]   --->   Operation 1264 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_7)> <Delay = 0.00>
ST_20 : Operation 1265 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1.2" [src/conv3.cpp:59]   --->   Operation 1265 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_7)> <Delay = 0.00>
ST_20 : Operation 1266 [1/1] (0.85ns)   --->   "%add_ln59_7 = add i16 %tmp_70, i16 %add_ln59_6" [src/conv3.cpp:59]   --->   Operation 1266 'add' 'add_ln59_7' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1267 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.081, void %V32.i.i25.i.i85.1.case.182" [src/conv3.cpp:59]   --->   Operation 1267 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1268 [1/1] (0.00ns)   --->   "%shl_ln56_34 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_96, i15 0" [src/conv3.cpp:56]   --->   Operation 1268 'bitconcatenate' 'shl_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1269 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_35)   --->   "%mul_ln56_44 = mul i31 %sext_ln56_28, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 1269 'mul' 'mul_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1270 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_35 = add i31 %shl_ln56_34, i31 %mul_ln56_44" [src/conv3.cpp:56]   --->   Operation 1270 'add' 'add_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1271 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_39)   --->   "%mul_ln56_49 = mul i31 %sext_ln56_29, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1271 'mul' 'mul_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1272 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_10, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1272 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_20 : Operation 1273 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit" [src/conv3.cpp:59]   --->   Operation 1273 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp_15)> <Delay = 0.00>
ST_20 : Operation 1274 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_10, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1274 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_20 : Operation 1275 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit" [src/conv3.cpp:59]   --->   Operation 1275 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp_15)> <Delay = 0.00>
ST_20 : Operation 1276 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_50 = add i31 %shl_ln56_49, i31 %mul_ln56_63" [src/conv3.cpp:56]   --->   Operation 1276 'add' 'add_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_50, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1277 'partselect' 'tmp_115' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1278 [1/1] (0.00ns)   --->   "%shl_ln56_50 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_115, i15 0" [src/conv3.cpp:56]   --->   Operation 1278 'bitconcatenate' 'shl_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1279 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_51)   --->   "%mul_ln56_64 = mul i31 %sext_ln56_32, i31 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 1279 'mul' 'mul_ln56_64' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1280 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_51 = add i31 %shl_ln56_50, i31 %mul_ln56_64" [src/conv3.cpp:56]   --->   Operation 1280 'add' 'add_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1281 [1/1] (0.00ns)   --->   "%shl_ln56_53 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_118, i15 0" [src/conv3.cpp:56]   --->   Operation 1281 'bitconcatenate' 'shl_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1282 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_54)   --->   "%mul_ln56_68 = mul i31 %sext_ln56_28, i31 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 1282 'mul' 'mul_ln56_68' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1283 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_54 = add i31 %shl_ln56_53, i31 %mul_ln56_68" [src/conv3.cpp:56]   --->   Operation 1283 'add' 'add_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1284 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_55)   --->   "%mul_ln56_69 = mul i31 %sext_ln56_33, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 1284 'mul' 'mul_ln56_69' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1285 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_58)   --->   "%mul_ln56_73 = mul i31 %sext_ln56_29, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1285 'mul' 'mul_ln56_73' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1286 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283" [src/conv3.cpp:56]   --->   Operation 1286 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_20 : Operation 1287 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288" [src/conv3.cpp:56]   --->   Operation 1287 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 37440> <RAM>
ST_20 : Operation 1288 [1/1] (0.42ns)   --->   "%tmp_48 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271, i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272, i1 %tmp_106" [src/conv3.cpp:56]   --->   Operation 1288 'mux' 'tmp_48' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln56_34 = sext i16 %tmp_48" [src/conv3.cpp:56]   --->   Operation 1289 'sext' 'sext_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1290 [3/3] (0.99ns) (grouped into DSP with root node add_ln56_59)   --->   "%mul_ln56_74 = mul i31 %sext_ln56_34, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1290 'mul' 'mul_ln56_74' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.71>
ST_21 : Operation 1291 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_17 = add i31 %shl_ln56_16, i31 %mul_ln56_22" [src/conv3.cpp:56]   --->   Operation 1291 'add' 'add_ln56_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_17, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1292 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1293 [1/1] (0.00ns)   --->   "%shl_ln56_17 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_73, i15 0" [src/conv3.cpp:56]   --->   Operation 1293 'bitconcatenate' 'shl_ln56_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1294 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_18)   --->   "%mul_ln56_23 = mul i31 %sext_ln56_23, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1294 'mul' 'mul_ln56_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1295 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_18 = add i31 %shl_ln56_17, i31 %mul_ln56_23" [src/conv3.cpp:56]   --->   Operation 1295 'add' 'add_ln56_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1296 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_19)   --->   "%mul_ln56_24 = mul i31 %sext_ln56_24, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1296 'mul' 'mul_ln56_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1297 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_35 = add i31 %shl_ln56_34, i31 %mul_ln56_44" [src/conv3.cpp:56]   --->   Operation 1297 'add' 'add_ln56_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_35, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1298 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln59_16 = sext i16 %add_ln59_7" [src/conv3.cpp:59]   --->   Operation 1299 'sext' 'sext_ln59_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln59_17 = sext i16 %tmp_75" [src/conv3.cpp:59]   --->   Operation 1300 'sext' 'sext_ln59_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1301 [1/1] (0.85ns)   --->   "%sub_ln59_8 = sub i17 0, i17 %sext_ln59_16" [src/conv3.cpp:59]   --->   Operation 1301 'sub' 'sub_ln59_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1302 [1/1] (0.86ns)   --->   "%icmp_ln59_8 = icmp_eq  i17 %sext_ln59_17, i17 %sub_ln59_8" [src/conv3.cpp:59]   --->   Operation 1302 'icmp' 'icmp_ln59_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1303 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_8, void %if.end.i.i.1.3, void %if.then.i.i.1.3" [src/conv3.cpp:59]   --->   Operation 1303 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1304 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0146, void %V32.i.i25.i.i85.1.case.1147" [src/conv3.cpp:59]   --->   Operation 1304 'br' 'br_ln59' <Predicate = (icmp_ln59_8)> <Delay = 0.00>
ST_21 : Operation 1305 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1.3" [src/conv3.cpp:59]   --->   Operation 1305 'br' 'br_ln59' <Predicate = (icmp_ln59_8)> <Delay = 0.00>
ST_21 : Operation 1306 [1/1] (0.85ns)   --->   "%add_ln59_8 = add i16 %tmp_75, i16 %add_ln59_7" [src/conv3.cpp:59]   --->   Operation 1306 'add' 'add_ln59_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1307 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.086, void %V32.i.i25.i.i85.1.case.187" [src/conv3.cpp:59]   --->   Operation 1307 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1308 [1/1] (0.00ns)   --->   "%shl_ln56_38 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_101, i15 0" [src/conv3.cpp:56]   --->   Operation 1308 'bitconcatenate' 'shl_ln56_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1309 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_39)   --->   "%mul_ln56_49 = mul i31 %sext_ln56_29, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1309 'mul' 'mul_ln56_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1310 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_39 = add i31 %shl_ln56_38, i31 %mul_ln56_49" [src/conv3.cpp:56]   --->   Operation 1310 'add' 'add_ln56_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1311 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_51 = add i31 %shl_ln56_50, i31 %mul_ln56_64" [src/conv3.cpp:56]   --->   Operation 1311 'add' 'add_ln56_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_51, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1312 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln59_24 = sext i16 %add_ln59_11" [src/conv3.cpp:59]   --->   Operation 1313 'sext' 'sext_ln59_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln59_25 = sext i16 %tmp_95" [src/conv3.cpp:59]   --->   Operation 1314 'sext' 'sext_ln59_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1315 [1/1] (0.85ns)   --->   "%sub_ln59_12 = sub i17 0, i17 %sext_ln59_24" [src/conv3.cpp:59]   --->   Operation 1315 'sub' 'sub_ln59_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1316 [1/1] (0.86ns)   --->   "%icmp_ln59_12 = icmp_eq  i17 %sext_ln59_25, i17 %sub_ln59_12" [src/conv3.cpp:59]   --->   Operation 1316 'icmp' 'icmp_ln59_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1317 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_12, void %if.end.i.i.2.2, void %if.then.i.i.2.2" [src/conv3.cpp:59]   --->   Operation 1317 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1318 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0164, void %V32.i.i25.i.i85.2.case.1165" [src/conv3.cpp:59]   --->   Operation 1318 'br' 'br_ln59' <Predicate = (icmp_ln59_12)> <Delay = 0.00>
ST_21 : Operation 1319 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2.2" [src/conv3.cpp:59]   --->   Operation 1319 'br' 'br_ln59' <Predicate = (icmp_ln59_12)> <Delay = 0.00>
ST_21 : Operation 1320 [1/1] (0.85ns)   --->   "%add_ln59_12 = add i16 %tmp_95, i16 %add_ln59_11" [src/conv3.cpp:59]   --->   Operation 1320 'add' 'add_ln59_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1321 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0105, void %V32.i.i25.i.i85.2.case.1106" [src/conv3.cpp:59]   --->   Operation 1321 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1322 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_54 = add i31 %shl_ln56_53, i31 %mul_ln56_68" [src/conv3.cpp:56]   --->   Operation 1322 'add' 'add_ln56_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_54, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1323 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1324 [1/1] (0.00ns)   --->   "%shl_ln56_54 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_119, i15 0" [src/conv3.cpp:56]   --->   Operation 1324 'bitconcatenate' 'shl_ln56_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1325 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_55)   --->   "%mul_ln56_69 = mul i31 %sext_ln56_33, i31 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 1325 'mul' 'mul_ln56_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1326 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_55 = add i31 %shl_ln56_54, i31 %mul_ln56_69" [src/conv3.cpp:56]   --->   Operation 1326 'add' 'add_ln56_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1327 [1/1] (0.00ns)   --->   "%shl_ln56_57 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_122, i15 0" [src/conv3.cpp:56]   --->   Operation 1327 'bitconcatenate' 'shl_ln56_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1328 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_58)   --->   "%mul_ln56_73 = mul i31 %sext_ln56_29, i31 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1328 'mul' 'mul_ln56_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1329 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_58 = add i31 %shl_ln56_57, i31 %mul_ln56_73" [src/conv3.cpp:56]   --->   Operation 1329 'add' 'add_ln56_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1330 [2/3] (0.99ns) (grouped into DSP with root node add_ln56_59)   --->   "%mul_ln56_74 = mul i31 %sext_ln56_34, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1330 'mul' 'mul_ln56_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.71>
ST_22 : Operation 1331 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_18 = add i31 %shl_ln56_17, i31 %mul_ln56_23" [src/conv3.cpp:56]   --->   Operation 1331 'add' 'add_ln56_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_18, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1332 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1333 [1/1] (0.00ns)   --->   "%shl_ln56_18 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_74, i15 0" [src/conv3.cpp:56]   --->   Operation 1333 'bitconcatenate' 'shl_ln56_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1334 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_19)   --->   "%mul_ln56_24 = mul i31 %sext_ln56_24, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1334 'mul' 'mul_ln56_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1335 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_19 = add i31 %shl_ln56_18, i31 %mul_ln56_24" [src/conv3.cpp:56]   --->   Operation 1335 'add' 'add_ln56_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1336 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_39 = add i31 %shl_ln56_38, i31 %mul_ln56_49" [src/conv3.cpp:56]   --->   Operation 1336 'add' 'add_ln56_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_39, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1337 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln59_18 = sext i16 %add_ln59_8" [src/conv3.cpp:59]   --->   Operation 1338 'sext' 'sext_ln59_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln59_19 = sext i16 %tmp_80" [src/conv3.cpp:59]   --->   Operation 1339 'sext' 'sext_ln59_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1340 [1/1] (0.85ns)   --->   "%sub_ln59_9 = sub i17 0, i17 %sext_ln59_18" [src/conv3.cpp:59]   --->   Operation 1340 'sub' 'sub_ln59_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1341 [1/1] (0.86ns)   --->   "%icmp_ln59_9 = icmp_eq  i17 %sext_ln59_19, i17 %sub_ln59_9" [src/conv3.cpp:59]   --->   Operation 1341 'icmp' 'icmp_ln59_9' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1342 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_9, void %if.end.i.i.1.4, void %if.then.i.i.1.4" [src/conv3.cpp:59]   --->   Operation 1342 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1343 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0143, void %V32.i.i25.i.i85.1.case.1144" [src/conv3.cpp:59]   --->   Operation 1343 'br' 'br_ln59' <Predicate = (icmp_ln59_9)> <Delay = 0.00>
ST_22 : Operation 1344 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1.4" [src/conv3.cpp:59]   --->   Operation 1344 'br' 'br_ln59' <Predicate = (icmp_ln59_9)> <Delay = 0.00>
ST_22 : Operation 1345 [1/1] (0.85ns)   --->   "%add_ln59_9 = add i16 %tmp_80, i16 %add_ln59_8" [src/conv3.cpp:59]   --->   Operation 1345 'add' 'add_ln59_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1346 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1346 'store' 'store_ln59' <Predicate = (!tmp_15 & icmp_ln59_11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_22 : Operation 1347 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit166" [src/conv3.cpp:59]   --->   Operation 1347 'br' 'br_ln59' <Predicate = (!tmp_15 & icmp_ln59_11)> <Delay = 0.00>
ST_22 : Operation 1348 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1348 'store' 'store_ln59' <Predicate = (tmp_15 & icmp_ln59_11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_22 : Operation 1349 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit166" [src/conv3.cpp:59]   --->   Operation 1349 'br' 'br_ln59' <Predicate = (tmp_15 & icmp_ln59_11)> <Delay = 0.00>
ST_22 : Operation 1350 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_55 = add i31 %shl_ln56_54, i31 %mul_ln56_69" [src/conv3.cpp:56]   --->   Operation 1350 'add' 'add_ln56_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_55, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1351 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln59_26 = sext i16 %add_ln59_12" [src/conv3.cpp:59]   --->   Operation 1352 'sext' 'sext_ln59_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln59_27 = sext i16 %tmp_100" [src/conv3.cpp:59]   --->   Operation 1353 'sext' 'sext_ln59_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1354 [1/1] (0.85ns)   --->   "%sub_ln59_13 = sub i17 0, i17 %sext_ln59_26" [src/conv3.cpp:59]   --->   Operation 1354 'sub' 'sub_ln59_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1355 [1/1] (0.86ns)   --->   "%icmp_ln59_13 = icmp_eq  i17 %sext_ln59_27, i17 %sub_ln59_13" [src/conv3.cpp:59]   --->   Operation 1355 'icmp' 'icmp_ln59_13' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1356 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_13, void %if.end.i.i.2.3, void %if.then.i.i.2.3" [src/conv3.cpp:59]   --->   Operation 1356 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1357 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0161, void %V32.i.i25.i.i85.2.case.1162" [src/conv3.cpp:59]   --->   Operation 1357 'br' 'br_ln59' <Predicate = (icmp_ln59_13)> <Delay = 0.00>
ST_22 : Operation 1358 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2.3" [src/conv3.cpp:59]   --->   Operation 1358 'br' 'br_ln59' <Predicate = (icmp_ln59_13)> <Delay = 0.00>
ST_22 : Operation 1359 [1/1] (0.85ns)   --->   "%add_ln59_13 = add i16 %tmp_100, i16 %add_ln59_12" [src/conv3.cpp:59]   --->   Operation 1359 'add' 'add_ln59_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1360 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0110, void %V32.i.i25.i.i85.2.case.1111" [src/conv3.cpp:59]   --->   Operation 1360 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1361 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_58 = add i31 %shl_ln56_57, i31 %mul_ln56_73" [src/conv3.cpp:56]   --->   Operation 1361 'add' 'add_ln56_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_58, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1362 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1363 [1/1] (0.00ns)   --->   "%shl_ln56_58 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_123, i15 0" [src/conv3.cpp:56]   --->   Operation 1363 'bitconcatenate' 'shl_ln56_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1364 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_59)   --->   "%mul_ln56_74 = mul i31 %sext_ln56_34, i31 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1364 'mul' 'mul_ln56_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1365 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_59 = add i31 %shl_ln56_58, i31 %mul_ln56_74" [src/conv3.cpp:56]   --->   Operation 1365 'add' 'add_ln56_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.71>
ST_23 : Operation 1366 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_19 = add i31 %shl_ln56_18, i31 %mul_ln56_24" [src/conv3.cpp:56]   --->   Operation 1366 'add' 'add_ln56_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_19, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1367 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln59_8 = sext i16 %add_ln59_3" [src/conv3.cpp:59]   --->   Operation 1368 'sext' 'sext_ln59_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln59_9 = sext i16 %tmp_55" [src/conv3.cpp:59]   --->   Operation 1369 'sext' 'sext_ln59_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1370 [1/1] (0.85ns)   --->   "%sub_ln59_4 = sub i17 0, i17 %sext_ln59_8" [src/conv3.cpp:59]   --->   Operation 1370 'sub' 'sub_ln59_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1371 [1/1] (0.86ns)   --->   "%icmp_ln59_4 = icmp_eq  i17 %sext_ln59_9, i17 %sub_ln59_4" [src/conv3.cpp:59]   --->   Operation 1371 'icmp' 'icmp_ln59_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1372 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_4, void %if.end.i.i.4, void %if.then.i.i.4" [src/conv3.cpp:59]   --->   Operation 1372 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1373 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i25.i.i85.case.0128, void %V32.i.i25.i.i85.case.1129" [src/conv3.cpp:59]   --->   Operation 1373 'br' 'br_ln59' <Predicate = (icmp_ln59_4)> <Delay = 0.00>
ST_23 : Operation 1374 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.4" [src/conv3.cpp:59]   --->   Operation 1374 'br' 'br_ln59' <Predicate = (icmp_ln59_4)> <Delay = 0.00>
ST_23 : Operation 1375 [1/1] (0.85ns)   --->   "%add_ln59_4 = add i16 %tmp_55, i16 %add_ln59_3" [src/conv3.cpp:59]   --->   Operation 1375 'add' 'add_ln59_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1376 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_6, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1376 'store' 'store_ln59' <Predicate = (!tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_23 : Operation 1377 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit75" [src/conv3.cpp:59]   --->   Operation 1377 'br' 'br_ln59' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_23 : Operation 1378 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_6, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1378 'store' 'store_ln59' <Predicate = (tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_23 : Operation 1379 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit75" [src/conv3.cpp:59]   --->   Operation 1379 'br' 'br_ln59' <Predicate = (tmp_12)> <Delay = 0.00>
ST_23 : Operation 1380 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_11, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1380 'store' 'store_ln59' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_23 : Operation 1381 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit99" [src/conv3.cpp:59]   --->   Operation 1381 'br' 'br_ln59' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_23 : Operation 1382 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_11, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1382 'store' 'store_ln59' <Predicate = (tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_23 : Operation 1383 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit99" [src/conv3.cpp:59]   --->   Operation 1383 'br' 'br_ln59' <Predicate = (tmp_15)> <Delay = 0.00>
ST_23 : Operation 1384 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56_59 = add i31 %shl_ln56_58, i31 %mul_ln56_74" [src/conv3.cpp:56]   --->   Operation 1384 'add' 'add_ln56_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln56_59, i32 15, i32 30" [src/conv3.cpp:56]   --->   Operation 1385 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln59_28 = sext i16 %add_ln59_13" [src/conv3.cpp:59]   --->   Operation 1386 'sext' 'sext_ln59_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln59_29 = sext i16 %tmp_105" [src/conv3.cpp:59]   --->   Operation 1387 'sext' 'sext_ln59_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1388 [1/1] (0.85ns)   --->   "%sub_ln59_14 = sub i17 0, i17 %sext_ln59_28" [src/conv3.cpp:59]   --->   Operation 1388 'sub' 'sub_ln59_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1389 [1/1] (0.86ns)   --->   "%icmp_ln59_14 = icmp_eq  i17 %sext_ln59_29, i17 %sub_ln59_14" [src/conv3.cpp:59]   --->   Operation 1389 'icmp' 'icmp_ln59_14' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1390 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_14, void %if.end.i.i.2.4, void %if.then.i.i.2.4" [src/conv3.cpp:59]   --->   Operation 1390 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0158, void %V32.i.i25.i.i85.2.case.1159" [src/conv3.cpp:59]   --->   Operation 1391 'br' 'br_ln59' <Predicate = (icmp_ln59_14)> <Delay = 0.00>
ST_23 : Operation 1392 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2.4" [src/conv3.cpp:59]   --->   Operation 1392 'br' 'br_ln59' <Predicate = (icmp_ln59_14)> <Delay = 0.00>
ST_23 : Operation 1393 [1/1] (0.85ns)   --->   "%add_ln59_14 = add i16 %tmp_105, i16 %add_ln59_13" [src/conv3.cpp:59]   --->   Operation 1393 'add' 'add_ln59_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1394 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0115, void %V32.i.i25.i.i85.2.case.1116" [src/conv3.cpp:59]   --->   Operation 1394 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 24 <SV = 27> <Delay = 1.23>
ST_24 : Operation 1395 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 1395 'store' 'store_ln59' <Predicate = (!tmp & icmp_ln59_4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_24 : Operation 1396 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit127" [src/conv3.cpp:59]   --->   Operation 1396 'br' 'br_ln59' <Predicate = (!tmp & icmp_ln59_4)> <Delay = 0.00>
ST_24 : Operation 1397 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 1397 'store' 'store_ln59' <Predicate = (tmp & icmp_ln59_4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_24 : Operation 1398 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit127" [src/conv3.cpp:59]   --->   Operation 1398 'br' 'br_ln59' <Predicate = (tmp & icmp_ln59_4)> <Delay = 0.00>

State 25 <SV = 30> <Delay = 1.23>
ST_25 : Operation 1399 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_4, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 1399 'store' 'store_ln59' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_25 : Operation 1400 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit70" [src/conv3.cpp:59]   --->   Operation 1400 'br' 'br_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 1401 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_4, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 1401 'store' 'store_ln59' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_25 : Operation 1402 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.exit70" [src/conv3.cpp:59]   --->   Operation 1402 'br' 'br_ln59' <Predicate = (tmp)> <Delay = 0.00>

State 26 <SV = 23> <Delay = 1.23>
ST_26 : Operation 1403 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1403 'store' 'store_ln59' <Predicate = (!tmp_12 & icmp_ln59_7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_26 : Operation 1404 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit148" [src/conv3.cpp:59]   --->   Operation 1404 'br' 'br_ln59' <Predicate = (!tmp_12 & icmp_ln59_7)> <Delay = 0.00>
ST_26 : Operation 1405 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1405 'store' 'store_ln59' <Predicate = (tmp_12 & icmp_ln59_7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_26 : Operation 1406 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit148" [src/conv3.cpp:59]   --->   Operation 1406 'br' 'br_ln59' <Predicate = (tmp_12 & icmp_ln59_7)> <Delay = 0.00>
ST_26 : Operation 1407 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1407 'store' 'store_ln59' <Predicate = (!tmp_15 & icmp_ln59_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_26 : Operation 1408 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit163" [src/conv3.cpp:59]   --->   Operation 1408 'br' 'br_ln59' <Predicate = (!tmp_15 & icmp_ln59_12)> <Delay = 0.00>
ST_26 : Operation 1409 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1409 'store' 'store_ln59' <Predicate = (tmp_15 & icmp_ln59_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_26 : Operation 1410 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit163" [src/conv3.cpp:59]   --->   Operation 1410 'br' 'br_ln59' <Predicate = (tmp_15 & icmp_ln59_12)> <Delay = 0.00>

State 27 <SV = 24> <Delay = 1.23>
ST_27 : Operation 1411 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_7, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1411 'store' 'store_ln59' <Predicate = (!tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_27 : Operation 1412 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit80" [src/conv3.cpp:59]   --->   Operation 1412 'br' 'br_ln59' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_27 : Operation 1413 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_7, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1413 'store' 'store_ln59' <Predicate = (tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_27 : Operation 1414 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit80" [src/conv3.cpp:59]   --->   Operation 1414 'br' 'br_ln59' <Predicate = (tmp_12)> <Delay = 0.00>
ST_27 : Operation 1415 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_12, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1415 'store' 'store_ln59' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_27 : Operation 1416 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit104" [src/conv3.cpp:59]   --->   Operation 1416 'br' 'br_ln59' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_27 : Operation 1417 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_12, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1417 'store' 'store_ln59' <Predicate = (tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_27 : Operation 1418 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit104" [src/conv3.cpp:59]   --->   Operation 1418 'br' 'br_ln59' <Predicate = (tmp_15)> <Delay = 0.00>

State 28 <SV = 25> <Delay = 1.23>
ST_28 : Operation 1419 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1419 'store' 'store_ln59' <Predicate = (!tmp_12 & icmp_ln59_8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_28 : Operation 1420 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit145" [src/conv3.cpp:59]   --->   Operation 1420 'br' 'br_ln59' <Predicate = (!tmp_12 & icmp_ln59_8)> <Delay = 0.00>
ST_28 : Operation 1421 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1421 'store' 'store_ln59' <Predicate = (tmp_12 & icmp_ln59_8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_28 : Operation 1422 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit145" [src/conv3.cpp:59]   --->   Operation 1422 'br' 'br_ln59' <Predicate = (tmp_12 & icmp_ln59_8)> <Delay = 0.00>
ST_28 : Operation 1423 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1423 'store' 'store_ln59' <Predicate = (!tmp_15 & icmp_ln59_13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_28 : Operation 1424 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit160" [src/conv3.cpp:59]   --->   Operation 1424 'br' 'br_ln59' <Predicate = (!tmp_15 & icmp_ln59_13)> <Delay = 0.00>
ST_28 : Operation 1425 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1425 'store' 'store_ln59' <Predicate = (tmp_15 & icmp_ln59_13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_28 : Operation 1426 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit160" [src/conv3.cpp:59]   --->   Operation 1426 'br' 'br_ln59' <Predicate = (tmp_15 & icmp_ln59_13)> <Delay = 0.00>

State 29 <SV = 26> <Delay = 1.23>
ST_29 : Operation 1427 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_8, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1427 'store' 'store_ln59' <Predicate = (!tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_29 : Operation 1428 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit85" [src/conv3.cpp:59]   --->   Operation 1428 'br' 'br_ln59' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_29 : Operation 1429 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_8, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1429 'store' 'store_ln59' <Predicate = (tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_29 : Operation 1430 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit85" [src/conv3.cpp:59]   --->   Operation 1430 'br' 'br_ln59' <Predicate = (tmp_12)> <Delay = 0.00>
ST_29 : Operation 1431 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_13, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1431 'store' 'store_ln59' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_29 : Operation 1432 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit109" [src/conv3.cpp:59]   --->   Operation 1432 'br' 'br_ln59' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_29 : Operation 1433 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_13, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1433 'store' 'store_ln59' <Predicate = (tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_29 : Operation 1434 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit109" [src/conv3.cpp:59]   --->   Operation 1434 'br' 'br_ln59' <Predicate = (tmp_15)> <Delay = 0.00>

State 30 <SV = 28> <Delay = 1.23>
ST_30 : Operation 1435 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1435 'store' 'store_ln59' <Predicate = (!tmp_12 & icmp_ln59_9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_30 : Operation 1436 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit142" [src/conv3.cpp:59]   --->   Operation 1436 'br' 'br_ln59' <Predicate = (!tmp_12 & icmp_ln59_9)> <Delay = 0.00>
ST_30 : Operation 1437 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1437 'store' 'store_ln59' <Predicate = (tmp_12 & icmp_ln59_9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_30 : Operation 1438 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit142" [src/conv3.cpp:59]   --->   Operation 1438 'br' 'br_ln59' <Predicate = (tmp_12 & icmp_ln59_9)> <Delay = 0.00>

State 31 <SV = 31> <Delay = 1.23>
ST_31 : Operation 1439 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_9, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1439 'store' 'store_ln59' <Predicate = (!tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_31 : Operation 1440 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit94" [src/conv3.cpp:59]   --->   Operation 1440 'br' 'br_ln59' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_31 : Operation 1441 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_9, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1441 'store' 'store_ln59' <Predicate = (tmp_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_31 : Operation 1442 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.1.exit94" [src/conv3.cpp:59]   --->   Operation 1442 'br' 'br_ln59' <Predicate = (tmp_12)> <Delay = 0.00>
ST_31 : Operation 1443 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_14, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1443 'store' 'store_ln59' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_31 : Operation 1444 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit114" [src/conv3.cpp:59]   --->   Operation 1444 'br' 'br_ln59' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_31 : Operation 1445 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 %add_ln59_14, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1445 'store' 'store_ln59' <Predicate = (tmp_15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_31 : Operation 1446 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit114" [src/conv3.cpp:59]   --->   Operation 1446 'br' 'br_ln59' <Predicate = (tmp_15)> <Delay = 0.00>

State 32 <SV = 29> <Delay = 1.23>
ST_32 : Operation 1447 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1447 'store' 'store_ln59' <Predicate = (!tmp_15 & icmp_ln59_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_32 : Operation 1448 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit157" [src/conv3.cpp:59]   --->   Operation 1448 'br' 'br_ln59' <Predicate = (!tmp_15 & icmp_ln59_14)> <Delay = 0.00>
ST_32 : Operation 1449 [1/1] (1.23ns)   --->   "%store_ln59 = store i16 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1449 'store' 'store_ln59' <Predicate = (tmp_15 & icmp_ln59_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_32 : Operation 1450 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i25.i.i85.2.exit157" [src/conv3.cpp:59]   --->   Operation 1450 'br' 'br_ln59' <Predicate = (tmp_15 & icmp_ln59_14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten89') [10]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten89' [13]  (0.427 ns)

 <State 2>: 5.677ns
The critical path consists of the following:
	'load' operation ('indvar_flatten33_load', src/conv3.cpp:41) on local variable 'indvar_flatten33' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv3.cpp:41) [37]  (0.787 ns)
	'select' operation ('select_ln39_1', src/conv3.cpp:39) [39]  (0.384 ns)
	'add' operation ('add_ln56_65', src/conv3.cpp:56) [43]  (0.776 ns)
	'add' operation ('add_ln56_66', src/conv3.cpp:56) [184]  (0.787 ns)
	'add' operation ('add_ln56_67', src/conv3.cpp:56) [189]  (0.853 ns)
	'add' operation ('add_ln56_82', src/conv3.cpp:56) [277]  (0.853 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371', src/conv3.cpp:56) [279]  (0.000 ns)
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [298]  (1.237 ns)

 <State 3>: 4.029ns
The critical path consists of the following:
	'add' operation ('add_ln56_63', src/conv3.cpp:56) [350]  (0.765 ns)
	'icmp' operation ('icmp_ln56_3', src/conv3.cpp:56) [352]  (0.776 ns)
	'select' operation ('select_ln56_2', src/conv3.cpp:56) [354]  (0.398 ns)
	'add' operation ('add_ln56_93', src/conv3.cpp:56) [356]  (0.853 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397', src/conv3.cpp:56) [358]  (0.000 ns)
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [379]  (1.237 ns)

 <State 4>: 4.402ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next606') [24]  (0.673 ns)
	'select' operation ('select_ln39_2', src/conv3.cpp:39) [171]  (0.000 ns)
	'select' operation ('select_ln41_2', src/conv3.cpp:41) [192]  (0.000 ns)
	'add' operation ('add_ln56_68', src/conv3.cpp:56) [194]  (0.787 ns)
	'add' operation ('add_ln56_69', src/conv3.cpp:56) [199]  (0.853 ns)
	'add' operation ('add_ln56_83', src/conv3.cpp:56) [280]  (0.853 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372', src/conv3.cpp:56) [282]  (0.000 ns)
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [459]  (1.237 ns)

 <State 5>: 4.689ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [261]  (1.237 ns)
	'mux' operation ('tmp_1', src/conv3.cpp:56) [263]  (0.427 ns)
	'mul' operation ('mul_ln56', src/conv3.cpp:56) [265]  (2.380 ns)
	'add' operation of DSP[305] ('add_ln56', src/conv3.cpp:56) [305]  (0.645 ns)

 <State 6>: 3.617ns
The critical path consists of the following:
	'load' operation ('weight_buffer_0_load_5', src/conv3.cpp:39) on array 'weight_buffer_0' [74]  (1.237 ns)
	'mul' operation ('mul_ln56_30', src/conv3.cpp:56) [780]  (2.380 ns)

 <State 7>: 4.689ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [452]  (1.237 ns)
	'mux' operation ('tmp_10', src/conv3.cpp:56) [454]  (0.427 ns)
	'mul' operation ('mul_ln56_5', src/conv3.cpp:56) [456]  (2.380 ns)
	'add' operation of DSP[464] ('add_ln56_4', src/conv3.cpp:56) [464]  (0.645 ns)

 <State 8>: 2.660ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [530]  (1.237 ns)
	'mux' operation ('tmp_23', src/conv3.cpp:56) [532]  (0.427 ns)
	'mul' operation of DSP[831] ('mul_ln56_36', src/conv3.cpp:56) [830]  (0.996 ns)

 <State 9>: 4.402ns
The critical path consists of the following:
	'add' operation ('empty_211') [26]  (0.673 ns)
	'select' operation ('select_ln39_4', src/conv3.cpp:39) [173]  (0.000 ns)
	'select' operation ('select_ln41_4', src/conv3.cpp:41) [210]  (0.000 ns)
	'add' operation ('add_ln56_72', src/conv3.cpp:56) [212]  (0.787 ns)
	'add' operation ('add_ln56_73', src/conv3.cpp:56) [217]  (0.853 ns)
	'add' operation ('add_ln56_85', src/conv3.cpp:56) [286]  (0.853 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374', src/conv3.cpp:56) [288]  (0.000 ns)
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [585]  (1.237 ns)

 <State 10>: 4.689ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [515]  (1.237 ns)
	'mux' operation ('tmp_21', src/conv3.cpp:56) [517]  (0.427 ns)
	'mul' operation ('mul_ln56_10', src/conv3.cpp:56) [519]  (2.380 ns)
	'add' operation of DSP[527] ('add_ln56_8', src/conv3.cpp:56) [527]  (0.645 ns)

 <State 11>: 4.044ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [593]  (1.237 ns)
	'mux' operation ('tmp_29', src/conv3.cpp:56) [595]  (0.427 ns)
	'mul' operation ('mul_ln56_65', src/conv3.cpp:56) [1138]  (2.380 ns)

 <State 12>: 4.689ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [578]  (1.237 ns)
	'mux' operation ('tmp_27', src/conv3.cpp:56) [580]  (0.427 ns)
	'mul' operation ('mul_ln56_15', src/conv3.cpp:56) [582]  (2.380 ns)
	'add' operation of DSP[590] ('add_ln56_12', src/conv3.cpp:56) [590]  (0.645 ns)

 <State 13>: 2.660ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [656]  (1.237 ns)
	'mux' operation ('tmp_34', src/conv3.cpp:56) [658]  (0.427 ns)
	'mul' operation of DSP[925] ('mul_ln56_46', src/conv3.cpp:56) [924]  (0.996 ns)

 <State 14>: 3.622ns
The critical path consists of the following:
	'urem' operation ('urem_ln56', src/conv3.cpp:56) [710]  (1.531 ns)
	'add' operation ('add_ln56_104', src/conv3.cpp:56) [712]  (0.853 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301', src/conv3.cpp:56) [714]  (0.000 ns)
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [793]  (1.237 ns)

 <State 15>: 3.622ns
The critical path consists of the following:
	'urem' operation ('urem_ln56_1', src/conv3.cpp:56) [974]  (1.531 ns)
	'add' operation ('add_ln56_109', src/conv3.cpp:56) [976]  (0.853 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279', src/conv3.cpp:56) [978]  (0.000 ns)
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [1057]  (1.237 ns)

 <State 16>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [1057]  (1.237 ns)
	'mux' operation ('tmp_45', src/conv3.cpp:56) [1059]  (0.427 ns)
	'mul' operation of DSP[1064] ('mul_ln56_59', src/conv3.cpp:56) [1063]  (0.996 ns)
	blocking operation 0.293188 ns on control path)

 <State 17>: 2.660ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [840]  (1.237 ns)
	'mux' operation ('tmp_40', src/conv3.cpp:56) [842]  (0.427 ns)
	'mul' operation of DSP[1103] ('mul_ln56_63', src/conv3.cpp:56) [1102]  (0.996 ns)

 <State 18>: 3.214ns
The critical path consists of the following:
	'add' operation of DSP[742] ('add_ln56_23', src/conv3.cpp:56) [742]  (0.645 ns)
	'add' operation ('add_ln59_5', src/conv3.cpp:59) [771]  (0.853 ns)
	'sub' operation ('sub_ln59_6', src/conv3.cpp:59) [804]  (0.853 ns)
	'icmp' operation ('icmp_ln59_6', src/conv3.cpp:59) [805]  (0.863 ns)

 <State 19>: 4.689ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [641]  (1.237 ns)
	'mux' operation ('tmp_32', src/conv3.cpp:56) [643]  (0.427 ns)
	'mul' operation ('mul_ln56_20', src/conv3.cpp:56) [645]  (2.380 ns)
	'add' operation of DSP[653] ('add_ln56_16', src/conv3.cpp:56) [653]  (0.645 ns)

 <State 20>: 2.660ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [1198]  (1.237 ns)
	'mux' operation ('tmp_48', src/conv3.cpp:56) [1200]  (0.427 ns)
	'mul' operation of DSP[1205] ('mul_ln56_74', src/conv3.cpp:56) [1204]  (0.996 ns)

 <State 21>: 1.716ns
The critical path consists of the following:
	'sub' operation ('sub_ln59_8', src/conv3.cpp:59) [898]  (0.853 ns)
	'icmp' operation ('icmp_ln59_8', src/conv3.cpp:59) [899]  (0.863 ns)

 <State 22>: 1.716ns
The critical path consists of the following:
	'sub' operation ('sub_ln59_13', src/conv3.cpp:59) [1162]  (0.853 ns)
	'icmp' operation ('icmp_ln59_13', src/conv3.cpp:59) [1163]  (0.863 ns)

 <State 23>: 1.716ns
The critical path consists of the following:
	'sub' operation ('sub_ln59_14', src/conv3.cpp:59) [1209]  (0.853 ns)
	'icmp' operation ('icmp_ln59_14', src/conv3.cpp:59) [1210]  (0.863 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [690]  (1.237 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_4', src/conv3.cpp:59 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [752]  (1.237 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [860]  (1.237 ns)

 <State 27>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_12', src/conv3.cpp:59 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1132]  (1.237 ns)

 <State 28>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [1171]  (1.237 ns)

 <State 29>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_8', src/conv3.cpp:59 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [915]  (1.237 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [951]  (1.237 ns)

 <State 31>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_14', src/conv3.cpp:59 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [1229]  (1.237 ns)

 <State 32>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1215]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
