("Data_read1:/\tData_read1 ReRam_Krishna veriloga" (("open" (nil hierarchy "/{ReRam_Krishna Data_read1 veriloga }:a"))) nil)("PWL:/\tPWL ReRam_Krishna symbol" (("open" (nil hierarchy "/{ReRam_Krishna PWL symbol }:a"))) (((-1.14375 -3.2375) (7.10625 0.875)) "a" "Symbol" 12))("Data_read1_testing:/\tData_read1_testing ReRam_Krishna schematic" (("open" (nil hierarchy "/{ReRam_Krishna Data_read1_testing schematic }:a"))) (((-3.65625 -1.13125) (1.16875 1.18125)) "a" "Schematics" 9))("Data_read1:/\tData_read1 ReRam_Krishna symbol" (("open" (nil hierarchy "/{ReRam_Krishna Data_read1 symbol }:a"))) (((-2.4125 -3.05) (7.4125 1.675)) "a" "Symbol" 5))("PWL:/\tPWL ReRam_Krishna veriloga" (("open" (nil hierarchy "/{ReRam_Krishna PWL veriloga }:a"))) nil)("System_Design_First_Draft:/\tSystem_Design_First_Draft Keyword_Classifier_NN schematic" (("open" (nil hierarchy "/{Keyword_Classifier_NN System_Design_First_Draft schematic }:a"))) (((-41.825 -147.9938) (159.9 9.1875)) "a" "Schematics" 2))("ReRAM0:/\tReRAM0 ReRam_Krishna schematic" (("open" (nil hierarchy "/{ReRam_Krishna ReRAM0 schematic }:a"))) (((-3.35 -7.125) (18.95 3.95)) "a" "Schematics" 2))("DAC_Third_Draft:/\tDAC_Third_Draft Guhan_DAC schematic" (("open" (nil hierarchy "/{Guhan_DAC DAC_Third_Draft schematic }:a"))) (((-13.55 -6.89375) (-5.34375 -2.81875)) "a" "Schematics" 2))("DAC_First_Draft:/\tDAC_First_Draft Guhan_DAC schematic" (("open" (nil hierarchy "/{Guhan_DAC DAC_First_Draft schematic }:a"))) (((-16.48125 -21.7375) (41.30625 5.9875)) "a" "Schematics" 2))("DAC_Fourth_Draft:/\tDAC_Fourth_Draft Guhan_DAC schematic" (("open" (nil hierarchy "/{Guhan_DAC DAC_Fourth_Draft schematic }:a"))) (((-32.48125 -12.71875) (32.18125 18.30625)) "a" "Schematics" 2))