;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 28-Oct-15 03:02:42 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x04ED0000  	1261
0x0008	0x03C50000  	965
0x000C	0x03C50000  	965
0x0010	0x03C50000  	965
0x0014	0x03C50000  	965
0x0018	0x03C50000  	965
0x001C	0x03C50000  	965
0x0020	0x03C50000  	965
0x0024	0x03C50000  	965
0x0028	0x03C50000  	965
0x002C	0x03C50000  	965
0x0030	0x03C50000  	965
0x0034	0x03C50000  	965
0x0038	0x03C50000  	965
0x003C	0x03C50000  	965
0x0040	0x03C50000  	965
0x0044	0x03C50000  	965
0x0048	0x03C50000  	965
0x004C	0x03C50000  	965
0x0050	0x03C50000  	965
0x0054	0x03C50000  	965
0x0058	0x03C50000  	965
0x005C	0x03C50000  	965
0x0060	0x03C50000  	965
0x0064	0x03C50000  	965
0x0068	0x03C50000  	965
0x006C	0x03C50000  	965
0x0070	0x03C50000  	965
0x0074	0x03C50000  	965
0x0078	0x03C50000  	965
0x007C	0x03C50000  	965
0x0080	0x03C50000  	965
0x0084	0x03C50000  	965
0x0088	0x03C50000  	965
0x008C	0x03C50000  	965
0x0090	0x03C50000  	965
0x0094	0x03C50000  	965
0x0098	0x03C50000  	965
0x009C	0x03C50000  	965
0x00A0	0x03C50000  	965
0x00A4	0x03C50000  	965
0x00A8	0x03C50000  	965
0x00AC	0x03C50000  	965
0x00B0	0x03CD0000  	973
0x00B4	0x03C50000  	965
0x00B8	0x03C50000  	965
0x00BC	0x03C50000  	965
0x00C0	0x03C50000  	965
0x00C4	0x03C50000  	965
0x00C8	0x03C50000  	965
0x00CC	0x03C50000  	965
0x00D0	0x03C50000  	965
0x00D4	0x03C50000  	965
0x00D8	0x03C50000  	965
0x00DC	0x03C50000  	965
0x00E0	0x03C50000  	965
0x00E4	0x03C50000  	965
0x00E8	0x03C50000  	965
0x00EC	0x03C50000  	965
0x00F0	0x03C50000  	965
0x00F4	0x03C50000  	965
0x00F8	0x03C50000  	965
0x00FC	0x03C50000  	965
0x0100	0x03C50000  	965
0x0104	0x03C50000  	965
0x0108	0x03C50000  	965
0x010C	0x03C50000  	965
0x0110	0x03C50000  	965
0x0114	0x03C50000  	965
0x0118	0x03C50000  	965
0x011C	0x03C50000  	965
0x0120	0x03C50000  	965
0x0124	0x03C50000  	965
0x0128	0x03C50000  	965
0x012C	0x03C50000  	965
; end of ____SysVT
_main:
;Ex_8.c, 22 :: 		void main()
0x04EC	0xF7FFFF86  BL	1020
0x04F0	0xF000F806  BL	1280
0x04F4	0xF7FFFF78  BL	1000
;Ex_8.c, 24 :: 		setup();
0x04F8	0xF7FFFF3A  BL	_setup+0
;Ex_8.c, 26 :: 		while(1);
L_main0:
0x04FC	0xE7FE    B	L_main0
;Ex_8.c, 27 :: 		}
L_end_main:
L__main_end_loop:
0x04FE	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0388	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x038A	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x038E	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0392	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0396	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0398	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x039C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x039E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x03A0	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x03A2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x03A6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x03AA	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x03AC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x03B0	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x03B2	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x03B4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x03B8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x03BC	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x03BE	0xB001    ADD	SP, SP, #4
0x03C0	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_8.c, 30 :: 		void setup()
0x0370	0xB081    SUB	SP, SP, #4
0x0372	0xF8CDE000  STR	LR, [SP, #0]
;Ex_8.c, 32 :: 		setup_IO();
0x0376	0xF7FFFF8D  BL	_setup_IO+0
;Ex_8.c, 33 :: 		setup_TIM2();
0x037A	0xF7FFFF1D  BL	_setup_TIM2+0
;Ex_8.c, 34 :: 		}
L_end_setup:
0x037E	0xF8DDE000  LDR	LR, [SP, #0]
0x0382	0xB001    ADD	SP, SP, #4
0x0384	0x4770    BX	LR
; end of _setup
_setup_IO:
;Ex_8.c, 37 :: 		void setup_IO()
;Ex_8.c, 39 :: 		AFIO_enable(true);
0x0294	0x2201    MOVS	R2, #1
0x0296	0x4816    LDR	R0, [PC, #88]
0x0298	0x6002    STR	R2, [R0, #0]
;Ex_8.c, 40 :: 		AFIO_remap(TIM2_not_remapped);
0x029A	0x4816    LDR	R0, [PC, #88]
0x029C	0x6801    LDR	R1, [R0, #0]
0x029E	0x4815    LDR	R0, [PC, #84]
0x02A0	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 42 :: 		enable_GPIOA(true);
0x02A2	0x4815    LDR	R0, [PC, #84]
0x02A4	0x6002    STR	R2, [R0, #0]
;Ex_8.c, 43 :: 		setup_GPIOA(0, input_without_pull_resistors);
0x02A6	0x4815    LDR	R0, [PC, #84]
0x02A8	0x6801    LDR	R1, [R0, #0]
0x02AA	0xF06F000F  MVN	R0, #15
0x02AE	0x4001    ANDS	R1, R0
0x02B0	0x4812    LDR	R0, [PC, #72]
0x02B2	0x6001    STR	R1, [R0, #0]
0x02B4	0x4811    LDR	R0, [PC, #68]
0x02B6	0x6800    LDR	R0, [R0, #0]
0x02B8	0xF0400104  ORR	R1, R0, #4
0x02BC	0x480F    LDR	R0, [PC, #60]
0x02BE	0x6001    STR	R1, [R0, #0]
L_setup_IO11:
;Ex_8.c, 45 :: 		enable_GPIOC(true);
0x02C0	0x2101    MOVS	R1, #1
0x02C2	0x480F    LDR	R0, [PC, #60]
0x02C4	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 46 :: 		setup_GPIOC(6, (GPIO_PP_output | output_mode_high_speed));
0x02C6	0x480F    LDR	R0, [PC, #60]
0x02C8	0x6801    LDR	R1, [R0, #0]
0x02CA	0xF06F6070  MVN	R0, #251658240
0x02CE	0x4001    ANDS	R1, R0
0x02D0	0x480C    LDR	R0, [PC, #48]
0x02D2	0x6001    STR	R1, [R0, #0]
0x02D4	0x480B    LDR	R0, [PC, #44]
0x02D6	0x6800    LDR	R0, [R0, #0]
0x02D8	0xF0407140  ORR	R1, R0, #50331648
0x02DC	0x4809    LDR	R0, [PC, #36]
0x02DE	0x6001    STR	R1, [R0, #0]
L_setup_IO24:
;Ex_8.c, 47 :: 		GPIOC_pin_high(6);
0x02E0	0x4809    LDR	R0, [PC, #36]
0x02E2	0x6800    LDR	R0, [R0, #0]
0x02E4	0xF0400140  ORR	R1, R0, #64
0x02E8	0x4807    LDR	R0, [PC, #28]
0x02EA	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 48 :: 		}
L_end_setup_IO:
0x02EC	0x4770    BX	LR
0x02EE	0xBF00    NOP
0x02F0	0x03004242  	RCC_APB2ENRbits+0
0x02F4	0x00044001  	AFIO_MAPR+0
0x02F8	0x03084242  	RCC_APB2ENRbits+0
0x02FC	0x08004001  	GPIOA_CRL+0
0x0300	0x03104242  	RCC_APB2ENRbits+0
0x0304	0x10004001  	GPIOC_CRL+0
0x0308	0x10104001  	GPIOC_BSRR+0
; end of _setup_IO
_setup_TIM2:
;Ex_8.c, 51 :: 		void setup_TIM2()
0x01B8	0xB081    SUB	SP, SP, #4
0x01BA	0xF8CDE000  STR	LR, [SP, #0]
;Ex_8.c, 53 :: 		enable_TIM2(true);
0x01BE	0x2301    MOVS	R3, #1
0x01C0	0x4829    LDR	R0, [PC, #164]
0x01C2	0x6003    STR	R3, [R0, #0]
;Ex_8.c, 54 :: 		enable_TIM2_counter(false);
0x01C4	0x2200    MOVS	R2, #0
0x01C6	0xB252    SXTB	R2, R2
0x01C8	0x4828    LDR	R0, [PC, #160]
0x01CA	0x6002    STR	R2, [R0, #0]
;Ex_8.c, 55 :: 		TIM2_ARR = 0x0002;
0x01CC	0x2102    MOVS	R1, #2
0x01CE	0x4828    LDR	R0, [PC, #160]
0x01D0	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 56 :: 		TIM2_PSC = 0x0000;
0x01D2	0x2100    MOVS	R1, #0
0x01D4	0x4827    LDR	R0, [PC, #156]
0x01D6	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 57 :: 		set_TIM2_counting_direction(up_counting);
0x01D8	0x4827    LDR	R0, [PC, #156]
0x01DA	0x6002    STR	R2, [R0, #0]
;Ex_8.c, 58 :: 		set_TIM2_clock_division(clock_division_tCK_INT);
0x01DC	0x4827    LDR	R0, [PC, #156]
0x01DE	0x6801    LDR	R1, [R0, #0]
0x01E0	0xF46F7040  MVN	R0, #768
0x01E4	0x4001    ANDS	R1, R0
0x01E6	0x4825    LDR	R0, [PC, #148]
0x01E8	0x6001    STR	R1, [R0, #0]
0x01EA	0x4824    LDR	R0, [PC, #144]
0x01EC	0x6801    LDR	R1, [R0, #0]
0x01EE	0x4823    LDR	R0, [PC, #140]
0x01F0	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 59 :: 		set_TIM2_CC1_selection(CC1_input_IC1_on_TI1);
0x01F2	0x4823    LDR	R0, [PC, #140]
0x01F4	0x6801    LDR	R1, [R0, #0]
0x01F6	0xF06F0003  MVN	R0, #3
0x01FA	0x4001    ANDS	R1, R0
0x01FC	0x4820    LDR	R0, [PC, #128]
0x01FE	0x6001    STR	R1, [R0, #0]
0x0200	0x481F    LDR	R0, [PC, #124]
0x0202	0x6800    LDR	R0, [R0, #0]
0x0204	0xF0400101  ORR	R1, R0, #1
0x0208	0x481D    LDR	R0, [PC, #116]
0x020A	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 60 :: 		set_TIM2_CC1_state_and_polarity(enable, rising_edge);
0x020C	0x481D    LDR	R0, [PC, #116]
0x020E	0x6003    STR	R3, [R0, #0]
0x0210	0x481D    LDR	R0, [PC, #116]
0x0212	0x6002    STR	R2, [R0, #0]
;Ex_8.c, 61 :: 		set_TIM2_trigger_source(TI1_edge_detector);
0x0214	0x481D    LDR	R0, [PC, #116]
0x0216	0x6801    LDR	R1, [R0, #0]
0x0218	0xF06F0070  MVN	R0, #112
0x021C	0x4001    ANDS	R1, R0
0x021E	0x481B    LDR	R0, [PC, #108]
0x0220	0x6001    STR	R1, [R0, #0]
0x0222	0x481A    LDR	R0, [PC, #104]
0x0224	0x6800    LDR	R0, [R0, #0]
0x0226	0xF0400140  ORR	R1, R0, #64
0x022A	0x4818    LDR	R0, [PC, #96]
0x022C	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 62 :: 		set_TIM2_slave_selection(external_clock_mode_1);
0x022E	0x4817    LDR	R0, [PC, #92]
0x0230	0x6801    LDR	R1, [R0, #0]
0x0232	0xF06F0007  MVN	R0, #7
0x0236	0x4001    ANDS	R1, R0
0x0238	0x4814    LDR	R0, [PC, #80]
0x023A	0x6001    STR	R1, [R0, #0]
0x023C	0x4813    LDR	R0, [PC, #76]
0x023E	0x6800    LDR	R0, [R0, #0]
0x0240	0xF0400107  ORR	R1, R0, #7
0x0244	0x4811    LDR	R0, [PC, #68]
0x0246	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 63 :: 		enable_TIM2_update_interrupt(true);
0x0248	0x4811    LDR	R0, [PC, #68]
0x024A	0x6003    STR	R3, [R0, #0]
;Ex_8.c, 64 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x024C	0xF240002C  MOVW	R0, #44
0x0250	0xF7FFFF6E  BL	_NVIC_IntEnable+0
;Ex_8.c, 65 :: 		EnableInterrupts();
0x0254	0xF7FFFFA8  BL	_EnableInterrupts+0
;Ex_8.c, 66 :: 		enable_TIM2_counter(true);
0x0258	0x2101    MOVS	R1, #1
0x025A	0x4804    LDR	R0, [PC, #16]
0x025C	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 67 :: 		}
L_end_setup_TIM2:
0x025E	0xF8DDE000  LDR	LR, [SP, #0]
0x0262	0xB001    ADD	SP, SP, #4
0x0264	0x4770    BX	LR
0x0266	0xBF00    NOP
0x0268	0x03804242  	RCC_APB1ENRbits+0
0x026C	0x00004200  	TIM2_CR1bits+0
0x0270	0x002C4000  	TIM2_ARR+0
0x0274	0x00284000  	TIM2_PSC+0
0x0278	0x00104200  	TIM2_CR1bits+0
0x027C	0x00004000  	TIM2_CR1+0
0x0280	0x00184000  	TIM2_CCMR1_Output+0
0x0284	0x04004200  	TIM2_CCERbits+0
0x0288	0x04044200  	TIM2_CCERbits+0
0x028C	0x00084000  	TIM2_SMCR+0
0x0290	0x01804200  	TIM2_DIERbits+0
; end of _setup_TIM2
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 155 :: 		
; ivt start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 167 :: 		
0x0132	0x2804    CMP	R0, #4
0x0134	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 172 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0x6809    LDR	R1, [R1, #0]
0x013A	0xF4413280  ORR	R2, R1, #65536
0x013E	0x4917    LDR	R1, [PC, #92]
0x0140	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 173 :: 		
0x0142	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_101_102_103.c, 174 :: 		
; ivt start address is: 0 (R0)
0x0144	0x2805    CMP	R0, #5
0x0146	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 179 :: 		
0x0148	0x4914    LDR	R1, [PC, #80]
0x014A	0x6809    LDR	R1, [R1, #0]
0x014C	0xF4413200  ORR	R2, R1, #131072
0x0150	0x4912    LDR	R1, [PC, #72]
0x0152	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 180 :: 		
0x0154	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_101_102_103.c, 181 :: 		
; ivt start address is: 0 (R0)
0x0156	0x2806    CMP	R0, #6
0x0158	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 186 :: 		
0x015A	0x4910    LDR	R1, [PC, #64]
0x015C	0x6809    LDR	R1, [R1, #0]
0x015E	0xF4412280  ORR	R2, R1, #262144
0x0162	0x490E    LDR	R1, [PC, #56]
0x0164	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 187 :: 		
0x0166	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 188 :: 		
; ivt start address is: 0 (R0)
0x0168	0x280F    CMP	R0, #15
0x016A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 193 :: 		
0x016C	0x490C    LDR	R1, [PC, #48]
0x016E	0x6809    LDR	R1, [R1, #0]
0x0170	0xF0410202  ORR	R2, R1, #2
0x0174	0x490A    LDR	R1, [PC, #40]
0x0176	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 194 :: 		
0x0178	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 195 :: 		
; ivt start address is: 0 (R0)
0x017A	0x2810    CMP	R0, #16
0x017C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_101_102_103.c, 200 :: 		
0x017E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0182	0x0961    LSRS	R1, R4, #5
0x0184	0x008A    LSLS	R2, R1, #2
0x0186	0x4907    LDR	R1, [PC, #28]
0x0188	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 201 :: 		
0x018A	0xF004021F  AND	R2, R4, #31
0x018E	0xF04F0101  MOV	R1, #1
0x0192	0x4091    LSLS	R1, R2
0x0194	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_101_102_103.c, 203 :: 		
L_end_NVIC_IntEnable:
0x0196	0xB001    ADD	SP, SP, #4
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0xED24E000  	NVIC_SHCSR+0
0x01A0	0xE010E000  	NVIC_SYSTICKCSR+0
0x01A4	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_101_102_103.c, 106 :: 		
0x01A8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 109 :: 		
0x01AA	0xF3EF8C10  MRS	R12, #16
0x01AE	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_101_102_103.c, 110 :: 		
0x01B0	0xB662    CPSIE	i
;__Lib_System_101_102_103.c, 112 :: 		
; result end address is: 0 (R0)
;__Lib_System_101_102_103.c, 113 :: 		
L_end_EnableInterrupts:
0x01B2	0xB001    ADD	SP, SP, #4
0x01B4	0x4770    BX	LR
; end of _EnableInterrupts
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x030C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x030E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0312	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0316	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x031A	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x031C	0xB001    ADD	SP, SP, #4
0x031E	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x03FC	0xB082    SUB	SP, SP, #8
0x03FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0402	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0404	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0406	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x0408	0xF64B3080  MOVW	R0, #48000
0x040C	0x4281    CMP	R1, R0
0x040E	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0410	0x4832    LDR	R0, [PC, #200]
0x0412	0x6800    LDR	R0, [R0, #0]
0x0414	0xF0400102  ORR	R1, R0, #2
0x0418	0x4830    LDR	R0, [PC, #192]
0x041A	0x6001    STR	R1, [R0, #0]
0x041C	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x041E	0xF64550C0  MOVW	R0, #24000
0x0422	0x4281    CMP	R1, R0
0x0424	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x0426	0x482D    LDR	R0, [PC, #180]
0x0428	0x6800    LDR	R0, [R0, #0]
0x042A	0xF0400101  ORR	R1, R0, #1
0x042E	0x482B    LDR	R0, [PC, #172]
0x0430	0x6001    STR	R1, [R0, #0]
0x0432	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x0434	0x4829    LDR	R0, [PC, #164]
0x0436	0x6801    LDR	R1, [R0, #0]
0x0438	0xF06F0007  MVN	R0, #7
0x043C	0x4001    ANDS	R1, R0
0x043E	0x4827    LDR	R0, [PC, #156]
0x0440	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x0442	0xF7FFFF6D  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x0446	0x4826    LDR	R0, [PC, #152]
0x0448	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x044A	0x4826    LDR	R0, [PC, #152]
0x044C	0xEA020100  AND	R1, R2, R0, LSL #0
0x0450	0x4825    LDR	R0, [PC, #148]
0x0452	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0454	0xF0020001  AND	R0, R2, #1
0x0458	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x045A	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x045C	0x4822    LDR	R0, [PC, #136]
0x045E	0x6800    LDR	R0, [R0, #0]
0x0460	0xF0000002  AND	R0, R0, #2
0x0464	0x2800    CMP	R0, #0
0x0466	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0468	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x046A	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x046C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x046E	0xF4023080  AND	R0, R2, #65536
0x0472	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0474	0x481C    LDR	R0, [PC, #112]
0x0476	0x6800    LDR	R0, [R0, #0]
0x0478	0xF4003000  AND	R0, R0, #131072
0x047C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x047E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0480	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0482	0x460A    MOV	R2, R1
0x0484	0x9901    LDR	R1, [SP, #4]
0x0486	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0488	0x9101    STR	R1, [SP, #4]
0x048A	0x4611    MOV	R1, R2
0x048C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x048E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0492	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0494	0x4814    LDR	R0, [PC, #80]
0x0496	0x6800    LDR	R0, [R0, #0]
0x0498	0xF0407180  ORR	R1, R0, #16777216
0x049C	0x4812    LDR	R0, [PC, #72]
0x049E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x04A0	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x04A2	0x4811    LDR	R0, [PC, #68]
0x04A4	0x6800    LDR	R0, [R0, #0]
0x04A6	0xF0007000  AND	R0, R0, #33554432
0x04AA	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x04AC	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x04AE	0x460A    MOV	R2, R1
0x04B0	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x04B2	0x480B    LDR	R0, [PC, #44]
0x04B4	0x6800    LDR	R0, [R0, #0]
0x04B6	0xF000010C  AND	R1, R0, #12
0x04BA	0x0090    LSLS	R0, R2, #2
0x04BC	0xF000000C  AND	R0, R0, #12
0x04C0	0x4281    CMP	R1, R0
0x04C2	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x04C4	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x04C6	0xF8DDE000  LDR	LR, [SP, #0]
0x04CA	0xB002    ADD	SP, SP, #8
0x04CC	0x4770    BX	LR
0x04CE	0xBF00    NOP
0x04D0	0x00810109  	#17367169
0x04D4	0xC402001D  	#1950722
0x04D8	0x19400001  	#72000
0x04DC	0x20004002  	FLASH_ACR+0
0x04E0	0x10044002  	RCC_CFGR+0
0x04E4	0xFFFF000F  	#1048575
0x04E8	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x0320	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x0322	0x480F    LDR	R0, [PC, #60]
0x0324	0x6800    LDR	R0, [R0, #0]
0x0326	0xF0400101  ORR	R1, R0, #1
0x032A	0x480D    LDR	R0, [PC, #52]
0x032C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x032E	0x490D    LDR	R1, [PC, #52]
0x0330	0x480D    LDR	R0, [PC, #52]
0x0332	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0334	0x480A    LDR	R0, [PC, #40]
0x0336	0x6801    LDR	R1, [R0, #0]
0x0338	0x480C    LDR	R0, [PC, #48]
0x033A	0x4001    ANDS	R1, R0
0x033C	0x4808    LDR	R0, [PC, #32]
0x033E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0340	0x4807    LDR	R0, [PC, #28]
0x0342	0x6801    LDR	R1, [R0, #0]
0x0344	0xF46F2080  MVN	R0, #262144
0x0348	0x4001    ANDS	R1, R0
0x034A	0x4805    LDR	R0, [PC, #20]
0x034C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x034E	0x4806    LDR	R0, [PC, #24]
0x0350	0x6801    LDR	R1, [R0, #0]
0x0352	0xF46F00FE  MVN	R0, #8323072
0x0356	0x4001    ANDS	R1, R0
0x0358	0x4803    LDR	R0, [PC, #12]
0x035A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x035C	0xB001    ADD	SP, SP, #4
0x035E	0x4770    BX	LR
0x0360	0x10004002  	RCC_CR+0
0x0364	0x0000F8FF  	#-117506048
0x0368	0x10044002  	RCC_CFGR+0
0x036C	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x03E8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x03EA	0x4902    LDR	R1, [PC, #8]
0x03EC	0x4802    LDR	R0, [PC, #8]
0x03EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x03F0	0xB001    ADD	SP, SP, #4
0x03F2	0x4770    BX	LR
0x03F4	0x19400001  	#72000
0x03F8	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x03C4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x03C6	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x03C8	0xB001    ADD	SP, SP, #4
0x03CA	0x4770    BX	LR
; end of ___GenExcept
0x0500	0xB500    PUSH	(R14)
0x0502	0xF8DFB010  LDR	R11, [PC, #16]
0x0506	0xF8DFA010  LDR	R10, [PC, #16]
0x050A	0xF7FFFF3D  BL	904
0x050E	0xBD00    POP	(R15)
0x0510	0x4770    BX	LR
0x0512	0xBF00    NOP
0x0514	0x00002000  	#536870912
0x0518	0x00042000  	#536870916
_TIM2_ISR:
;Ex_8.c, 14 :: 		ics ICS_AUTO
;Ex_8.c, 17 :: 		TIM2_SR = 0;
0x03CC	0x2100    MOVS	R1, #0
0x03CE	0x4804    LDR	R0, [PC, #16]
0x03D0	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 18 :: 		GPIOC_pin_toggle(6);
0x03D2	0x4804    LDR	R0, [PC, #16]
0x03D4	0x6800    LDR	R0, [R0, #0]
0x03D6	0xF0800140  EOR	R1, R0, #64
0x03DA	0x4802    LDR	R0, [PC, #8]
0x03DC	0x6001    STR	R1, [R0, #0]
;Ex_8.c, 19 :: 		}
L_end_TIM2_ISR:
0x03DE	0x4770    BX	LR
0x03E0	0x00104000  	TIM2_SR+0
0x03E4	0x100C4001  	GPIOC_ODR+0
; end of _TIM2_ISR
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [120]    _NVIC_IntEnable
0x01A8      [14]    _EnableInterrupts
0x01B8     [220]    _setup_TIM2
0x0294     [120]    _setup_IO
0x030C      [20]    ___CC2DW
0x0320      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0370      [22]    _setup
0x0388      [58]    ___FillZeros
0x03C4       [8]    ___GenExcept
0x03CC      [28]    _TIM2_ISR
0x03E8      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x03FC     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x04EC      [20]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
