
LED_Blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001abc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08001c44  08001c44  00011c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d04  08001d04  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08001d04  08001d04  00011d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001d0c  08001d0c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d0c  08001d0c  00011d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001d10  08001d10  00011d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001d14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001d20  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001d20  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003789  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000d43  00000000  00000000  000237c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003f8  00000000  00000000  00024508  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000370  00000000  00000000  00024900  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ea26  00000000  00000000  00024c70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000042b5  00000000  00000000  00043696  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000baa28  00000000  00000000  0004794b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00102373  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e38  00000000  00000000  001023f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001c2c 	.word	0x08001c2c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001c2c 	.word	0x08001c2c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004cc:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_Init+0x40>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <HAL_Init+0x40>)
 80004d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <HAL_Init+0x40>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <HAL_Init+0x40>)
 80004de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x40>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x40>)
 80004ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f90d 	bl	8000710 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f001 fab4 	bl	8001a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40023c00 	.word	0x40023c00

0800050c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f93c 	bl	80007a8 <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000548:	f000 f902 	bl	8000750 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000008 	.word	0x20000008
 8000564:	20000004 	.word	0x20000004
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000004 	.word	0x20000004
 8000590:	20000028 	.word	0x20000028

08000594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000028 	.word	0x20000028

080005ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c2:	68ba      	ldr	r2, [r7, #8]
 80005c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005c8:	4013      	ands	r3, r2
 80005ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005de:	4a04      	ldr	r2, [pc, #16]	; (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	60d3      	str	r3, [r2, #12]
}
 80005e4:	bf00      	nop
 80005e6:	3714      	adds	r7, #20
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f8:	4b04      	ldr	r3, [pc, #16]	; (800060c <__NVIC_GetPriorityGrouping+0x18>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	0a1b      	lsrs	r3, r3, #8
 80005fe:	f003 0307 	and.w	r3, r3, #7
}
 8000602:	4618      	mov	r0, r3
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	6039      	str	r1, [r7, #0]
 800061a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800061c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000620:	2b00      	cmp	r3, #0
 8000622:	db0a      	blt.n	800063a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	b2da      	uxtb	r2, r3
 8000628:	490c      	ldr	r1, [pc, #48]	; (800065c <__NVIC_SetPriority+0x4c>)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	0112      	lsls	r2, r2, #4
 8000630:	b2d2      	uxtb	r2, r2
 8000632:	440b      	add	r3, r1
 8000634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000638:	e00a      	b.n	8000650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	b2da      	uxtb	r2, r3
 800063e:	4908      	ldr	r1, [pc, #32]	; (8000660 <__NVIC_SetPriority+0x50>)
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	f003 030f 	and.w	r3, r3, #15
 8000646:	3b04      	subs	r3, #4
 8000648:	0112      	lsls	r2, r2, #4
 800064a:	b2d2      	uxtb	r2, r2
 800064c:	440b      	add	r3, r1
 800064e:	761a      	strb	r2, [r3, #24]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	e000e100 	.word	0xe000e100
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000664:	b480      	push	{r7}
 8000666:	b089      	sub	sp, #36	; 0x24
 8000668:	af00      	add	r7, sp, #0
 800066a:	60f8      	str	r0, [r7, #12]
 800066c:	60b9      	str	r1, [r7, #8]
 800066e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f003 0307 	and.w	r3, r3, #7
 8000676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	f1c3 0307 	rsb	r3, r3, #7
 800067e:	2b04      	cmp	r3, #4
 8000680:	bf28      	it	cs
 8000682:	2304      	movcs	r3, #4
 8000684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3304      	adds	r3, #4
 800068a:	2b06      	cmp	r3, #6
 800068c:	d902      	bls.n	8000694 <NVIC_EncodePriority+0x30>
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	3b03      	subs	r3, #3
 8000692:	e000      	b.n	8000696 <NVIC_EncodePriority+0x32>
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000698:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800069c:	69bb      	ldr	r3, [r7, #24]
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	43da      	mvns	r2, r3
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	401a      	ands	r2, r3
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	fa01 f303 	lsl.w	r3, r1, r3
 80006b6:	43d9      	mvns	r1, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	4313      	orrs	r3, r2
         );
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3724      	adds	r7, #36	; 0x24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
	...

080006cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3b01      	subs	r3, #1
 80006d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006dc:	d301      	bcc.n	80006e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006de:	2301      	movs	r3, #1
 80006e0:	e00f      	b.n	8000702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e2:	4a0a      	ldr	r2, [pc, #40]	; (800070c <SysTick_Config+0x40>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3b01      	subs	r3, #1
 80006e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006ea:	210f      	movs	r1, #15
 80006ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80006f0:	f7ff ff8e 	bl	8000610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f4:	4b05      	ldr	r3, [pc, #20]	; (800070c <SysTick_Config+0x40>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	4b04      	ldr	r3, [pc, #16]	; (800070c <SysTick_Config+0x40>)
 80006fc:	2207      	movs	r2, #7
 80006fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000700:	2300      	movs	r3, #0
}
 8000702:	4618      	mov	r0, r3
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	e000e010 	.word	0xe000e010

08000710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2b07      	cmp	r3, #7
 800071c:	d00f      	beq.n	800073e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b06      	cmp	r3, #6
 8000722:	d00c      	beq.n	800073e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2b05      	cmp	r3, #5
 8000728:	d009      	beq.n	800073e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2b04      	cmp	r3, #4
 800072e:	d006      	beq.n	800073e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2b03      	cmp	r3, #3
 8000734:	d003      	beq.n	800073e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000736:	2192      	movs	r1, #146	; 0x92
 8000738:	4804      	ldr	r0, [pc, #16]	; (800074c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800073a:	f001 f98a 	bl	8001a52 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800073e:	6878      	ldr	r0, [r7, #4]
 8000740:	f7ff ff34 	bl	80005ac <__NVIC_SetPriorityGrouping>
}
 8000744:	bf00      	nop
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	08001c44 	.word	0x08001c44

08000750 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	60b9      	str	r1, [r7, #8]
 800075a:	607a      	str	r2, [r7, #4]
 800075c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	2b0f      	cmp	r3, #15
 8000766:	d903      	bls.n	8000770 <HAL_NVIC_SetPriority+0x20>
 8000768:	21aa      	movs	r1, #170	; 0xaa
 800076a:	480e      	ldr	r0, [pc, #56]	; (80007a4 <HAL_NVIC_SetPriority+0x54>)
 800076c:	f001 f971 	bl	8001a52 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	2b0f      	cmp	r3, #15
 8000774:	d903      	bls.n	800077e <HAL_NVIC_SetPriority+0x2e>
 8000776:	21ab      	movs	r1, #171	; 0xab
 8000778:	480a      	ldr	r0, [pc, #40]	; (80007a4 <HAL_NVIC_SetPriority+0x54>)
 800077a:	f001 f96a 	bl	8001a52 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800077e:	f7ff ff39 	bl	80005f4 <__NVIC_GetPriorityGrouping>
 8000782:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	68b9      	ldr	r1, [r7, #8]
 8000788:	6978      	ldr	r0, [r7, #20]
 800078a:	f7ff ff6b 	bl	8000664 <NVIC_EncodePriority>
 800078e:	4602      	mov	r2, r0
 8000790:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000794:	4611      	mov	r1, r2
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff ff3a 	bl	8000610 <__NVIC_SetPriority>
}
 800079c:	bf00      	nop
 800079e:	3718      	adds	r7, #24
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	08001c44 	.word	0x08001c44

080007a8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff ff8b 	bl	80006cc <SysTick_Config>
 80007b6:	4603      	mov	r3, r0
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b088      	sub	sp, #32
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80007ca:	2300      	movs	r3, #0
 80007cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4a41      	ldr	r2, [pc, #260]	; (80008e0 <HAL_GPIO_Init+0x120>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d023      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4a40      	ldr	r2, [pc, #256]	; (80008e4 <HAL_GPIO_Init+0x124>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d01f      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4a3f      	ldr	r2, [pc, #252]	; (80008e8 <HAL_GPIO_Init+0x128>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d01b      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4a3e      	ldr	r2, [pc, #248]	; (80008ec <HAL_GPIO_Init+0x12c>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d017      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	4a3d      	ldr	r2, [pc, #244]	; (80008f0 <HAL_GPIO_Init+0x130>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d013      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4a3c      	ldr	r2, [pc, #240]	; (80008f4 <HAL_GPIO_Init+0x134>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d00f      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4a3b      	ldr	r2, [pc, #236]	; (80008f8 <HAL_GPIO_Init+0x138>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d00b      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4a3a      	ldr	r2, [pc, #232]	; (80008fc <HAL_GPIO_Init+0x13c>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d007      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4a39      	ldr	r2, [pc, #228]	; (8000900 <HAL_GPIO_Init+0x140>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d003      	beq.n	8000826 <HAL_GPIO_Init+0x66>
 800081e:	21b3      	movs	r1, #179	; 0xb3
 8000820:	4838      	ldr	r0, [pc, #224]	; (8000904 <HAL_GPIO_Init+0x144>)
 8000822:	f001 f916 	bl	8001a52 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	b29b      	uxth	r3, r3
 800082c:	2b00      	cmp	r3, #0
 800082e:	d005      	beq.n	800083c <HAL_GPIO_Init+0x7c>
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	0c1b      	lsrs	r3, r3, #16
 8000836:	041b      	lsls	r3, r3, #16
 8000838:	2b00      	cmp	r3, #0
 800083a:	d003      	beq.n	8000844 <HAL_GPIO_Init+0x84>
 800083c:	21b4      	movs	r1, #180	; 0xb4
 800083e:	4831      	ldr	r0, [pc, #196]	; (8000904 <HAL_GPIO_Init+0x144>)
 8000840:	f001 f907 	bl	8001a52 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d035      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	2b01      	cmp	r3, #1
 8000852:	d031      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	685b      	ldr	r3, [r3, #4]
 8000858:	2b11      	cmp	r3, #17
 800085a:	d02d      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	2b02      	cmp	r3, #2
 8000862:	d029      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	2b12      	cmp	r3, #18
 800086a:	d025      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	4a25      	ldr	r2, [pc, #148]	; (8000908 <HAL_GPIO_Init+0x148>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d020      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	4a24      	ldr	r2, [pc, #144]	; (800090c <HAL_GPIO_Init+0x14c>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d01b      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	4a22      	ldr	r2, [pc, #136]	; (8000910 <HAL_GPIO_Init+0x150>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d016      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	4a21      	ldr	r2, [pc, #132]	; (8000914 <HAL_GPIO_Init+0x154>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d011      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	4a1f      	ldr	r2, [pc, #124]	; (8000918 <HAL_GPIO_Init+0x158>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d00c      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	4a1e      	ldr	r2, [pc, #120]	; (800091c <HAL_GPIO_Init+0x15c>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d007      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	2b03      	cmp	r3, #3
 80008ae:	d003      	beq.n	80008b8 <HAL_GPIO_Init+0xf8>
 80008b0:	21b5      	movs	r1, #181	; 0xb5
 80008b2:	4814      	ldr	r0, [pc, #80]	; (8000904 <HAL_GPIO_Init+0x144>)
 80008b4:	f001 f8cd 	bl	8001a52 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d00b      	beq.n	80008d8 <HAL_GPIO_Init+0x118>
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	689b      	ldr	r3, [r3, #8]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d007      	beq.n	80008d8 <HAL_GPIO_Init+0x118>
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	2b02      	cmp	r3, #2
 80008ce:	d003      	beq.n	80008d8 <HAL_GPIO_Init+0x118>
 80008d0:	21b6      	movs	r1, #182	; 0xb6
 80008d2:	480c      	ldr	r0, [pc, #48]	; (8000904 <HAL_GPIO_Init+0x144>)
 80008d4:	f001 f8bd 	bl	8001a52 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008d8:	2300      	movs	r3, #0
 80008da:	61fb      	str	r3, [r7, #28]
 80008dc:	e24f      	b.n	8000d7e <HAL_GPIO_Init+0x5be>
 80008de:	bf00      	nop
 80008e0:	40020000 	.word	0x40020000
 80008e4:	40020400 	.word	0x40020400
 80008e8:	40020800 	.word	0x40020800
 80008ec:	40020c00 	.word	0x40020c00
 80008f0:	40021000 	.word	0x40021000
 80008f4:	40021400 	.word	0x40021400
 80008f8:	40021800 	.word	0x40021800
 80008fc:	40021c00 	.word	0x40021c00
 8000900:	40022000 	.word	0x40022000
 8000904:	08001c80 	.word	0x08001c80
 8000908:	10110000 	.word	0x10110000
 800090c:	10210000 	.word	0x10210000
 8000910:	10310000 	.word	0x10310000
 8000914:	10120000 	.word	0x10120000
 8000918:	10220000 	.word	0x10220000
 800091c:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000920:	2201      	movs	r2, #1
 8000922:	69fb      	ldr	r3, [r7, #28]
 8000924:	fa02 f303 	lsl.w	r3, r2, r3
 8000928:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	697a      	ldr	r2, [r7, #20]
 8000930:	4013      	ands	r3, r2
 8000932:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000934:	693a      	ldr	r2, [r7, #16]
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	429a      	cmp	r2, r3
 800093a:	f040 821d 	bne.w	8000d78 <HAL_GPIO_Init+0x5b8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	2b02      	cmp	r3, #2
 8000944:	d004      	beq.n	8000950 <HAL_GPIO_Init+0x190>
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	2b12      	cmp	r3, #18
 800094c:	f040 80bc 	bne.w	8000ac8 <HAL_GPIO_Init+0x308>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	691b      	ldr	r3, [r3, #16]
 8000954:	2b00      	cmp	r3, #0
 8000956:	f000 8093 	beq.w	8000a80 <HAL_GPIO_Init+0x2c0>
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	691b      	ldr	r3, [r3, #16]
 800095e:	2b09      	cmp	r3, #9
 8000960:	f000 808e 	beq.w	8000a80 <HAL_GPIO_Init+0x2c0>
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	691b      	ldr	r3, [r3, #16]
 8000968:	2b00      	cmp	r3, #0
 800096a:	f000 8089 	beq.w	8000a80 <HAL_GPIO_Init+0x2c0>
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	691b      	ldr	r3, [r3, #16]
 8000972:	2b00      	cmp	r3, #0
 8000974:	f000 8084 	beq.w	8000a80 <HAL_GPIO_Init+0x2c0>
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	691b      	ldr	r3, [r3, #16]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d07f      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	691b      	ldr	r3, [r3, #16]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d07b      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	691b      	ldr	r3, [r3, #16]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d077      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	691b      	ldr	r3, [r3, #16]
 8000994:	2b01      	cmp	r3, #1
 8000996:	d073      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	691b      	ldr	r3, [r3, #16]
 800099c:	2b02      	cmp	r3, #2
 800099e:	d06f      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	691b      	ldr	r3, [r3, #16]
 80009a4:	2b02      	cmp	r3, #2
 80009a6:	d06b      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	691b      	ldr	r3, [r3, #16]
 80009ac:	2b02      	cmp	r3, #2
 80009ae:	d067      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	691b      	ldr	r3, [r3, #16]
 80009b4:	2b03      	cmp	r3, #3
 80009b6:	d063      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	691b      	ldr	r3, [r3, #16]
 80009bc:	2b04      	cmp	r3, #4
 80009be:	d05f      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	691b      	ldr	r3, [r3, #16]
 80009c4:	2b04      	cmp	r3, #4
 80009c6:	d05b      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	691b      	ldr	r3, [r3, #16]
 80009cc:	2b04      	cmp	r3, #4
 80009ce:	d057      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	691b      	ldr	r3, [r3, #16]
 80009d4:	2b05      	cmp	r3, #5
 80009d6:	d053      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	691b      	ldr	r3, [r3, #16]
 80009dc:	2b05      	cmp	r3, #5
 80009de:	d04f      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	691b      	ldr	r3, [r3, #16]
 80009e4:	2b09      	cmp	r3, #9
 80009e6:	d04b      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	691b      	ldr	r3, [r3, #16]
 80009ec:	2b06      	cmp	r3, #6
 80009ee:	d047      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	691b      	ldr	r3, [r3, #16]
 80009f4:	2b09      	cmp	r3, #9
 80009f6:	d043      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	691b      	ldr	r3, [r3, #16]
 80009fc:	2b07      	cmp	r3, #7
 80009fe:	d03f      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	691b      	ldr	r3, [r3, #16]
 8000a04:	2b07      	cmp	r3, #7
 8000a06:	d03b      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	691b      	ldr	r3, [r3, #16]
 8000a0c:	2b07      	cmp	r3, #7
 8000a0e:	d037      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	691b      	ldr	r3, [r3, #16]
 8000a14:	2b08      	cmp	r3, #8
 8000a16:	d033      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	691b      	ldr	r3, [r3, #16]
 8000a1c:	2b08      	cmp	r3, #8
 8000a1e:	d02f      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	691b      	ldr	r3, [r3, #16]
 8000a24:	2b08      	cmp	r3, #8
 8000a26:	d02b      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	691b      	ldr	r3, [r3, #16]
 8000a2c:	2b09      	cmp	r3, #9
 8000a2e:	d027      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	691b      	ldr	r3, [r3, #16]
 8000a34:	2b09      	cmp	r3, #9
 8000a36:	d023      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	691b      	ldr	r3, [r3, #16]
 8000a3c:	2b0a      	cmp	r3, #10
 8000a3e:	d01f      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	691b      	ldr	r3, [r3, #16]
 8000a44:	2b0a      	cmp	r3, #10
 8000a46:	d01b      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	691b      	ldr	r3, [r3, #16]
 8000a4c:	2b0b      	cmp	r3, #11
 8000a4e:	d017      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	691b      	ldr	r3, [r3, #16]
 8000a54:	2b0c      	cmp	r3, #12
 8000a56:	d013      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	691b      	ldr	r3, [r3, #16]
 8000a5c:	2b0c      	cmp	r3, #12
 8000a5e:	d00f      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	691b      	ldr	r3, [r3, #16]
 8000a64:	2b0d      	cmp	r3, #13
 8000a66:	d00b      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	691b      	ldr	r3, [r3, #16]
 8000a6c:	2b0c      	cmp	r3, #12
 8000a6e:	d007      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	691b      	ldr	r3, [r3, #16]
 8000a74:	2b0f      	cmp	r3, #15
 8000a76:	d003      	beq.n	8000a80 <HAL_GPIO_Init+0x2c0>
 8000a78:	21c7      	movs	r1, #199	; 0xc7
 8000a7a:	4882      	ldr	r0, [pc, #520]	; (8000c84 <HAL_GPIO_Init+0x4c4>)
 8000a7c:	f000 ffe9 	bl	8001a52 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a80:	69fb      	ldr	r3, [r7, #28]
 8000a82:	08da      	lsrs	r2, r3, #3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	3208      	adds	r2, #8
 8000a88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	f003 0307 	and.w	r3, r3, #7
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	220f      	movs	r2, #15
 8000a98:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	69ba      	ldr	r2, [r7, #24]
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	691a      	ldr	r2, [r3, #16]
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	f003 0307 	and.w	r3, r3, #7
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab4:	69ba      	ldr	r2, [r7, #24]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	08da      	lsrs	r2, r3, #3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	3208      	adds	r2, #8
 8000ac2:	69b9      	ldr	r1, [r7, #24]
 8000ac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	005b      	lsls	r3, r3, #1
 8000ad2:	2203      	movs	r2, #3
 8000ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	4013      	ands	r3, r2
 8000ade:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f003 0203 	and.w	r2, r3, #3
 8000ae8:	69fb      	ldr	r3, [r7, #28]
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	69ba      	ldr	r2, [r7, #24]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d00b      	beq.n	8000b1c <HAL_GPIO_Init+0x35c>
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	d007      	beq.n	8000b1c <HAL_GPIO_Init+0x35c>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b10:	2b11      	cmp	r3, #17
 8000b12:	d003      	beq.n	8000b1c <HAL_GPIO_Init+0x35c>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	2b12      	cmp	r3, #18
 8000b1a:	d144      	bne.n	8000ba6 <HAL_GPIO_Init+0x3e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d00f      	beq.n	8000b44 <HAL_GPIO_Init+0x384>
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d00b      	beq.n	8000b44 <HAL_GPIO_Init+0x384>
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d007      	beq.n	8000b44 <HAL_GPIO_Init+0x384>
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	68db      	ldr	r3, [r3, #12]
 8000b38:	2b03      	cmp	r3, #3
 8000b3a:	d003      	beq.n	8000b44 <HAL_GPIO_Init+0x384>
 8000b3c:	21da      	movs	r1, #218	; 0xda
 8000b3e:	4851      	ldr	r0, [pc, #324]	; (8000c84 <HAL_GPIO_Init+0x4c4>)
 8000b40:	f000 ff87 	bl	8001a52 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	2203      	movs	r2, #3
 8000b50:	fa02 f303 	lsl.w	r3, r2, r3
 8000b54:	43db      	mvns	r3, r3
 8000b56:	69ba      	ldr	r2, [r7, #24]
 8000b58:	4013      	ands	r3, r2
 8000b5a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	68da      	ldr	r2, [r3, #12]
 8000b60:	69fb      	ldr	r3, [r7, #28]
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	fa02 f303 	lsl.w	r3, r2, r3
 8000b68:	69ba      	ldr	r2, [r7, #24]
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	69ba      	ldr	r2, [r7, #24]
 8000b72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	69fb      	ldr	r3, [r7, #28]
 8000b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b82:	43db      	mvns	r3, r3
 8000b84:	69ba      	ldr	r2, [r7, #24]
 8000b86:	4013      	ands	r3, r2
 8000b88:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	091b      	lsrs	r3, r3, #4
 8000b90:	f003 0201 	and.w	r2, r3, #1
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9a:	69ba      	ldr	r2, [r7, #24]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	69ba      	ldr	r2, [r7, #24]
 8000ba4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	2203      	movs	r2, #3
 8000bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb6:	43db      	mvns	r3, r3
 8000bb8:	69ba      	ldr	r2, [r7, #24]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	689a      	ldr	r2, [r3, #8]
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	69ba      	ldr	r2, [r7, #24]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	69ba      	ldr	r2, [r7, #24]
 8000bd4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	f000 80ca 	beq.w	8000d78 <HAL_GPIO_Init+0x5b8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be4:	2300      	movs	r3, #0
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	4b27      	ldr	r3, [pc, #156]	; (8000c88 <HAL_GPIO_Init+0x4c8>)
 8000bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bec:	4a26      	ldr	r2, [pc, #152]	; (8000c88 <HAL_GPIO_Init+0x4c8>)
 8000bee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf2:	6453      	str	r3, [r2, #68]	; 0x44
 8000bf4:	4b24      	ldr	r3, [pc, #144]	; (8000c88 <HAL_GPIO_Init+0x4c8>)
 8000bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c00:	4a22      	ldr	r2, [pc, #136]	; (8000c8c <HAL_GPIO_Init+0x4cc>)
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	089b      	lsrs	r3, r3, #2
 8000c06:	3302      	adds	r3, #2
 8000c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	f003 0303 	and.w	r3, r3, #3
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	220f      	movs	r2, #15
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	43db      	mvns	r3, r3
 8000c1e:	69ba      	ldr	r2, [r7, #24]
 8000c20:	4013      	ands	r3, r2
 8000c22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4a1a      	ldr	r2, [pc, #104]	; (8000c90 <HAL_GPIO_Init+0x4d0>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d041      	beq.n	8000cb0 <HAL_GPIO_Init+0x4f0>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a19      	ldr	r2, [pc, #100]	; (8000c94 <HAL_GPIO_Init+0x4d4>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d025      	beq.n	8000c80 <HAL_GPIO_Init+0x4c0>
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a18      	ldr	r2, [pc, #96]	; (8000c98 <HAL_GPIO_Init+0x4d8>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d01f      	beq.n	8000c7c <HAL_GPIO_Init+0x4bc>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	4a17      	ldr	r2, [pc, #92]	; (8000c9c <HAL_GPIO_Init+0x4dc>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d019      	beq.n	8000c78 <HAL_GPIO_Init+0x4b8>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4a16      	ldr	r2, [pc, #88]	; (8000ca0 <HAL_GPIO_Init+0x4e0>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d013      	beq.n	8000c74 <HAL_GPIO_Init+0x4b4>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a15      	ldr	r2, [pc, #84]	; (8000ca4 <HAL_GPIO_Init+0x4e4>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d00d      	beq.n	8000c70 <HAL_GPIO_Init+0x4b0>
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4a14      	ldr	r2, [pc, #80]	; (8000ca8 <HAL_GPIO_Init+0x4e8>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d007      	beq.n	8000c6c <HAL_GPIO_Init+0x4ac>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a13      	ldr	r2, [pc, #76]	; (8000cac <HAL_GPIO_Init+0x4ec>)
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d101      	bne.n	8000c68 <HAL_GPIO_Init+0x4a8>
 8000c64:	2307      	movs	r3, #7
 8000c66:	e024      	b.n	8000cb2 <HAL_GPIO_Init+0x4f2>
 8000c68:	2308      	movs	r3, #8
 8000c6a:	e022      	b.n	8000cb2 <HAL_GPIO_Init+0x4f2>
 8000c6c:	2306      	movs	r3, #6
 8000c6e:	e020      	b.n	8000cb2 <HAL_GPIO_Init+0x4f2>
 8000c70:	2305      	movs	r3, #5
 8000c72:	e01e      	b.n	8000cb2 <HAL_GPIO_Init+0x4f2>
 8000c74:	2304      	movs	r3, #4
 8000c76:	e01c      	b.n	8000cb2 <HAL_GPIO_Init+0x4f2>
 8000c78:	2303      	movs	r3, #3
 8000c7a:	e01a      	b.n	8000cb2 <HAL_GPIO_Init+0x4f2>
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	e018      	b.n	8000cb2 <HAL_GPIO_Init+0x4f2>
 8000c80:	2301      	movs	r3, #1
 8000c82:	e016      	b.n	8000cb2 <HAL_GPIO_Init+0x4f2>
 8000c84:	08001c80 	.word	0x08001c80
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	40013800 	.word	0x40013800
 8000c90:	40020000 	.word	0x40020000
 8000c94:	40020400 	.word	0x40020400
 8000c98:	40020800 	.word	0x40020800
 8000c9c:	40020c00 	.word	0x40020c00
 8000ca0:	40021000 	.word	0x40021000
 8000ca4:	40021400 	.word	0x40021400
 8000ca8:	40021800 	.word	0x40021800
 8000cac:	40021c00 	.word	0x40021c00
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	69fa      	ldr	r2, [r7, #28]
 8000cb4:	f002 0203 	and.w	r2, r2, #3
 8000cb8:	0092      	lsls	r2, r2, #2
 8000cba:	4093      	lsls	r3, r2
 8000cbc:	69ba      	ldr	r2, [r7, #24]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000cc2:	4933      	ldr	r1, [pc, #204]	; (8000d90 <HAL_GPIO_Init+0x5d0>)
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	089b      	lsrs	r3, r3, #2
 8000cc8:	3302      	adds	r3, #2
 8000cca:	69ba      	ldr	r2, [r7, #24]
 8000ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cd0:	4b30      	ldr	r3, [pc, #192]	; (8000d94 <HAL_GPIO_Init+0x5d4>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	69ba      	ldr	r2, [r7, #24]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d003      	beq.n	8000cf4 <HAL_GPIO_Init+0x534>
        {
          temp |= iocurrent;
 8000cec:	69ba      	ldr	r2, [r7, #24]
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000cf4:	4a27      	ldr	r2, [pc, #156]	; (8000d94 <HAL_GPIO_Init+0x5d4>)
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000cfa:	4b26      	ldr	r3, [pc, #152]	; (8000d94 <HAL_GPIO_Init+0x5d4>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	43db      	mvns	r3, r3
 8000d04:	69ba      	ldr	r2, [r7, #24]
 8000d06:	4013      	ands	r3, r2
 8000d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d003      	beq.n	8000d1e <HAL_GPIO_Init+0x55e>
        {
          temp |= iocurrent;
 8000d16:	69ba      	ldr	r2, [r7, #24]
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000d1e:	4a1d      	ldr	r2, [pc, #116]	; (8000d94 <HAL_GPIO_Init+0x5d4>)
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d24:	4b1b      	ldr	r3, [pc, #108]	; (8000d94 <HAL_GPIO_Init+0x5d4>)
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	4013      	ands	r3, r2
 8000d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d003      	beq.n	8000d48 <HAL_GPIO_Init+0x588>
        {
          temp |= iocurrent;
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000d48:	4a12      	ldr	r2, [pc, #72]	; (8000d94 <HAL_GPIO_Init+0x5d4>)
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d4e:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <HAL_GPIO_Init+0x5d4>)
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	43db      	mvns	r3, r3
 8000d58:	69ba      	ldr	r2, [r7, #24]
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d003      	beq.n	8000d72 <HAL_GPIO_Init+0x5b2>
        {
          temp |= iocurrent;
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000d72:	4a08      	ldr	r2, [pc, #32]	; (8000d94 <HAL_GPIO_Init+0x5d4>)
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d78:	69fb      	ldr	r3, [r7, #28]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	61fb      	str	r3, [r7, #28]
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	2b0f      	cmp	r3, #15
 8000d82:	f67f adcd 	bls.w	8000920 <HAL_GPIO_Init+0x160>
      }
    }
  }
}
 8000d86:	bf00      	nop
 8000d88:	3720      	adds	r7, #32
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40013800 	.word	0x40013800
 8000d94:	40013c00 	.word	0x40013c00

08000d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	807b      	strh	r3, [r7, #2]
 8000da4:	4613      	mov	r3, r2
 8000da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000da8:	887b      	ldrh	r3, [r7, #2]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d004      	beq.n	8000db8 <HAL_GPIO_WritePin+0x20>
 8000dae:	887b      	ldrh	r3, [r7, #2]
 8000db0:	0c1b      	lsrs	r3, r3, #16
 8000db2:	041b      	lsls	r3, r3, #16
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d004      	beq.n	8000dc2 <HAL_GPIO_WritePin+0x2a>
 8000db8:	f240 119f 	movw	r1, #415	; 0x19f
 8000dbc:	480e      	ldr	r0, [pc, #56]	; (8000df8 <HAL_GPIO_WritePin+0x60>)
 8000dbe:	f000 fe48 	bl	8001a52 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8000dc2:	787b      	ldrb	r3, [r7, #1]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d007      	beq.n	8000dd8 <HAL_GPIO_WritePin+0x40>
 8000dc8:	787b      	ldrb	r3, [r7, #1]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d004      	beq.n	8000dd8 <HAL_GPIO_WritePin+0x40>
 8000dce:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8000dd2:	4809      	ldr	r0, [pc, #36]	; (8000df8 <HAL_GPIO_WritePin+0x60>)
 8000dd4:	f000 fe3d 	bl	8001a52 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8000dd8:	787b      	ldrb	r3, [r7, #1]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d003      	beq.n	8000de6 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dde:	887a      	ldrh	r2, [r7, #2]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000de4:	e003      	b.n	8000dee <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000de6:	887b      	ldrh	r3, [r7, #2]
 8000de8:	041a      	lsls	r2, r3, #16
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	619a      	str	r2, [r3, #24]
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	08001c80 	.word	0x08001c80

08000dfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d101      	bne.n	8000e0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e2e0      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2b0f      	cmp	r3, #15
 8000e14:	d903      	bls.n	8000e1e <HAL_RCC_OscConfig+0x22>
 8000e16:	21e8      	movs	r1, #232	; 0xe8
 8000e18:	48a3      	ldr	r0, [pc, #652]	; (80010a8 <HAL_RCC_OscConfig+0x2ac>)
 8000e1a:	f000 fe1a 	bl	8001a52 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	f000 8088 	beq.w	8000f3c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00d      	beq.n	8000e50 <HAL_RCC_OscConfig+0x54>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e3c:	d008      	beq.n	8000e50 <HAL_RCC_OscConfig+0x54>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e46:	d003      	beq.n	8000e50 <HAL_RCC_OscConfig+0x54>
 8000e48:	21ed      	movs	r1, #237	; 0xed
 8000e4a:	4897      	ldr	r0, [pc, #604]	; (80010a8 <HAL_RCC_OscConfig+0x2ac>)
 8000e4c:	f000 fe01 	bl	8001a52 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e50:	4b96      	ldr	r3, [pc, #600]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	f003 030c 	and.w	r3, r3, #12
 8000e58:	2b04      	cmp	r3, #4
 8000e5a:	d00c      	beq.n	8000e76 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e5c:	4b93      	ldr	r3, [pc, #588]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000e5e:	689b      	ldr	r3, [r3, #8]
 8000e60:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e64:	2b08      	cmp	r3, #8
 8000e66:	d112      	bne.n	8000e8e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e68:	4b90      	ldr	r3, [pc, #576]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000e74:	d10b      	bne.n	8000e8e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e76:	4b8d      	ldr	r3, [pc, #564]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d05b      	beq.n	8000f3a <HAL_RCC_OscConfig+0x13e>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d157      	bne.n	8000f3a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e2a0      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e96:	d106      	bne.n	8000ea6 <HAL_RCC_OscConfig+0xaa>
 8000e98:	4b84      	ldr	r3, [pc, #528]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a83      	ldr	r2, [pc, #524]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ea2:	6013      	str	r3, [r2, #0]
 8000ea4:	e01d      	b.n	8000ee2 <HAL_RCC_OscConfig+0xe6>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000eae:	d10c      	bne.n	8000eca <HAL_RCC_OscConfig+0xce>
 8000eb0:	4b7e      	ldr	r3, [pc, #504]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a7d      	ldr	r2, [pc, #500]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000eb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	4b7b      	ldr	r3, [pc, #492]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a7a      	ldr	r2, [pc, #488]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000ec2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	e00b      	b.n	8000ee2 <HAL_RCC_OscConfig+0xe6>
 8000eca:	4b78      	ldr	r3, [pc, #480]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a77      	ldr	r2, [pc, #476]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ed4:	6013      	str	r3, [r2, #0]
 8000ed6:	4b75      	ldr	r3, [pc, #468]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a74      	ldr	r2, [pc, #464]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000edc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ee0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d013      	beq.n	8000f12 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eea:	f7ff fb53 	bl	8000594 <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ef2:	f7ff fb4f 	bl	8000594 <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b64      	cmp	r3, #100	; 0x64
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e265      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f04:	4b69      	ldr	r3, [pc, #420]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0f0      	beq.n	8000ef2 <HAL_RCC_OscConfig+0xf6>
 8000f10:	e014      	b.n	8000f3c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f12:	f7ff fb3f 	bl	8000594 <HAL_GetTick>
 8000f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f18:	e008      	b.n	8000f2c <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f1a:	f7ff fb3b 	bl	8000594 <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b64      	cmp	r3, #100	; 0x64
 8000f26:	d901      	bls.n	8000f2c <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	e251      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f2c:	4b5f      	ldr	r3, [pc, #380]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d1f0      	bne.n	8000f1a <HAL_RCC_OscConfig+0x11e>
 8000f38:	e000      	b.n	8000f3c <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f3a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0302 	and.w	r3, r3, #2
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d079      	beq.n	800103c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d008      	beq.n	8000f62 <HAL_RCC_OscConfig+0x166>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d004      	beq.n	8000f62 <HAL_RCC_OscConfig+0x166>
 8000f58:	f240 111f 	movw	r1, #287	; 0x11f
 8000f5c:	4852      	ldr	r0, [pc, #328]	; (80010a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f5e:	f000 fd78 	bl	8001a52 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	2b1f      	cmp	r3, #31
 8000f68:	d904      	bls.n	8000f74 <HAL_RCC_OscConfig+0x178>
 8000f6a:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000f6e:	484e      	ldr	r0, [pc, #312]	; (80010a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f70:	f000 fd6f 	bl	8001a52 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f74:	4b4d      	ldr	r3, [pc, #308]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f003 030c 	and.w	r3, r3, #12
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d00b      	beq.n	8000f98 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f80:	4b4a      	ldr	r3, [pc, #296]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f88:	2b08      	cmp	r3, #8
 8000f8a:	d11c      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f8c:	4b47      	ldr	r3, [pc, #284]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d116      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f98:	4b44      	ldr	r3, [pc, #272]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d005      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x1b4>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d001      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e20f      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb0:	4b3e      	ldr	r3, [pc, #248]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	691b      	ldr	r3, [r3, #16]
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	493b      	ldr	r1, [pc, #236]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fc4:	e03a      	b.n	800103c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d020      	beq.n	8001010 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fce:	4b38      	ldr	r3, [pc, #224]	; (80010b0 <HAL_RCC_OscConfig+0x2b4>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fd4:	f7ff fade 	bl	8000594 <HAL_GetTick>
 8000fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fda:	e008      	b.n	8000fee <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fdc:	f7ff fada 	bl	8000594 <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	d901      	bls.n	8000fee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e1f0      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fee:	4b2f      	ldr	r3, [pc, #188]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d0f0      	beq.n	8000fdc <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ffa:	4b2c      	ldr	r3, [pc, #176]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	691b      	ldr	r3, [r3, #16]
 8001006:	00db      	lsls	r3, r3, #3
 8001008:	4928      	ldr	r1, [pc, #160]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 800100a:	4313      	orrs	r3, r2
 800100c:	600b      	str	r3, [r1, #0]
 800100e:	e015      	b.n	800103c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001010:	4b27      	ldr	r3, [pc, #156]	; (80010b0 <HAL_RCC_OscConfig+0x2b4>)
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001016:	f7ff fabd 	bl	8000594 <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800101e:	f7ff fab9 	bl	8000594 <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e1cf      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001030:	4b1e      	ldr	r3, [pc, #120]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 0302 	and.w	r3, r3, #2
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1f0      	bne.n	800101e <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0308 	and.w	r3, r3, #8
 8001044:	2b00      	cmp	r3, #0
 8001046:	d046      	beq.n	80010d6 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d008      	beq.n	8001062 <HAL_RCC_OscConfig+0x266>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	695b      	ldr	r3, [r3, #20]
 8001054:	2b01      	cmp	r3, #1
 8001056:	d004      	beq.n	8001062 <HAL_RCC_OscConfig+0x266>
 8001058:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800105c:	4812      	ldr	r0, [pc, #72]	; (80010a8 <HAL_RCC_OscConfig+0x2ac>)
 800105e:	f000 fcf8 	bl	8001a52 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d016      	beq.n	8001098 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_RCC_OscConfig+0x2b8>)
 800106c:	2201      	movs	r2, #1
 800106e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001070:	f7ff fa90 	bl	8000594 <HAL_GetTick>
 8001074:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001078:	f7ff fa8c 	bl	8000594 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e1a2      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800108a:	4b08      	ldr	r3, [pc, #32]	; (80010ac <HAL_RCC_OscConfig+0x2b0>)
 800108c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	2b00      	cmp	r3, #0
 8001094:	d0f0      	beq.n	8001078 <HAL_RCC_OscConfig+0x27c>
 8001096:	e01e      	b.n	80010d6 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001098:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <HAL_RCC_OscConfig+0x2b8>)
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800109e:	f7ff fa79 	bl	8000594 <HAL_GetTick>
 80010a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010a4:	e011      	b.n	80010ca <HAL_RCC_OscConfig+0x2ce>
 80010a6:	bf00      	nop
 80010a8:	08001cbc 	.word	0x08001cbc
 80010ac:	40023800 	.word	0x40023800
 80010b0:	42470000 	.word	0x42470000
 80010b4:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010b8:	f7ff fa6c 	bl	8000594 <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e182      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ca:	4b97      	ldr	r3, [pc, #604]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 80010cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f0      	bne.n	80010b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0304 	and.w	r3, r3, #4
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 80a8 	beq.w	8001234 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010e4:	2300      	movs	r3, #0
 80010e6:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d00c      	beq.n	800110a <HAL_RCC_OscConfig+0x30e>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d008      	beq.n	800110a <HAL_RCC_OscConfig+0x30e>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	2b05      	cmp	r3, #5
 80010fe:	d004      	beq.n	800110a <HAL_RCC_OscConfig+0x30e>
 8001100:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8001104:	4889      	ldr	r0, [pc, #548]	; (800132c <HAL_RCC_OscConfig+0x530>)
 8001106:	f000 fca4 	bl	8001a52 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800110a:	4b87      	ldr	r3, [pc, #540]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 800110c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d10f      	bne.n	8001136 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	4b83      	ldr	r3, [pc, #524]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 800111c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111e:	4a82      	ldr	r2, [pc, #520]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 8001120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001124:	6413      	str	r3, [r2, #64]	; 0x40
 8001126:	4b80      	ldr	r3, [pc, #512]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001132:	2301      	movs	r3, #1
 8001134:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001136:	4b7e      	ldr	r3, [pc, #504]	; (8001330 <HAL_RCC_OscConfig+0x534>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800113e:	2b00      	cmp	r3, #0
 8001140:	d118      	bne.n	8001174 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001142:	4b7b      	ldr	r3, [pc, #492]	; (8001330 <HAL_RCC_OscConfig+0x534>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a7a      	ldr	r2, [pc, #488]	; (8001330 <HAL_RCC_OscConfig+0x534>)
 8001148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800114c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800114e:	f7ff fa21 	bl	8000594 <HAL_GetTick>
 8001152:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001154:	e008      	b.n	8001168 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001156:	f7ff fa1d 	bl	8000594 <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d901      	bls.n	8001168 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e133      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001168:	4b71      	ldr	r3, [pc, #452]	; (8001330 <HAL_RCC_OscConfig+0x534>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0f0      	beq.n	8001156 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d106      	bne.n	800118a <HAL_RCC_OscConfig+0x38e>
 800117c:	4b6a      	ldr	r3, [pc, #424]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 800117e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001180:	4a69      	ldr	r2, [pc, #420]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 8001182:	f043 0301 	orr.w	r3, r3, #1
 8001186:	6713      	str	r3, [r2, #112]	; 0x70
 8001188:	e01c      	b.n	80011c4 <HAL_RCC_OscConfig+0x3c8>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	2b05      	cmp	r3, #5
 8001190:	d10c      	bne.n	80011ac <HAL_RCC_OscConfig+0x3b0>
 8001192:	4b65      	ldr	r3, [pc, #404]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 8001194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001196:	4a64      	ldr	r2, [pc, #400]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 8001198:	f043 0304 	orr.w	r3, r3, #4
 800119c:	6713      	str	r3, [r2, #112]	; 0x70
 800119e:	4b62      	ldr	r3, [pc, #392]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 80011a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011a2:	4a61      	ldr	r2, [pc, #388]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6713      	str	r3, [r2, #112]	; 0x70
 80011aa:	e00b      	b.n	80011c4 <HAL_RCC_OscConfig+0x3c8>
 80011ac:	4b5e      	ldr	r3, [pc, #376]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 80011ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011b0:	4a5d      	ldr	r2, [pc, #372]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 80011b2:	f023 0301 	bic.w	r3, r3, #1
 80011b6:	6713      	str	r3, [r2, #112]	; 0x70
 80011b8:	4b5b      	ldr	r3, [pc, #364]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 80011ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011bc:	4a5a      	ldr	r2, [pc, #360]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 80011be:	f023 0304 	bic.w	r3, r3, #4
 80011c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d015      	beq.n	80011f8 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011cc:	f7ff f9e2 	bl	8000594 <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011d2:	e00a      	b.n	80011ea <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011d4:	f7ff f9de 	bl	8000594 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	f241 3288 	movw	r2, #5000	; 0x1388
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e0f2      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011ea:	4b4f      	ldr	r3, [pc, #316]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 80011ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0ee      	beq.n	80011d4 <HAL_RCC_OscConfig+0x3d8>
 80011f6:	e014      	b.n	8001222 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011f8:	f7ff f9cc 	bl	8000594 <HAL_GetTick>
 80011fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011fe:	e00a      	b.n	8001216 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001200:	f7ff f9c8 	bl	8000594 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	f241 3288 	movw	r2, #5000	; 0x1388
 800120e:	4293      	cmp	r3, r2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e0dc      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001216:	4b44      	ldr	r3, [pc, #272]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 8001218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d1ee      	bne.n	8001200 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001222:	7dfb      	ldrb	r3, [r7, #23]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d105      	bne.n	8001234 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001228:	4b3f      	ldr	r3, [pc, #252]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 800122a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122c:	4a3e      	ldr	r2, [pc, #248]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 800122e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001232:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d00c      	beq.n	8001256 <HAL_RCC_OscConfig+0x45a>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	2b01      	cmp	r3, #1
 8001242:	d008      	beq.n	8001256 <HAL_RCC_OscConfig+0x45a>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	2b02      	cmp	r3, #2
 800124a:	d004      	beq.n	8001256 <HAL_RCC_OscConfig+0x45a>
 800124c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8001250:	4836      	ldr	r0, [pc, #216]	; (800132c <HAL_RCC_OscConfig+0x530>)
 8001252:	f000 fbfe 	bl	8001a52 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	2b00      	cmp	r3, #0
 800125c:	f000 80b7 	beq.w	80013ce <HAL_RCC_OscConfig+0x5d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001260:	4b31      	ldr	r3, [pc, #196]	; (8001328 <HAL_RCC_OscConfig+0x52c>)
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f003 030c 	and.w	r3, r3, #12
 8001268:	2b08      	cmp	r3, #8
 800126a:	f000 80ae 	beq.w	80013ca <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	2b02      	cmp	r3, #2
 8001274:	f040 8092 	bne.w	800139c <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	69db      	ldr	r3, [r3, #28]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d009      	beq.n	8001294 <HAL_RCC_OscConfig+0x498>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001288:	d004      	beq.n	8001294 <HAL_RCC_OscConfig+0x498>
 800128a:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800128e:	4827      	ldr	r0, [pc, #156]	; (800132c <HAL_RCC_OscConfig+0x530>)
 8001290:	f000 fbdf 	bl	8001a52 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6a1b      	ldr	r3, [r3, #32]
 8001298:	2b3f      	cmp	r3, #63	; 0x3f
 800129a:	d904      	bls.n	80012a6 <HAL_RCC_OscConfig+0x4aa>
 800129c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80012a0:	4822      	ldr	r0, [pc, #136]	; (800132c <HAL_RCC_OscConfig+0x530>)
 80012a2:	f000 fbd6 	bl	8001a52 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012aa:	2b31      	cmp	r3, #49	; 0x31
 80012ac:	d904      	bls.n	80012b8 <HAL_RCC_OscConfig+0x4bc>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b2:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80012b6:	d904      	bls.n	80012c2 <HAL_RCC_OscConfig+0x4c6>
 80012b8:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80012bc:	481b      	ldr	r0, [pc, #108]	; (800132c <HAL_RCC_OscConfig+0x530>)
 80012be:	f000 fbc8 	bl	8001a52 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d010      	beq.n	80012ec <HAL_RCC_OscConfig+0x4f0>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	d00c      	beq.n	80012ec <HAL_RCC_OscConfig+0x4f0>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d6:	2b06      	cmp	r3, #6
 80012d8:	d008      	beq.n	80012ec <HAL_RCC_OscConfig+0x4f0>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012de:	2b08      	cmp	r3, #8
 80012e0:	d004      	beq.n	80012ec <HAL_RCC_OscConfig+0x4f0>
 80012e2:	f240 11db 	movw	r1, #475	; 0x1db
 80012e6:	4811      	ldr	r0, [pc, #68]	; (800132c <HAL_RCC_OscConfig+0x530>)
 80012e8:	f000 fbb3 	bl	8001a52 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d903      	bls.n	80012fc <HAL_RCC_OscConfig+0x500>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f8:	2b0f      	cmp	r3, #15
 80012fa:	d904      	bls.n	8001306 <HAL_RCC_OscConfig+0x50a>
 80012fc:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8001300:	480a      	ldr	r0, [pc, #40]	; (800132c <HAL_RCC_OscConfig+0x530>)
 8001302:	f000 fba6 	bl	8001a52 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001306:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <HAL_RCC_OscConfig+0x538>)
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130c:	f7ff f942 	bl	8000594 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001312:	e011      	b.n	8001338 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001314:	f7ff f93e 	bl	8000594 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b02      	cmp	r3, #2
 8001320:	d90a      	bls.n	8001338 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e054      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800
 800132c:	08001cbc 	.word	0x08001cbc
 8001330:	40007000 	.word	0x40007000
 8001334:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001338:	4b27      	ldr	r3, [pc, #156]	; (80013d8 <HAL_RCC_OscConfig+0x5dc>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d1e7      	bne.n	8001314 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	69da      	ldr	r2, [r3, #28]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a1b      	ldr	r3, [r3, #32]
 800134c:	431a      	orrs	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001352:	019b      	lsls	r3, r3, #6
 8001354:	431a      	orrs	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800135a:	085b      	lsrs	r3, r3, #1
 800135c:	3b01      	subs	r3, #1
 800135e:	041b      	lsls	r3, r3, #16
 8001360:	431a      	orrs	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001366:	061b      	lsls	r3, r3, #24
 8001368:	491b      	ldr	r1, [pc, #108]	; (80013d8 <HAL_RCC_OscConfig+0x5dc>)
 800136a:	4313      	orrs	r3, r2
 800136c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800136e:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <HAL_RCC_OscConfig+0x5e0>)
 8001370:	2201      	movs	r2, #1
 8001372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001374:	f7ff f90e 	bl	8000594 <HAL_GetTick>
 8001378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800137a:	e008      	b.n	800138e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800137c:	f7ff f90a 	bl	8000594 <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b02      	cmp	r3, #2
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e020      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800138e:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <HAL_RCC_OscConfig+0x5dc>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0f0      	beq.n	800137c <HAL_RCC_OscConfig+0x580>
 800139a:	e018      	b.n	80013ce <HAL_RCC_OscConfig+0x5d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800139c:	4b0f      	ldr	r3, [pc, #60]	; (80013dc <HAL_RCC_OscConfig+0x5e0>)
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a2:	f7ff f8f7 	bl	8000594 <HAL_GetTick>
 80013a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013a8:	e008      	b.n	80013bc <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013aa:	f7ff f8f3 	bl	8000594 <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d901      	bls.n	80013bc <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e009      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <HAL_RCC_OscConfig+0x5dc>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d1f0      	bne.n	80013aa <HAL_RCC_OscConfig+0x5ae>
 80013c8:	e001      	b.n	80013ce <HAL_RCC_OscConfig+0x5d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e000      	b.n	80013d0 <HAL_RCC_OscConfig+0x5d4>
    }
  }
  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40023800 	.word	0x40023800
 80013dc:	42470060 	.word	0x42470060

080013e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d101      	bne.n	80013f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e172      	b.n	80016da <HAL_RCC_ClockConfig+0x2fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d003      	beq.n	8001404 <HAL_RCC_ClockConfig+0x24>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b0f      	cmp	r3, #15
 8001402:	d904      	bls.n	800140e <HAL_RCC_ClockConfig+0x2e>
 8001404:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001408:	487b      	ldr	r0, [pc, #492]	; (80015f8 <HAL_RCC_ClockConfig+0x218>)
 800140a:	f000 fb22 	bl	8001a52 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d019      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d016      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	2b02      	cmp	r3, #2
 800141e:	d013      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	2b03      	cmp	r3, #3
 8001424:	d010      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	2b04      	cmp	r3, #4
 800142a:	d00d      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	2b05      	cmp	r3, #5
 8001430:	d00a      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	2b06      	cmp	r3, #6
 8001436:	d007      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	2b07      	cmp	r3, #7
 800143c:	d004      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
 800143e:	f240 2141 	movw	r1, #577	; 0x241
 8001442:	486d      	ldr	r0, [pc, #436]	; (80015f8 <HAL_RCC_ClockConfig+0x218>)
 8001444:	f000 fb05 	bl	8001a52 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001448:	4b6c      	ldr	r3, [pc, #432]	; (80015fc <HAL_RCC_ClockConfig+0x21c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 030f 	and.w	r3, r3, #15
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	429a      	cmp	r2, r3
 8001454:	d90c      	bls.n	8001470 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001456:	4b69      	ldr	r3, [pc, #420]	; (80015fc <HAL_RCC_ClockConfig+0x21c>)
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800145e:	4b67      	ldr	r3, [pc, #412]	; (80015fc <HAL_RCC_ClockConfig+0x21c>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 030f 	and.w	r3, r3, #15
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	429a      	cmp	r2, r3
 800146a:	d001      	beq.n	8001470 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e134      	b.n	80016da <HAL_RCC_ClockConfig+0x2fa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d049      	beq.n	8001510 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0304 	and.w	r3, r3, #4
 8001484:	2b00      	cmp	r3, #0
 8001486:	d005      	beq.n	8001494 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001488:	4b5d      	ldr	r3, [pc, #372]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	4a5c      	ldr	r2, [pc, #368]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 800148e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001492:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0308 	and.w	r3, r3, #8
 800149c:	2b00      	cmp	r3, #0
 800149e:	d005      	beq.n	80014ac <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014a0:	4b57      	ldr	r3, [pc, #348]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	4a56      	ldr	r2, [pc, #344]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 80014a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d024      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2b80      	cmp	r3, #128	; 0x80
 80014ba:	d020      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	2b90      	cmp	r3, #144	; 0x90
 80014c2:	d01c      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	2ba0      	cmp	r3, #160	; 0xa0
 80014ca:	d018      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2bb0      	cmp	r3, #176	; 0xb0
 80014d2:	d014      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	2bc0      	cmp	r3, #192	; 0xc0
 80014da:	d010      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	2bd0      	cmp	r3, #208	; 0xd0
 80014e2:	d00c      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	2be0      	cmp	r3, #224	; 0xe0
 80014ea:	d008      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	2bf0      	cmp	r3, #240	; 0xf0
 80014f2:	d004      	beq.n	80014fe <HAL_RCC_ClockConfig+0x11e>
 80014f4:	f44f 7119 	mov.w	r1, #612	; 0x264
 80014f8:	483f      	ldr	r0, [pc, #252]	; (80015f8 <HAL_RCC_ClockConfig+0x218>)
 80014fa:	f000 faaa 	bl	8001a52 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014fe:	4b40      	ldr	r3, [pc, #256]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	493d      	ldr	r1, [pc, #244]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 800150c:	4313      	orrs	r3, r2
 800150e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0301 	and.w	r3, r3, #1
 8001518:	2b00      	cmp	r3, #0
 800151a:	d059      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d010      	beq.n	8001546 <HAL_RCC_ClockConfig+0x166>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d00c      	beq.n	8001546 <HAL_RCC_ClockConfig+0x166>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	2b02      	cmp	r3, #2
 8001532:	d008      	beq.n	8001546 <HAL_RCC_ClockConfig+0x166>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	2b03      	cmp	r3, #3
 800153a:	d004      	beq.n	8001546 <HAL_RCC_ClockConfig+0x166>
 800153c:	f240 216b 	movw	r1, #619	; 0x26b
 8001540:	482d      	ldr	r0, [pc, #180]	; (80015f8 <HAL_RCC_ClockConfig+0x218>)
 8001542:	f000 fa86 	bl	8001a52 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d107      	bne.n	800155e <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154e:	4b2c      	ldr	r3, [pc, #176]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d119      	bne.n	800158e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e0bd      	b.n	80016da <HAL_RCC_ClockConfig+0x2fa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	2b02      	cmp	r3, #2
 8001564:	d003      	beq.n	800156e <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800156a:	2b03      	cmp	r3, #3
 800156c:	d107      	bne.n	800157e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800156e:	4b24      	ldr	r3, [pc, #144]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d109      	bne.n	800158e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e0ad      	b.n	80016da <HAL_RCC_ClockConfig+0x2fa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800157e:	4b20      	ldr	r3, [pc, #128]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e0a5      	b.n	80016da <HAL_RCC_ClockConfig+0x2fa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f023 0203 	bic.w	r2, r3, #3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	4919      	ldr	r1, [pc, #100]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 800159c:	4313      	orrs	r3, r2
 800159e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015a0:	f7fe fff8 	bl	8000594 <HAL_GetTick>
 80015a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015a6:	e00a      	b.n	80015be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015a8:	f7fe fff4 	bl	8000594 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e08d      	b.n	80016da <HAL_RCC_ClockConfig+0x2fa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <HAL_RCC_ClockConfig+0x220>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 020c 	and.w	r2, r3, #12
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d1eb      	bne.n	80015a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015d0:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <HAL_RCC_ClockConfig+0x21c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 030f 	and.w	r3, r3, #15
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d212      	bcs.n	8001604 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015de:	4b07      	ldr	r3, [pc, #28]	; (80015fc <HAL_RCC_ClockConfig+0x21c>)
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	b2d2      	uxtb	r2, r2
 80015e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015e6:	4b05      	ldr	r3, [pc, #20]	; (80015fc <HAL_RCC_ClockConfig+0x21c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d007      	beq.n	8001604 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e070      	b.n	80016da <HAL_RCC_ClockConfig+0x2fa>
 80015f8:	08001cbc 	.word	0x08001cbc
 80015fc:	40023c00 	.word	0x40023c00
 8001600:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0304 	and.w	r3, r3, #4
 800160c:	2b00      	cmp	r3, #0
 800160e:	d025      	beq.n	800165c <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d018      	beq.n	800164a <HAL_RCC_ClockConfig+0x26a>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001620:	d013      	beq.n	800164a <HAL_RCC_ClockConfig+0x26a>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800162a:	d00e      	beq.n	800164a <HAL_RCC_ClockConfig+0x26a>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001634:	d009      	beq.n	800164a <HAL_RCC_ClockConfig+0x26a>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800163e:	d004      	beq.n	800164a <HAL_RCC_ClockConfig+0x26a>
 8001640:	f240 21a9 	movw	r1, #681	; 0x2a9
 8001644:	4827      	ldr	r0, [pc, #156]	; (80016e4 <HAL_RCC_ClockConfig+0x304>)
 8001646:	f000 fa04 	bl	8001a52 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800164a:	4b27      	ldr	r3, [pc, #156]	; (80016e8 <HAL_RCC_ClockConfig+0x308>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	68db      	ldr	r3, [r3, #12]
 8001656:	4924      	ldr	r1, [pc, #144]	; (80016e8 <HAL_RCC_ClockConfig+0x308>)
 8001658:	4313      	orrs	r3, r2
 800165a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 0308 	and.w	r3, r3, #8
 8001664:	2b00      	cmp	r3, #0
 8001666:	d026      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d018      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x2c2>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001678:	d013      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x2c2>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8001682:	d00e      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x2c2>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800168c:	d009      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x2c2>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8001696:	d004      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x2c2>
 8001698:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 800169c:	4811      	ldr	r0, [pc, #68]	; (80016e4 <HAL_RCC_ClockConfig+0x304>)
 800169e:	f000 f9d8 	bl	8001a52 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016a2:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <HAL_RCC_ClockConfig+0x308>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	490d      	ldr	r1, [pc, #52]	; (80016e8 <HAL_RCC_ClockConfig+0x308>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016b6:	f000 f81d 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 80016ba:	4601      	mov	r1, r0
 80016bc:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <HAL_RCC_ClockConfig+0x308>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	091b      	lsrs	r3, r3, #4
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	4a09      	ldr	r2, [pc, #36]	; (80016ec <HAL_RCC_ClockConfig+0x30c>)
 80016c8:	5cd3      	ldrb	r3, [r2, r3]
 80016ca:	fa21 f303 	lsr.w	r3, r1, r3
 80016ce:	4a08      	ldr	r2, [pc, #32]	; (80016f0 <HAL_RCC_ClockConfig+0x310>)
 80016d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80016d2:	2000      	movs	r0, #0
 80016d4:	f7fe ff1a 	bl	800050c <HAL_InitTick>

  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	08001cbc 	.word	0x08001cbc
 80016e8:	40023800 	.word	0x40023800
 80016ec:	08001cf4 	.word	0x08001cf4
 80016f0:	20000008 	.word	0x20000008

080016f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	2300      	movs	r3, #0
 8001704:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001706:	2300      	movs	r3, #0
 8001708:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800170a:	4b63      	ldr	r3, [pc, #396]	; (8001898 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f003 030c 	and.w	r3, r3, #12
 8001712:	2b04      	cmp	r3, #4
 8001714:	d007      	beq.n	8001726 <HAL_RCC_GetSysClockFreq+0x32>
 8001716:	2b08      	cmp	r3, #8
 8001718:	d008      	beq.n	800172c <HAL_RCC_GetSysClockFreq+0x38>
 800171a:	2b00      	cmp	r3, #0
 800171c:	f040 80b4 	bne.w	8001888 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001720:	4b5e      	ldr	r3, [pc, #376]	; (800189c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001722:	60bb      	str	r3, [r7, #8]
       break;
 8001724:	e0b3      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001726:	4b5e      	ldr	r3, [pc, #376]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001728:	60bb      	str	r3, [r7, #8]
      break;
 800172a:	e0b0      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800172c:	4b5a      	ldr	r3, [pc, #360]	; (8001898 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001734:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001736:	4b58      	ldr	r3, [pc, #352]	; (8001898 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d04a      	beq.n	80017d8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001742:	4b55      	ldr	r3, [pc, #340]	; (8001898 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	099b      	lsrs	r3, r3, #6
 8001748:	f04f 0400 	mov.w	r4, #0
 800174c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	ea03 0501 	and.w	r5, r3, r1
 8001758:	ea04 0602 	and.w	r6, r4, r2
 800175c:	4629      	mov	r1, r5
 800175e:	4632      	mov	r2, r6
 8001760:	f04f 0300 	mov.w	r3, #0
 8001764:	f04f 0400 	mov.w	r4, #0
 8001768:	0154      	lsls	r4, r2, #5
 800176a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800176e:	014b      	lsls	r3, r1, #5
 8001770:	4619      	mov	r1, r3
 8001772:	4622      	mov	r2, r4
 8001774:	1b49      	subs	r1, r1, r5
 8001776:	eb62 0206 	sbc.w	r2, r2, r6
 800177a:	f04f 0300 	mov.w	r3, #0
 800177e:	f04f 0400 	mov.w	r4, #0
 8001782:	0194      	lsls	r4, r2, #6
 8001784:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001788:	018b      	lsls	r3, r1, #6
 800178a:	1a5b      	subs	r3, r3, r1
 800178c:	eb64 0402 	sbc.w	r4, r4, r2
 8001790:	f04f 0100 	mov.w	r1, #0
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	00e2      	lsls	r2, r4, #3
 800179a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800179e:	00d9      	lsls	r1, r3, #3
 80017a0:	460b      	mov	r3, r1
 80017a2:	4614      	mov	r4, r2
 80017a4:	195b      	adds	r3, r3, r5
 80017a6:	eb44 0406 	adc.w	r4, r4, r6
 80017aa:	f04f 0100 	mov.w	r1, #0
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	0262      	lsls	r2, r4, #9
 80017b4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80017b8:	0259      	lsls	r1, r3, #9
 80017ba:	460b      	mov	r3, r1
 80017bc:	4614      	mov	r4, r2
 80017be:	4618      	mov	r0, r3
 80017c0:	4621      	mov	r1, r4
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f04f 0400 	mov.w	r4, #0
 80017c8:	461a      	mov	r2, r3
 80017ca:	4623      	mov	r3, r4
 80017cc:	f7fe fcfc 	bl	80001c8 <__aeabi_uldivmod>
 80017d0:	4603      	mov	r3, r0
 80017d2:	460c      	mov	r4, r1
 80017d4:	60fb      	str	r3, [r7, #12]
 80017d6:	e049      	b.n	800186c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017d8:	4b2f      	ldr	r3, [pc, #188]	; (8001898 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	099b      	lsrs	r3, r3, #6
 80017de:	f04f 0400 	mov.w	r4, #0
 80017e2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	ea03 0501 	and.w	r5, r3, r1
 80017ee:	ea04 0602 	and.w	r6, r4, r2
 80017f2:	4629      	mov	r1, r5
 80017f4:	4632      	mov	r2, r6
 80017f6:	f04f 0300 	mov.w	r3, #0
 80017fa:	f04f 0400 	mov.w	r4, #0
 80017fe:	0154      	lsls	r4, r2, #5
 8001800:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001804:	014b      	lsls	r3, r1, #5
 8001806:	4619      	mov	r1, r3
 8001808:	4622      	mov	r2, r4
 800180a:	1b49      	subs	r1, r1, r5
 800180c:	eb62 0206 	sbc.w	r2, r2, r6
 8001810:	f04f 0300 	mov.w	r3, #0
 8001814:	f04f 0400 	mov.w	r4, #0
 8001818:	0194      	lsls	r4, r2, #6
 800181a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800181e:	018b      	lsls	r3, r1, #6
 8001820:	1a5b      	subs	r3, r3, r1
 8001822:	eb64 0402 	sbc.w	r4, r4, r2
 8001826:	f04f 0100 	mov.w	r1, #0
 800182a:	f04f 0200 	mov.w	r2, #0
 800182e:	00e2      	lsls	r2, r4, #3
 8001830:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001834:	00d9      	lsls	r1, r3, #3
 8001836:	460b      	mov	r3, r1
 8001838:	4614      	mov	r4, r2
 800183a:	195b      	adds	r3, r3, r5
 800183c:	eb44 0406 	adc.w	r4, r4, r6
 8001840:	f04f 0100 	mov.w	r1, #0
 8001844:	f04f 0200 	mov.w	r2, #0
 8001848:	02a2      	lsls	r2, r4, #10
 800184a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800184e:	0299      	lsls	r1, r3, #10
 8001850:	460b      	mov	r3, r1
 8001852:	4614      	mov	r4, r2
 8001854:	4618      	mov	r0, r3
 8001856:	4621      	mov	r1, r4
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f04f 0400 	mov.w	r4, #0
 800185e:	461a      	mov	r2, r3
 8001860:	4623      	mov	r3, r4
 8001862:	f7fe fcb1 	bl	80001c8 <__aeabi_uldivmod>
 8001866:	4603      	mov	r3, r0
 8001868:	460c      	mov	r4, r1
 800186a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800186c:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	0c1b      	lsrs	r3, r3, #16
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	3301      	adds	r3, #1
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	fbb2 f3f3 	udiv	r3, r2, r3
 8001884:	60bb      	str	r3, [r7, #8]
      break;
 8001886:	e002      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800188a:	60bb      	str	r3, [r7, #8]
      break;
 800188c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800188e:	68bb      	ldr	r3, [r7, #8]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001898:	40023800 	.word	0x40023800
 800189c:	00f42400 	.word	0x00f42400
 80018a0:	007a1200 	.word	0x007a1200

080018a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018a8:	f7fe fe0e 	bl	80004c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018ac:	f000 f80e 	bl	80018cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018b0:	f000 f876 	bl	80019a0 <MX_GPIO_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
	  GPIOD->BSRR = GPIO_PIN_15 << 16U;
 80018b4:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <main+0x24>)
 80018b6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80018ba:	619a      	str	r2, [r3, #24]
	  GPIOD->BSRR = GPIO_PIN_15;
 80018bc:	4b02      	ldr	r3, [pc, #8]	; (80018c8 <main+0x24>)
 80018be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018c2:	619a      	str	r2, [r3, #24]
	  GPIOD->BSRR = GPIO_PIN_15 << 16U;
 80018c4:	e7f6      	b.n	80018b4 <main+0x10>
 80018c6:	bf00      	nop
 80018c8:	40020c00 	.word	0x40020c00

080018cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b094      	sub	sp, #80	; 0x50
 80018d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018d2:	f107 0320 	add.w	r3, r7, #32
 80018d6:	2230      	movs	r2, #48	; 0x30
 80018d8:	2100      	movs	r1, #0
 80018da:	4618      	mov	r0, r3
 80018dc:	f000 f99e 	bl	8001c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018f0:	2300      	movs	r3, #0
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	4b28      	ldr	r3, [pc, #160]	; (8001998 <SystemClock_Config+0xcc>)
 80018f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f8:	4a27      	ldr	r2, [pc, #156]	; (8001998 <SystemClock_Config+0xcc>)
 80018fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001900:	4b25      	ldr	r3, [pc, #148]	; (8001998 <SystemClock_Config+0xcc>)
 8001902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800190c:	2300      	movs	r3, #0
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	4b22      	ldr	r3, [pc, #136]	; (800199c <SystemClock_Config+0xd0>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a21      	ldr	r2, [pc, #132]	; (800199c <SystemClock_Config+0xd0>)
 8001916:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800191a:	6013      	str	r3, [r2, #0]
 800191c:	4b1f      	ldr	r3, [pc, #124]	; (800199c <SystemClock_Config+0xd0>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001928:	2301      	movs	r3, #1
 800192a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800192c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001932:	2302      	movs	r3, #2
 8001934:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001936:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800193a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800193c:	2308      	movs	r3, #8
 800193e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001940:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001944:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001946:	2302      	movs	r3, #2
 8001948:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800194a:	2307      	movs	r3, #7
 800194c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800194e:	f107 0320 	add.w	r3, r7, #32
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff fa52 	bl	8000dfc <HAL_RCC_OscConfig>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800195e:	f000 f871 	bl	8001a44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001962:	230f      	movs	r3, #15
 8001964:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001966:	2302      	movs	r3, #2
 8001968:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800196e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001972:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001978:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800197a:	f107 030c 	add.w	r3, r7, #12
 800197e:	2105      	movs	r1, #5
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fd2d 	bl	80013e0 <HAL_RCC_ClockConfig>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800198c:	f000 f85a 	bl	8001a44 <Error_Handler>
  }
}
 8001990:	bf00      	nop
 8001992:	3750      	adds	r7, #80	; 0x50
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40023800 	.word	0x40023800
 800199c:	40007000 	.word	0x40007000

080019a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
 80019b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	4b20      	ldr	r3, [pc, #128]	; (8001a3c <MX_GPIO_Init+0x9c>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	4a1f      	ldr	r2, [pc, #124]	; (8001a3c <MX_GPIO_Init+0x9c>)
 80019c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019c4:	6313      	str	r3, [r2, #48]	; 0x30
 80019c6:	4b1d      	ldr	r3, [pc, #116]	; (8001a3c <MX_GPIO_Init+0x9c>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	4b19      	ldr	r3, [pc, #100]	; (8001a3c <MX_GPIO_Init+0x9c>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	4a18      	ldr	r2, [pc, #96]	; (8001a3c <MX_GPIO_Init+0x9c>)
 80019dc:	f043 0308 	orr.w	r3, r3, #8
 80019e0:	6313      	str	r3, [r2, #48]	; 0x30
 80019e2:	4b16      	ldr	r3, [pc, #88]	; (8001a3c <MX_GPIO_Init+0x9c>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	f003 0308 	and.w	r3, r3, #8
 80019ea:	607b      	str	r3, [r7, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	603b      	str	r3, [r7, #0]
 80019f2:	4b12      	ldr	r3, [pc, #72]	; (8001a3c <MX_GPIO_Init+0x9c>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	4a11      	ldr	r2, [pc, #68]	; (8001a3c <MX_GPIO_Init+0x9c>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6313      	str	r3, [r2, #48]	; 0x30
 80019fe:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <MX_GPIO_Init+0x9c>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001a10:	480b      	ldr	r0, [pc, #44]	; (8001a40 <MX_GPIO_Init+0xa0>)
 8001a12:	f7ff f9c1 	bl	8000d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001a16:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001a1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a28:	f107 030c 	add.w	r3, r7, #12
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4804      	ldr	r0, [pc, #16]	; (8001a40 <MX_GPIO_Init+0xa0>)
 8001a30:	f7fe fec6 	bl	80007c0 <HAL_GPIO_Init>

}
 8001a34:	bf00      	nop
 8001a36:	3720      	adds	r7, #32
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40020c00 	.word	0x40020c00

08001a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
 8001a5a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <HAL_MspInit+0x4c>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a76:	4a0f      	ldr	r2, [pc, #60]	; (8001ab4 <HAL_MspInit+0x4c>)
 8001a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	; (8001ab4 <HAL_MspInit+0x4c>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	603b      	str	r3, [r7, #0]
 8001a8e:	4b09      	ldr	r3, [pc, #36]	; (8001ab4 <HAL_MspInit+0x4c>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	4a08      	ldr	r2, [pc, #32]	; (8001ab4 <HAL_MspInit+0x4c>)
 8001a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a98:	6413      	str	r3, [r2, #64]	; 0x40
 8001a9a:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <HAL_MspInit+0x4c>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa2:	603b      	str	r3, [r7, #0]
 8001aa4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001aa6:	2007      	movs	r0, #7
 8001aa8:	f7fe fe32 	bl	8000710 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aac:	bf00      	nop
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40023800 	.word	0x40023800

08001ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <MemManage_Handler+0x4>

08001ad2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <UsageFault_Handler+0x4>

08001ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0c:	f7fe fd2e 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b18:	4b16      	ldr	r3, [pc, #88]	; (8001b74 <SystemInit+0x60>)
 8001b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b1e:	4a15      	ldr	r2, [pc, #84]	; (8001b74 <SystemInit+0x60>)
 8001b20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001b28:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <SystemInit+0x64>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a12      	ldr	r2, [pc, #72]	; (8001b78 <SystemInit+0x64>)
 8001b2e:	f043 0301 	orr.w	r3, r3, #1
 8001b32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001b34:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <SystemInit+0x64>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <SystemInit+0x64>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a0e      	ldr	r2, [pc, #56]	; (8001b78 <SystemInit+0x64>)
 8001b40:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <SystemInit+0x64>)
 8001b4c:	4a0b      	ldr	r2, [pc, #44]	; (8001b7c <SystemInit+0x68>)
 8001b4e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <SystemInit+0x64>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a08      	ldr	r2, [pc, #32]	; (8001b78 <SystemInit+0x64>)
 8001b56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b5a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <SystemInit+0x64>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b62:	4b04      	ldr	r3, [pc, #16]	; (8001b74 <SystemInit+0x60>)
 8001b64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b68:	609a      	str	r2, [r3, #8]
#endif
}
 8001b6a:	bf00      	nop
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	e000ed00 	.word	0xe000ed00
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	24003010 	.word	0x24003010

08001b80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bb8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b86:	e003      	b.n	8001b90 <LoopCopyDataInit>

08001b88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b8e:	3104      	adds	r1, #4

08001b90 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b90:	480b      	ldr	r0, [pc, #44]	; (8001bc0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b92:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b98:	d3f6      	bcc.n	8001b88 <CopyDataInit>
  ldr  r2, =_sbss
 8001b9a:	4a0b      	ldr	r2, [pc, #44]	; (8001bc8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b9c:	e002      	b.n	8001ba4 <LoopFillZerobss>

08001b9e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b9e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ba0:	f842 3b04 	str.w	r3, [r2], #4

08001ba4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ba4:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001ba6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ba8:	d3f9      	bcc.n	8001b9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001baa:	f7ff ffb3 	bl	8001b14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bae:	f000 f811 	bl	8001bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bb2:	f7ff fe77 	bl	80018a4 <main>
  bx  lr    
 8001bb6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001bb8:	2001ffff 	.word	0x2001ffff
  ldr  r3, =_sidata
 8001bbc:	08001d14 	.word	0x08001d14
  ldr  r0, =_sdata
 8001bc0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001bc4:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001bc8:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001bcc:	2000002c 	.word	0x2000002c

08001bd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bd0:	e7fe      	b.n	8001bd0 <ADC_IRQHandler>
	...

08001bd4 <__libc_init_array>:
 8001bd4:	b570      	push	{r4, r5, r6, lr}
 8001bd6:	4e0d      	ldr	r6, [pc, #52]	; (8001c0c <__libc_init_array+0x38>)
 8001bd8:	4c0d      	ldr	r4, [pc, #52]	; (8001c10 <__libc_init_array+0x3c>)
 8001bda:	1ba4      	subs	r4, r4, r6
 8001bdc:	10a4      	asrs	r4, r4, #2
 8001bde:	2500      	movs	r5, #0
 8001be0:	42a5      	cmp	r5, r4
 8001be2:	d109      	bne.n	8001bf8 <__libc_init_array+0x24>
 8001be4:	4e0b      	ldr	r6, [pc, #44]	; (8001c14 <__libc_init_array+0x40>)
 8001be6:	4c0c      	ldr	r4, [pc, #48]	; (8001c18 <__libc_init_array+0x44>)
 8001be8:	f000 f820 	bl	8001c2c <_init>
 8001bec:	1ba4      	subs	r4, r4, r6
 8001bee:	10a4      	asrs	r4, r4, #2
 8001bf0:	2500      	movs	r5, #0
 8001bf2:	42a5      	cmp	r5, r4
 8001bf4:	d105      	bne.n	8001c02 <__libc_init_array+0x2e>
 8001bf6:	bd70      	pop	{r4, r5, r6, pc}
 8001bf8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bfc:	4798      	blx	r3
 8001bfe:	3501      	adds	r5, #1
 8001c00:	e7ee      	b.n	8001be0 <__libc_init_array+0xc>
 8001c02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c06:	4798      	blx	r3
 8001c08:	3501      	adds	r5, #1
 8001c0a:	e7f2      	b.n	8001bf2 <__libc_init_array+0x1e>
 8001c0c:	08001d0c 	.word	0x08001d0c
 8001c10:	08001d0c 	.word	0x08001d0c
 8001c14:	08001d0c 	.word	0x08001d0c
 8001c18:	08001d10 	.word	0x08001d10

08001c1c <memset>:
 8001c1c:	4402      	add	r2, r0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d100      	bne.n	8001c26 <memset+0xa>
 8001c24:	4770      	bx	lr
 8001c26:	f803 1b01 	strb.w	r1, [r3], #1
 8001c2a:	e7f9      	b.n	8001c20 <memset+0x4>

08001c2c <_init>:
 8001c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c2e:	bf00      	nop
 8001c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c32:	bc08      	pop	{r3}
 8001c34:	469e      	mov	lr, r3
 8001c36:	4770      	bx	lr

08001c38 <_fini>:
 8001c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c3a:	bf00      	nop
 8001c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c3e:	bc08      	pop	{r3}
 8001c40:	469e      	mov	lr, r3
 8001c42:	4770      	bx	lr
