#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 29 23:30:28 2023
# Process ID: 9248
# Current directory: C:/Users/hjh09/Desktop/project/spi_test/prj
# Command line: vivado.exe -source ../tcl/non_prj.tcl
# Log file: C:/Users/hjh09/Desktop/project/spi_test/prj/vivado.log
# Journal file: C:/Users/hjh09/Desktop/project/spi_test/prj\vivado.jou
#-----------------------------------------------------------
start_gui
source ../tcl/non_prj.tcl
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property -dict [list CONFIG.C_USE_STARTUP {0} CONFIG.C_USE_STARTUP_INT {0} CONFIG.C_FIFO_DEPTH {256}] [get_bd_cells axi_quad_spi_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
set_property location {1 87 -189} [get_bd_cells jtag_axi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {2 263 -74} [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/reset] [get_bd_pins clk_wiz_0/clk_in1]
endgroup
delete_bd_objs [get_bd_nets reset_0_1]
delete_bd_objs [get_bd_ports reset_0]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_100m} CONFIG.CLK_OUT2_PORT {clk_50m} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {192.113} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/resetn]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_100m] [get_bd_pins jtag_axi_0/aclk]
startgroup
set_property -dict [list CONFIG.PROTOCOL {2}] [get_bd_cells jtag_axi_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins jtag_axi_0/M_AXI] [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
connect_bd_net [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins clk_wiz_0/clk_50m]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins axi_quad_spi_0/s_axi_aresetn]
connect_bd_net [get_bd_pins jtag_axi_0/aresetn] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins axi_quad_spi_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_100m]
set_property location {725 -163} [get_bd_intf_ports spi_rtl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {3.5 844 -6} [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property location {3 850 131} [get_bd_cells vio_0]
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {0}] [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins clk_wiz_0/clk_100m]
connect_bd_net [get_bd_pins vio_0/probe_in0] [get_bd_pins axi_quad_spi_0/ip2intc_irpt]
set_property -dict [list CONFIG.C_DATA_DEPTH {16384} CONFIG.C_NUM_OF_PROBES {20} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz_0/clk_100m]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins axi_quad_spi_0/io0_i]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins axi_quad_spi_0/io0_o]
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins axi_quad_spi_0/io0_t]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins axi_quad_spi_0/io1_i]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins axi_quad_spi_0/io1_o]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins axi_quad_spi_0/io1_t]
connect_bd_net [get_bd_pins ila_0/probe6] [get_bd_pins axi_quad_spi_0/sck_i]
connect_bd_net [get_bd_pins ila_0/probe7] [get_bd_pins axi_quad_spi_0/sck_o]
connect_bd_net [get_bd_pins ila_0/probe8] [get_bd_pins axi_quad_spi_0/sck_t]
connect_bd_net [get_bd_pins ila_0/probe9] [get_bd_pins axi_quad_spi_0/ss_i]
connect_bd_net [get_bd_pins ila_0/probe10] [get_bd_pins axi_quad_spi_0/ss_o]
connect_bd_net [get_bd_pins ila_0/probe11] [get_bd_pins axi_quad_spi_0/ss_t]
connect_bd_net [get_bd_pins ila_0/probe12] [get_bd_pins axi_quad_spi_0/ip2intc_irpt]
delete_bd_objs [get_bd_cells vio_0]
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {13}] [get_bd_cells ila_0]
endgroup
assign_bd_address
set_property offset 0x00000000 [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_quad_spi_0_Reg}]
set_property range 4K [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_quad_spi_0_Reg}]
save_bd_design
validate_bd_design
delete_bd_objs [get_bd_nets clk_in1_0_1] [get_bd_ports clk_in1_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
save_bd_design
validate_bd_design
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets Net1]
delete_bd_objs [get_bd_nets Net2]
delete_bd_objs [get_bd_nets Net3]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io0_o]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io0_t]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io1_o]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io1_t]
delete_bd_objs [get_bd_nets axi_quad_spi_0_sck_o]
delete_bd_objs [get_bd_nets axi_quad_spi_0_sck_t]
delete_bd_objs [get_bd_nets axi_quad_spi_0_ss_o]
delete_bd_objs [get_bd_nets axi_quad_spi_0_ss_t]
delete_bd_objs [get_bd_nets axi_quad_spi_0_ip2intc_irpt]
connect_bd_net [get_bd_pins axi_quad_spi_0/io0_o] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins axi_quad_spi_0/io0_t] [get_bd_pins ila_0/probe1]
connect_bd_net [get_bd_pins axi_quad_spi_0/io1_o] [get_bd_pins ila_0/probe2]
connect_bd_net [get_bd_pins axi_quad_spi_0/io1_t] [get_bd_pins ila_0/probe3]
connect_bd_net [get_bd_pins axi_quad_spi_0/sck_o] [get_bd_pins ila_0/probe4]
connect_bd_net [get_bd_pins axi_quad_spi_0/sck_t] [get_bd_pins ila_0/probe5]
connect_bd_net [get_bd_pins axi_quad_spi_0/ss_o] [get_bd_pins ila_0/probe6]
connect_bd_net [get_bd_pins axi_quad_spi_0/ss_t] [get_bd_pins ila_0/probe7]
connect_bd_net [get_bd_pins axi_quad_spi_0/ip2intc_irpt] [get_bd_pins ila_0/probe8]
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {9}] [get_bd_cells ila_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_quad_spi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_jtag_axi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_axi_quad_spi_0_0_synth_1 design_1_jtag_axi_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_ila_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/hjh09/Desktop/project/spi_test/src/xdc/pin.xdc -to_files C:/Users/hjh09/Desktop/project/spi_test/src/xdc/led.xdc -filesets [get_filesets *]
set_property name sys_clk [get_bd_ports clk_in1_0]
set_property name rst_n [get_bd_ports resetn_0]
save_bd_design
generate_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets axi_quad_spi_0_io1_o] [get_bd_nets axi_quad_spi_0_sck_t] [get_bd_nets axi_quad_spi_0_ss_o] [get_bd_nets axi_quad_spi_0_io0_o] [get_bd_nets axi_quad_spi_0_io0_t] [get_bd_nets axi_quad_spi_0_io1_t] [get_bd_nets axi_quad_spi_0_sck_o] [get_bd_nets axi_quad_spi_0_ss_t] [get_bd_nets axi_quad_spi_0_ip2intc_irpt] [get_bd_cells ila_0]
delete_bd_objs [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_intf_ports spi_rtl_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/ip2intc_irpt]
make_bd_intf_pins_external  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip
set_property -dict [list CONFIG.C_DATA_DEPTH {16384} CONFIG.C_NUM_OF_PROBES {9}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 12 ila_0_synth_1
export_simulation -of_objects [get_files c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_port -dir O -type clk ACLK
connect_bd_net [get_bd_ports ACLK] [get_bd_pins clk_wiz_0/clk_100m]
save_bd_design
undo
connect_bd_net [get_bd_ports ACLK] [get_bd_pins clk_wiz_0/clk_50m]
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_ports ACLK]
set_property name spi_clk [get_bd_ports ACLK]
save_bd_design
generate_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
