$date
	Thu Dec 29 20:19:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # counterReg [7:0] $end
$var reg 1 $ rstn $end
$scope module A0 $end
$var wire 1 " clk $end
$var wire 8 % counterReg [7:0] $end
$var wire 1 & rst $end
$var wire 1 $ rstn $end
$var reg 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 '
1&
b1010 %
1$
b1010 #
1"
b1010 !
$end
#10
0"
#20
b1011 !
b1011 '
1"
0&
0$
#30
0"
#40
b1100 !
b1100 '
1"
#50
0"
#60
b1101 !
b1101 '
1"
#70
0"
#80
b1010 !
b1010 '
1"
1&
1$
#90
0"
0&
0$
#100
b1011 !
b1011 '
1"
#110
0"
#120
b1100 !
b1100 '
1"
#130
