
*** Running vivado
    with args -log Radio_Top_Pynq_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Radio_Top_Pynq_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Radio_Top_Pynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.cache/ip 
WARNING: [Vivado 12-8448] Reference module source file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd referred in sub-design Radio_Top_Pynq is not added in project.
WARNING: [Vivado 12-8448] Reference module source file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/PS_Zynq.bd referred in sub-design Radio_Top_Pynq is not added in project.
Command: synth_design -top Radio_Top_Pynq_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 153432
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1666.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Radio_Top_Pynq_wrapper' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Radio_Top_Pynq' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:12]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_axi_interconnect_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:991]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1IVXEFT' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1935]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_auto_pc_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_auto_pc_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1IVXEFT' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1935]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1IIYI4' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:2340]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_auto_us_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_auto_us_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_auto_us_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_auto_us_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'PS_Zynq_inst_0_auto_us_0' is unconnected for instance 'auto_us' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:2467]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'PS_Zynq_inst_0_auto_us_0' has 34 connections declared, but only 33 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:2467]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1IIYI4' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:2340]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_10PMV4B' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:2503]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_auto_us_1' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_auto_us_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_auto_us_1' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_auto_us_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'PS_Zynq_inst_0_auto_us_1' is unconnected for instance 'auto_us' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:2654]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'PS_Zynq_inst_0_auto_us_1' has 40 connections declared, but only 39 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:2654]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_10PMV4B' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:2503]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_xbar_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_xbar_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'PS_Zynq_inst_0_xbar_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1562]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'PS_Zynq_inst_0_xbar_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1579]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'PS_Zynq_inst_0_xbar_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1580]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'PS_Zynq_inst_0_xbar_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1582]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'PS_Zynq_inst_0_xbar_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1583]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'PS_Zynq_inst_0_xbar_0' is unconnected for instance 'xbar' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1512]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'PS_Zynq_inst_0_xbar_0' is unconnected for instance 'xbar' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1512]
WARNING: [Synth 8-7023] instance 'xbar' of module 'PS_Zynq_inst_0_xbar_0' has 78 connections declared, but only 76 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1512]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_axi_interconnect_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:991]
INFO: [Synth 8-6157] synthesizing module 'gpio_regs_imp_ZGLP1V' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1591]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_axi_gpio_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_axi_gpio_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_axi_gpio_1_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_axi_gpio_1_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_axi_gpio_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio2_io_o' of module 'PS_Zynq_inst_0_axi_gpio_1_0' is unconnected for instance 'axi_gpio_1' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1875]
WARNING: [Synth 8-7023] instance 'axi_gpio_1' of module 'PS_Zynq_inst_0_axi_gpio_1_0' has 21 connections declared, but only 20 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1875]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_axi_gpio_2_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_axi_gpio_2_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_axi_gpio_2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'PS_Zynq_inst_0_axi_gpio_2_0' is unconnected for instance 'axi_gpio_2' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1896]
WARNING: [Synth 8-7071] port 'gpio2_io_o' of module 'PS_Zynq_inst_0_axi_gpio_2_0' is unconnected for instance 'axi_gpio_2' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1896]
WARNING: [Synth 8-7023] instance 'axi_gpio_2' of module 'PS_Zynq_inst_0_axi_gpio_2_0' has 21 connections declared, but only 19 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1896]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_delimiter_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_delimiter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_delimiter_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_delimiter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_delimiter_1_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_delimiter_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_delimiter_1_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_delimiter_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_delimiter_2_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_delimiter_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_delimiter_2_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_delimiter_2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'OUT3' of module 'PS_Zynq_inst_0_delimiter_2_0' is unconnected for instance 'delimiter_2' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1925]
WARNING: [Synth 8-7071] port 'OUT6' of module 'PS_Zynq_inst_0_delimiter_2_0' is unconnected for instance 'delimiter_2' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1925]
WARNING: [Synth 8-7023] instance 'delimiter_2' of module 'PS_Zynq_inst_0_delimiter_2_0' has 9 connections declared, but only 7 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1925]
INFO: [Synth 8-6155] done synthesizing module 'gpio_regs_imp_ZGLP1V' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:1591]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_proc_sys_reset_10_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_proc_sys_reset_10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_proc_sys_reset_10_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_proc_sys_reset_10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_10_0' is unconnected for instance 'proc_sys_reset_10' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:721]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_10_0' is unconnected for instance 'proc_sys_reset_10' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:721]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_10_0' is unconnected for instance 'proc_sys_reset_10' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:721]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'PS_Zynq_inst_0_proc_sys_reset_10_0' is unconnected for instance 'proc_sys_reset_10' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:721]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_10' of module 'PS_Zynq_inst_0_proc_sys_reset_10_0' has 10 connections declared, but only 6 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:721]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_proc_sys_reset_100_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_proc_sys_reset_100_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_proc_sys_reset_100_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_proc_sys_reset_100_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_100_0' is unconnected for instance 'proc_sys_reset_100' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:728]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_100_0' is unconnected for instance 'proc_sys_reset_100' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:728]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_100_0' is unconnected for instance 'proc_sys_reset_100' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:728]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_100' of module 'PS_Zynq_inst_0_proc_sys_reset_100_0' has 10 connections declared, but only 7 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:728]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_proc_sys_reset_40_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_proc_sys_reset_40_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_proc_sys_reset_40_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_proc_sys_reset_40_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_40_0' is unconnected for instance 'proc_sys_reset_40' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:736]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_40_0' is unconnected for instance 'proc_sys_reset_40' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:736]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'PS_Zynq_inst_0_proc_sys_reset_40_0' is unconnected for instance 'proc_sys_reset_40' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:736]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'PS_Zynq_inst_0_proc_sys_reset_40_0' is unconnected for instance 'proc_sys_reset_40' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:736]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_40' of module 'PS_Zynq_inst_0_proc_sys_reset_40_0' has 10 connections declared, but only 6 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:736]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_processing_system7_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_processing_system7_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_processing_system7_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_processing_system7_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'PS_Zynq_inst_0_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:743]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'PS_Zynq_inst_0_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:743]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'PS_Zynq_inst_0_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:743]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'PS_Zynq_inst_0_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:743]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'PS_Zynq_inst_0_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:743]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'PS_Zynq_inst_0_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:743]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'PS_Zynq_inst_0_processing_system7_0_0' has 112 connections declared, but only 106 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:743]
INFO: [Synth 8-6157] synthesizing module 'PS_Zynq_inst_0_smartconnect_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_smartconnect_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0_smartconnect_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/PS_Zynq_inst_0_smartconnect_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M04_AXI_awprot' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7071] port 'M04_AXI_arprot' of module 'PS_Zynq_inst_0_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'PS_Zynq_inst_0_smartconnect_0_0' has 149 connections declared, but only 138 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:850]
INFO: [Synth 8-6155] done synthesizing module 'PS_Zynq_inst_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v:12]
WARNING: [Synth 8-7071] port 'aclk_10M' of module 'PS_Zynq_inst_0' is unconnected for instance 'PS_Zynq_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:180]
WARNING: [Synth 8-7071] port 'aclk_40M' of module 'PS_Zynq_inst_0' is unconnected for instance 'PS_Zynq_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:180]
WARNING: [Synth 8-7071] port 'aresetn_10M' of module 'PS_Zynq_inst_0' is unconnected for instance 'PS_Zynq_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:180]
WARNING: [Synth 8-7071] port 'aresetn_40M' of module 'PS_Zynq_inst_0' is unconnected for instance 'PS_Zynq_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:180]
WARNING: [Synth 8-7023] instance 'PS_Zynq_0' of module 'PS_Zynq_inst_0' has 114 connections declared, but only 110 given [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:180]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_axi_bram_ctrl_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_axi_bram_ctrl_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_axi_bram_ctrl_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'bram_rst_a' of module 'Transmit_Chain_inst_0_axi_bram_ctrl_0_0' is unconnected for instance 'axi_bram_ctrl_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:266]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0' of module 'Transmit_Chain_inst_0_axi_bram_ctrl_0_0' has 40 connections declared, but only 39 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:266]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_axis_data_fifo_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_axis_data_fifo_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_axis_data_fifo_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_axis_data_fifo_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_axis_data_fifo_1_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_axis_data_fifo_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_axis_data_fifo_1_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_axis_data_fifo_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'Transmit_Chain_inst_0_axis_data_fifo_1_0' is unconnected for instance 'axis_data_fifo_1' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:317]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_1' of module 'Transmit_Chain_inst_0_axis_data_fifo_1_0' has 12 connections declared, but only 11 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:317]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_conj_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_conj_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_conj_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_conj_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_fft_config_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_fft_config_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_fft_config_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_fft_config_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_ifft_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_ifft_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_ifft_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_ifft_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axis_config_tready' of module 'Transmit_Chain_inst_0_ifft_0' is unconnected for instance 'ifft' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:350]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'Transmit_Chain_inst_0_ifft_0' is unconnected for instance 'ifft' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:350]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'Transmit_Chain_inst_0_ifft_0' is unconnected for instance 'ifft' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:350]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'Transmit_Chain_inst_0_ifft_0' is unconnected for instance 'ifft' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:350]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'Transmit_Chain_inst_0_ifft_0' is unconnected for instance 'ifft' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:350]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'Transmit_Chain_inst_0_ifft_0' is unconnected for instance 'ifft' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:350]
WARNING: [Synth 8-7071] port 'event_data_out_channel_halt' of module 'Transmit_Chain_inst_0_ifft_0' is unconnected for instance 'ifft' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:350]
WARNING: [Synth 8-7023] instance 'ifft' of module 'Transmit_Chain_inst_0_ifft_0' has 19 connections declared, but only 12 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:350]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_mux_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_mux_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_mux_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_mux_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_playback_ctrl_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_playback_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_playback_ctrl_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_playback_ctrl_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'BRAM_PORT_rst' of module 'Transmit_Chain_inst_0_playback_ctrl_0_0' is unconnected for instance 'playback_ctrl_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:379]
WARNING: [Synth 8-7023] instance 'playback_ctrl_0' of module 'Transmit_Chain_inst_0_playback_ctrl_0_0' has 18 connections declared, but only 17 given [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:379]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_playback_mem_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_playback_mem_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_playback_mem_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_playback_mem_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_real_time_sampler_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_real_time_sampler_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_real_time_sampler_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_real_time_sampler_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Transmit_Chain_inst_0_tlast_gen_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_tlast_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0_tlast_gen_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Transmit_Chain_inst_0_tlast_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Transmit_Chain_inst_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'Radio_Top_Pynq_axi_dma_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Radio_Top_Pynq_axi_dma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Radio_Top_Pynq_axi_dma_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Radio_Top_Pynq_axi_dma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'Radio_Top_Pynq_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:344]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'Radio_Top_Pynq_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:344]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'Radio_Top_Pynq_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:344]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'Radio_Top_Pynq_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:344]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'Radio_Top_Pynq_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:344]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'Radio_Top_Pynq_axi_dma_0_0' has 64 connections declared, but only 59 given [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:344]
INFO: [Synth 8-6157] synthesizing module 'Radio_Top_Pynq_axis_data_fifo_1_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Radio_Top_Pynq_axis_data_fifo_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Radio_Top_Pynq_axis_data_fifo_1_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Radio_Top_Pynq_axis_data_fifo_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'Radio_Top_Pynq_axis_data_fifo_1_0' is unconnected for instance 'axis_data_fifo_1' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:404]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_1' of module 'Radio_Top_Pynq_axis_data_fifo_1_0' has 10 connections declared, but only 9 given [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:404]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:414]
INFO: [Synth 8-6157] synthesizing module 'Radio_Top_Pynq_system_ila_0_0' [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Radio_Top_Pynq_system_ila_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Radio_Top_Pynq_system_ila_0_0' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/.Xil/Vivado-138292-DESKTOP-1UDCE0K/realtime/Radio_Top_Pynq_system_ila_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Radio_Top_Pynq' (0#1) [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Radio_Top_Pynq_wrapper' (0#1) [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_10PMV4B is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_10PMV4B is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1IIYI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1IIYI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[5] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[4] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[3] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[2] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[1] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[5] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[4] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[3] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[2] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[1] in module m00_couplers_imp_1IVXEFT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1760.680 ; gain = 94.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1760.680 ; gain = 94.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1760.680 ; gain = 94.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1760.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_proc_sys_reset_100_0/PS_Zynq_inst_0_proc_sys_reset_100_0/PS_Zynq_inst_0_proc_sys_reset_100_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_100'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_proc_sys_reset_100_0/PS_Zynq_inst_0_proc_sys_reset_100_0/PS_Zynq_inst_0_proc_sys_reset_100_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_100'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_xbar_0/PS_Zynq_inst_0_xbar_0/PS_Zynq_inst_0_xbar_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_xbar_0/PS_Zynq_inst_0_xbar_0/PS_Zynq_inst_0_xbar_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_0/PS_Zynq_inst_0_auto_us_0/PS_Zynq_inst_0_auto_us_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_0/PS_Zynq_inst_0_auto_us_0/PS_Zynq_inst_0_auto_us_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_1/PS_Zynq_inst_0_auto_us_1/PS_Zynq_inst_0_auto_us_1_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_1/PS_Zynq_inst_0_auto_us_1/PS_Zynq_inst_0_auto_us_1_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_pc_0/PS_Zynq_inst_0_auto_pc_0/PS_Zynq_inst_0_auto_pc_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_pc_0/PS_Zynq_inst_0_auto_pc_0/PS_Zynq_inst_0_auto_pc_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_proc_sys_reset_10_0/PS_Zynq_inst_0_proc_sys_reset_10_0/PS_Zynq_inst_0_proc_sys_reset_10_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_10'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_proc_sys_reset_10_0/PS_Zynq_inst_0_proc_sys_reset_10_0/PS_Zynq_inst_0_proc_sys_reset_10_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_10'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_proc_sys_reset_40_0/PS_Zynq_inst_0_proc_sys_reset_40_0/PS_Zynq_inst_0_proc_sys_reset_40_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_40'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_proc_sys_reset_40_0/PS_Zynq_inst_0_proc_sys_reset_40_0/PS_Zynq_inst_0_proc_sys_reset_40_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_40'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_axi_gpio_0_0/PS_Zynq_inst_0_axi_gpio_0_0/PS_Zynq_inst_0_axi_gpio_2_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_axi_gpio_0_0/PS_Zynq_inst_0_axi_gpio_0_0/PS_Zynq_inst_0_axi_gpio_2_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_axi_gpio_1_0/PS_Zynq_inst_0_axi_gpio_1_0/PS_Zynq_inst_0_axi_gpio_1_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_axi_gpio_1_0/PS_Zynq_inst_0_axi_gpio_1_0/PS_Zynq_inst_0_axi_gpio_1_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_delimiter_1_0/PS_Zynq_inst_0_delimiter_1_0/PS_Zynq_inst_0_delimiter_1_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_1'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_delimiter_1_0/PS_Zynq_inst_0_delimiter_1_0/PS_Zynq_inst_0_delimiter_1_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_1'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_axi_gpio_2_0/PS_Zynq_inst_0_axi_gpio_2_0/PS_Zynq_inst_0_axi_gpio_2_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_axi_gpio_2_0/PS_Zynq_inst_0_axi_gpio_2_0/PS_Zynq_inst_0_axi_gpio_2_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_delimiter_2_0/PS_Zynq_inst_0_delimiter_2_0/PS_Zynq_inst_0_delimiter_2_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_2'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_delimiter_2_0/PS_Zynq_inst_0_delimiter_2_0/PS_Zynq_inst_0_delimiter_2_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_2'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_delimiter_0_0/PS_Zynq_inst_0_delimiter_0_0/PS_Zynq_inst_0_delimiter_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_delimiter_0_0/PS_Zynq_inst_0_delimiter_0_0/PS_Zynq_inst_0_delimiter_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_axi_bram_ctrl_0_0/Transmit_Chain_inst_0_axi_bram_ctrl_0_0/Transmit_Chain_inst_0_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_axi_bram_ctrl_0_0/Transmit_Chain_inst_0_axi_bram_ctrl_0_0/Transmit_Chain_inst_0_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_axis_data_fifo_0_0/Transmit_Chain_inst_0_axis_data_fifo_0_0/Transmit_Chain_inst_0_axis_data_fifo_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_axis_data_fifo_0_0/Transmit_Chain_inst_0_axis_data_fifo_0_0/Transmit_Chain_inst_0_axis_data_fifo_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_axis_data_fifo_1_0/Transmit_Chain_inst_0_axis_data_fifo_1_0/Transmit_Chain_inst_0_axis_data_fifo_1_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_axis_data_fifo_1_0/Transmit_Chain_inst_0_axis_data_fifo_1_0/Transmit_Chain_inst_0_axis_data_fifo_1_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_conj_0_0/Transmit_Chain_inst_0_conj_0_0/Transmit_Chain_inst_0_conj_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/conj_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_conj_0_0/Transmit_Chain_inst_0_conj_0_0/Transmit_Chain_inst_0_conj_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/conj_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_fft_config_0_0/Transmit_Chain_inst_0_fft_config_0_0/Transmit_Chain_inst_0_fft_config_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/fft_config_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_fft_config_0_0/Transmit_Chain_inst_0_fft_config_0_0/Transmit_Chain_inst_0_fft_config_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/fft_config_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_ifft_0/Transmit_Chain_inst_0_ifft_0/Transmit_Chain_inst_0_ifft_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/ifft'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_ifft_0/Transmit_Chain_inst_0_ifft_0/Transmit_Chain_inst_0_ifft_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/ifft'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_mux_0_0/Transmit_Chain_inst_0_mux_0_0/Transmit_Chain_inst_0_mux_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/mux_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_mux_0_0/Transmit_Chain_inst_0_mux_0_0/Transmit_Chain_inst_0_mux_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/mux_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_playback_ctrl_0_0/Transmit_Chain_inst_0_playback_ctrl_0_0/Transmit_Chain_inst_0_playback_ctrl_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_playback_ctrl_0_0/Transmit_Chain_inst_0_playback_ctrl_0_0/Transmit_Chain_inst_0_playback_ctrl_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_playback_mem_0/Transmit_Chain_inst_0_playback_mem_0/Transmit_Chain_inst_0_playback_mem_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/playback_mem'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_playback_mem_0/Transmit_Chain_inst_0_playback_mem_0/Transmit_Chain_inst_0_playback_mem_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/playback_mem'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_real_time_sampler_0_0/Transmit_Chain_inst_0_real_time_sampler_0_0/Transmit_Chain_inst_0_real_time_sampler_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_real_time_sampler_0_0/Transmit_Chain_inst_0_real_time_sampler_0_0/Transmit_Chain_inst_0_real_time_sampler_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_tlast_gen_0_0/Transmit_Chain_inst_0_tlast_gen_0_0/Transmit_Chain_inst_0_tlast_gen_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/tlast_gen_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ip/Transmit_Chain_inst_0_tlast_gen_0_0/Transmit_Chain_inst_0_tlast_gen_0_0/Transmit_Chain_inst_0_tlast_gen_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/Transmit_Chain_0/tlast_gen_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_axi_dma_0_0/Radio_Top_Pynq_axi_dma_0_0/Radio_Top_Pynq_axi_dma_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/axi_dma_0'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_axi_dma_0_0/Radio_Top_Pynq_axi_dma_0_0/Radio_Top_Pynq_axi_dma_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/axi_dma_0'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_axis_data_fifo_1_0/Radio_Top_Pynq_axis_data_fifo_1_0/Radio_Top_Pynq_axis_data_fifo_1_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/axis_data_fifo_1'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_axis_data_fifo_1_0/Radio_Top_Pynq_axis_data_fifo_1_0/Radio_Top_Pynq_axis_data_fifo_1_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/axis_data_fifo_1'
Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/system_ila_DMA'
Finished Parsing XDC File [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0_in_context.xdc] for cell 'Radio_Top_Pynq_i/system_ila_DMA'
Parsing XDC File [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'bclk'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[3]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[3]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[3]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[4]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[5]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:129]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc:129]
Finished Parsing XDC File [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Radio_Top_Pynq_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1760.680 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Radio_Top_Pynq_i/Transmit_Chain_0/playback_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1760.680 ; gain = 94.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1760.680 ; gain = 94.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0/PS_Zynq_inst_0_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_100. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_40. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/delimiter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/conj_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/fft_config_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/ifft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/mux_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/playback_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/Transmit_Chain_0/tlast_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/axis_data_fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Radio_Top_Pynq_i/system_ila_DMA. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1760.680 ; gain = 94.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1760.680 ; gain = 94.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[5] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[4] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[3] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[2] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[1] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[5] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[4] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[3] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[2] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[1] in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module PS_Zynq_inst_0_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1760.680 ; gain = 94.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1767.910 ; gain = 101.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1768.875 ; gain = 102.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1787.988 ; gain = 121.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1793.730 ; gain = 127.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1793.730 ; gain = 127.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1793.730 ; gain = 127.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1793.730 ; gain = 127.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1793.730 ; gain = 127.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1793.730 ; gain = 127.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |PS_Zynq_inst_0_xbar_0                       |         1|
|2     |PS_Zynq_inst_0_auto_pc_0                    |         1|
|3     |PS_Zynq_inst_0_auto_us_0                    |         1|
|4     |PS_Zynq_inst_0_auto_us_1                    |         1|
|5     |PS_Zynq_inst_0_proc_sys_reset_10_0          |         1|
|6     |PS_Zynq_inst_0_proc_sys_reset_100_0         |         1|
|7     |PS_Zynq_inst_0_proc_sys_reset_40_0          |         1|
|8     |PS_Zynq_inst_0_processing_system7_0_0       |         1|
|9     |PS_Zynq_inst_0_smartconnect_0_0             |         1|
|10    |PS_Zynq_inst_0_axi_gpio_0_0                 |         1|
|11    |PS_Zynq_inst_0_axi_gpio_1_0                 |         1|
|12    |PS_Zynq_inst_0_axi_gpio_2_0                 |         1|
|13    |PS_Zynq_inst_0_delimiter_0_0                |         1|
|14    |PS_Zynq_inst_0_delimiter_1_0                |         1|
|15    |PS_Zynq_inst_0_delimiter_2_0                |         1|
|16    |Transmit_Chain_inst_0_axi_bram_ctrl_0_0     |         1|
|17    |Transmit_Chain_inst_0_axis_data_fifo_0_0    |         1|
|18    |Transmit_Chain_inst_0_axis_data_fifo_1_0    |         1|
|19    |Transmit_Chain_inst_0_conj_0_0              |         1|
|20    |Transmit_Chain_inst_0_fft_config_0_0        |         1|
|21    |Transmit_Chain_inst_0_ifft_0                |         1|
|22    |Transmit_Chain_inst_0_mux_0_0               |         1|
|23    |Transmit_Chain_inst_0_playback_ctrl_0_0     |         1|
|24    |Transmit_Chain_inst_0_playback_mem_0        |         1|
|25    |Transmit_Chain_inst_0_real_time_sampler_0_0 |         1|
|26    |Transmit_Chain_inst_0_tlast_gen_0_0         |         1|
|27    |Radio_Top_Pynq_axi_dma_0_0                  |         1|
|28    |Radio_Top_Pynq_axis_data_fifo_1_0           |         1|
|29    |Radio_Top_Pynq_system_ila_0_0               |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |PS_Zynq_inst_0_auto_pc                    |     1|
|2     |PS_Zynq_inst_0_auto_us                    |     2|
|4     |PS_Zynq_inst_0_axi_gpio_0                 |     1|
|5     |PS_Zynq_inst_0_axi_gpio_1                 |     1|
|6     |PS_Zynq_inst_0_axi_gpio_2                 |     1|
|7     |PS_Zynq_inst_0_delimiter_0                |     1|
|8     |PS_Zynq_inst_0_delimiter_1                |     1|
|9     |PS_Zynq_inst_0_delimiter_2                |     1|
|10    |PS_Zynq_inst_0_proc_sys_reset_100         |     1|
|11    |PS_Zynq_inst_0_proc_sys_reset_10          |     1|
|12    |PS_Zynq_inst_0_proc_sys_reset_40          |     1|
|13    |PS_Zynq_inst_0_processing_system7_0       |     1|
|14    |PS_Zynq_inst_0_smartconnect_0             |     1|
|15    |PS_Zynq_inst_0_xbar                       |     1|
|16    |Radio_Top_Pynq_axi_dma_0                  |     1|
|17    |Radio_Top_Pynq_axis_data_fifo_1           |     1|
|18    |Radio_Top_Pynq_system_ila_0               |     1|
|19    |Transmit_Chain_inst_0_axi_bram_ctrl_0     |     1|
|20    |Transmit_Chain_inst_0_axis_data_fifo_0    |     1|
|21    |Transmit_Chain_inst_0_axis_data_fifo_1    |     1|
|22    |Transmit_Chain_inst_0_conj_0              |     1|
|23    |Transmit_Chain_inst_0_fft_config_0        |     1|
|24    |Transmit_Chain_inst_0_ifft                |     1|
|25    |Transmit_Chain_inst_0_mux_0               |     1|
|26    |Transmit_Chain_inst_0_playback_ctrl_0     |     1|
|27    |Transmit_Chain_inst_0_playback_mem        |     1|
|28    |Transmit_Chain_inst_0_real_time_sampler_0 |     1|
|29    |Transmit_Chain_inst_0_tlast_gen_0         |     1|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1793.730 ; gain = 127.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1793.730 ; gain = 127.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1793.730 ; gain = 127.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1793.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 25765908
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1825.617 ; gain = 159.082
INFO: [Common 17-1381] The checkpoint 'C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/Radio_Top_Pynq_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Radio_Top_Pynq_wrapper_utilization_synth.rpt -pb Radio_Top_Pynq_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 21:35:16 2023...
