
*** Running vivado
    with args -log design_1_master_slave_IP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_master_slave_IP_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_master_slave_IP_0_0.tcl -notrace
Command: synth_design -top design_1_master_slave_IP_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9020 
WARNING: [Synth 8-2507] parameter declaration becomes local in master_slave_IP_v1_0_M00_AXI with formal parameter declaration list [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0_M00_AXI.v:192]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 348.539 ; gain = 138.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_master_slave_IP_0_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ip/design_1_master_slave_IP_0_0/synth/design_1_master_slave_IP_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'master_slave_IP_v1_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 0 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'master_slave_IP_v1_0_S00_AXI' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0_S00_AXI.v:421]
INFO: [Synth 8-256] done synthesizing module 'master_slave_IP_v1_0_S00_AXI' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'master_slave_IP_v1_0_M00_AXI' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0_M00_AXI.v:753]
INFO: [Synth 8-256] done synthesizing module 'master_slave_IP_v1_0_M00_AXI' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'master_slave_IP_v1_0' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ipshared/7a71/hdl/master_slave_IP_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_master_slave_IP_0_0' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.srcs/sources_1/bd/design_1/ip/design_1_master_slave_IP_0_0/synth/design_1_master_slave_IP_0_0.v:58]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design master_slave_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 369.215 ; gain = 158.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 369.215 ; gain = 158.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 686.313 ; gain = 0.160
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "start_txn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module master_slave_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module master_slave_IP_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/master_slave_IP_v1_0_S00_AXI_inst/start_txn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlen[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlen[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlen[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlen[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_master_slave_IP_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design design_1_master_slave_IP_0_0 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[1]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[1]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[2]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[2]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[3]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[3]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[4]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[4]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[5]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[5]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[6]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[6]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[7]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[7]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[8]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[8]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[9]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[9]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[10]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[11]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[12]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[13]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[14]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[15]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[16]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[16]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[17]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[18]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[19]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[19]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[20]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[20]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[21]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[21]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[22]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[23]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[23]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[24]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[24]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[25]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[25]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[26]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[26]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[27]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[27]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[28]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[28]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[29]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[29]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[30]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[30]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/master_slave_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/master_slave_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/master_slave_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/master_slave_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[2]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[3]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[4]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[5]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[2]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[3]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[4]) is unused and will be removed from module design_1_master_slave_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/master_slave_IP_v1_0_M00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module design_1_master_slave_IP_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    33|
|2     |LUT1   |   122|
|3     |LUT2   |    11|
|4     |LUT3   |    25|
|5     |LUT4   |    22|
|6     |LUT5   |    33|
|7     |LUT6   |    87|
|8     |MUXF7  |     1|
|9     |FDRE   |   395|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   731|
|2     |  inst                                |master_slave_IP_v1_0         |   731|
|3     |    master_slave_IP_v1_0_M00_AXI_inst |master_slave_IP_v1_0_M00_AXI |   379|
|4     |    master_slave_IP_v1_0_S00_AXI_inst |master_slave_IP_v1_0_S00_AXI |   352|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 686.313 ; gain = 476.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 686.313 ; gain = 109.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 686.313 ; gain = 476.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 686.313 ; gain = 426.359
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/AXI_master_slave_try2/AXI_master_slave_try2.runs/design_1_master_slave_IP_0_0_synth_1/design_1_master_slave_IP_0_0.dcp' has been generated.
