

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Tue May 21 08:04:39 2019

* Version:        2019.2.0 (Build 2547110 on Sun May 19 23:20:49 MDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.827|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    5|  2059825|    5|  2059825|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    | min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- VConvH_VConvW  |    0|  2059820|        11|          1|          1| 0 ~ 2059811 |    yes   |
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    612|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     22|    1660|    490|    -|
|Memory           |       40|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        0|      -|    1924|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       40|     22|    3584|   1536|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       14|     10|       3|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |filter11x11_strm_mul_10ns_32s_32_3_1_U32   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U35   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U38   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U39   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U33   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U34   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U37   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_32ns_32ns_64_3_1_U30  |filter11x11_strm_mul_32ns_32ns_64_3_1  |        0|      4|  166|  49|    0|
    |filter11x11_strm_mul_8ns_32s_32_3_1_U31    |filter11x11_strm_mul_8ns_32s_32_3_1    |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_8ns_32s_32_3_1_U36    |filter11x11_strm_mul_8ns_32s_32_3_1    |        0|      2|  166|  49|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |Total                                      |                                       |        0|     22| 1660| 490|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_0_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_1_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_2_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_3_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_4_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_5_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_6_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_7_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_8_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_9_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                            |       40|  0|   0|    0| 19200|  320|    10|       614400|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln185_1_fu_381_p2               |     +    |      0|  0|  13|           1|          11|
    |add_ln185_fu_367_p2                 |     +    |      0|  0|  71|          64|           1|
    |add_ln194_10_fu_542_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln194_1_fu_505_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_2_fu_511_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_3_fu_515_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_4_fu_547_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_5_fu_521_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln194_6_fu_538_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_7_fu_529_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_8_fu_525_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln194_9_fu_533_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_fu_499_p2                 |     +    |      0|  0|  32|          32|          32|
    |row_fu_415_p2                       |     +    |      0|  0|  13|          11|           1|
    |tmp_fu_551_p2                       |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter1_stage0   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter2_stage0   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter3_stage0   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln185_fu_362_p2                |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln186_fu_357_p2                |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln198_1_fu_393_p2              |   icmp   |      0|  0|  13|          11|           4|
    |icmp_ln198_fu_387_p2                |   icmp   |      0|  0|  13|          11|           4|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |select_ln185_1_fu_399_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln185_2_fu_407_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln185_fu_373_p3              |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 612|         592|         535|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  38|          7|    1|          7|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |col1_0_i_i_i_reg_319      |   9|          2|   11|         22|
    |hconv_V_blk_n             |   9|          2|    1|          2|
    |height_blk_n              |   9|          2|    1|          2|
    |height_out_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_308    |   9|          2|   64|        128|
    |row2_0_i_i_i_reg_330      |   9|          2|   11|         22|
    |vconv_V_blk_n             |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n      |   9|          2|    1|          2|
    |vconv_xlim_loc_out_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 146|         31|   96|        197|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln194_10_reg_807                  |  32|   0|   32|          0|
    |add_ln194_1_reg_777                   |  30|   0|   32|          2|
    |add_ln194_3_reg_782                   |  32|   0|   32|          0|
    |add_ln194_5_reg_787                   |  32|   0|   32|          0|
    |add_ln194_5_reg_787_pp0_iter7_reg     |  32|   0|   32|          0|
    |add_ln194_8_reg_792                   |  32|   0|   32|          0|
    |add_ln194_9_reg_802                   |  32|   0|   32|          0|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |bound_reg_577                         |  64|   0|   64|          0|
    |col1_0_i_i_i_reg_319                  |  11|   0|   11|          0|
    |height_read_reg_556                   |  32|   0|   32|          0|
    |icmp_ln185_reg_582                    |   1|   0|    1|          0|
    |indvar_flatten_reg_308                |  64|   0|   64|          0|
    |linebuf_0_addr_reg_617                |  11|   0|   11|          0|
    |linebuf_0_addr_reg_617_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_0_load_reg_731                |  32|   0|   32|          0|
    |linebuf_1_addr_reg_623                |  11|   0|   11|          0|
    |linebuf_1_addr_reg_623_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_1_load_reg_677                |  32|   0|   32|          0|
    |linebuf_2_addr_reg_629                |  11|   0|   11|          0|
    |linebuf_2_addr_reg_629_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_2_load_reg_683                |  32|   0|   32|          0|
    |linebuf_3_addr_reg_635                |  11|   0|   11|          0|
    |linebuf_3_addr_reg_635_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_3_load_reg_689                |  32|   0|   32|          0|
    |linebuf_4_addr_reg_641                |  11|   0|   11|          0|
    |linebuf_4_addr_reg_641_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_4_load_reg_695                |  32|   0|   32|          0|
    |linebuf_5_addr_reg_647                |  11|   0|   11|          0|
    |linebuf_5_addr_reg_647_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_5_load_reg_701                |  32|   0|   32|          0|
    |linebuf_6_addr_reg_653                |  11|   0|   11|          0|
    |linebuf_6_addr_reg_653_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_6_load_reg_707                |  32|   0|   32|          0|
    |linebuf_7_addr_reg_659                |  11|   0|   11|          0|
    |linebuf_7_addr_reg_659_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_7_load_reg_713                |  32|   0|   32|          0|
    |linebuf_8_addr_reg_665                |  11|   0|   11|          0|
    |linebuf_8_addr_reg_665_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_8_load_reg_719                |  32|   0|   32|          0|
    |linebuf_9_addr_reg_671                |  11|   0|   11|          0|
    |linebuf_9_load_reg_725                |  32|   0|   32|          0|
    |mul_ln194_1_reg_742                   |  32|   0|   32|          0|
    |mul_ln194_2_reg_797                   |  32|   0|   32|          0|
    |mul_ln194_3_reg_747                   |  32|   0|   32|          0|
    |mul_ln194_4_reg_752                   |  32|   0|   32|          0|
    |mul_ln194_5_reg_767                   |  32|   0|   32|          0|
    |mul_ln194_6_reg_772                   |  32|   0|   32|          0|
    |mul_ln194_7_reg_757                   |  32|   0|   32|          0|
    |mul_ln194_8_reg_762                   |  32|   0|   32|          0|
    |mul_ln194_reg_737                     |  32|   0|   32|          0|
    |row2_0_i_i_i_reg_330                  |  11|   0|   11|          0|
    |select_ln185_1_reg_596                |   1|   0|    1|          0|
    |select_ln185_reg_591                  |  11|   0|   11|          0|
    |tmp_1_reg_610                         |  32|   0|   32|          0|
    |tmp_reg_812                           |  32|   0|   32|          0|
    |vconv_xlim_loc_read_reg_561           |  32|   0|   32|          0|
    |add_ln194_1_reg_777                   |  64|  32|   32|          2|
    |add_ln194_3_reg_782                   |  64|  32|   32|          0|
    |icmp_ln185_reg_582                    |  64|  32|    1|          0|
    |linebuf_0_load_reg_731                |  64|  32|   32|          0|
    |linebuf_3_load_reg_689                |  64|  32|   32|          0|
    |linebuf_6_load_reg_707                |  64|  32|   32|          0|
    |linebuf_7_load_reg_713                |  64|  32|   32|          0|
    |select_ln185_1_reg_596                |  64|  32|    1|          0|
    |tmp_1_reg_610                         |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1924| 288| 1576|          4|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|height_dout                |  in |   32|   ap_fifo  |       height       |    pointer   |
|height_empty_n             |  in |    1|   ap_fifo  |       height       |    pointer   |
|height_read                | out |    1|   ap_fifo  |       height       |    pointer   |
|vconv_xlim_loc_dout        |  in |   32|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_empty_n     |  in |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_read        | out |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|hconv_V_dout               |  in |   32|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_empty_n            |  in |    1|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_read               | out |    1|   ap_fifo  |       hconv_V      |    pointer   |
|vconv_V_din                | out |   32|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_full_n             |  in |    1|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_write              | out |    1|   ap_fifo  |       vconv_V      |    pointer   |
|height_out_din             | out |   32|   ap_fifo  |     height_out     |    pointer   |
|height_out_full_n          |  in |    1|   ap_fifo  |     height_out     |    pointer   |
|height_out_write           | out |    1|   ap_fifo  |     height_out     |    pointer   |
|vconv_xlim_loc_out_din     | out |   32|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_full_n  |  in |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_write   | out |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 16 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 17 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 17 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (2.91ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 18 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_out, i32 %height_read)" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 19 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read)"   --->   Operation 20 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %vconv_xlim_loc_read to i64"   --->   Operation 22 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 24 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 24 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 31 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.80>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln185, %VConvW_end ]" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%col1_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln185_2, %VConvW_end ]" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 34 'phi' 'col1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%row2_0_i_i_i = phi i11 [ 0, %entry ], [ %row, %VConvW_end ]"   --->   Operation 35 'phi' 'row2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i11 %row2_0_i_i_i to i32" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 36 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln186 = icmp slt i32 %zext_ln186, %vconv_xlim_loc_read" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 37 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.77ns)   --->   "%icmp_ln185 = icmp eq i64 %indvar_flatten, %bound" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 38 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln185 = add i64 %indvar_flatten, 1" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 39 'add' 'add_ln185' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %.exit, label %VConvW_begin" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i11 %row2_0_i_i_i, i11 0" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 41 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.63ns)   --->   "%add_ln185_1 = add i11 1, %col1_0_i_i_i" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 42 'add' 'add_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.88ns)   --->   "%icmp_ln198 = icmp ugt i11 %add_ln185_1, 9" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 43 'icmp' 'icmp_ln198' <Predicate = (!icmp_ln185)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln198_1 = icmp ugt i11 %col1_0_i_i_i, 9" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 44 'icmp' 'icmp_ln198_1' <Predicate = (!icmp_ln185)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.99ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i1 %icmp_ln198_1, i1 %icmp_ln198" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 45 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.69ns)   --->   "%select_ln185_2 = select i1 %icmp_ln186, i11 %col1_0_i_i_i, i11 %add_ln185_1" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 46 'select' 'select_ln185_2' <Predicate = (!icmp_ln185)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %select_ln185_1, label %1, label %VConvW_end" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 47 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.63ns)   --->   "%row = add i11 %select_ln185, 1" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 48 'add' 'row' <Predicate = (!icmp_ln185)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [1/1] (2.91ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %hconv_V)" [convolution.cpp:189->convolution.cpp:271]   --->   Operation 49 'read' 'tmp_1' <Predicate = (!icmp_ln185)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i11 %select_ln185 to i64" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 50 'zext' 'zext_ln193' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%linebuf_0_addr = getelementptr [1920 x i32]* @linebuf_0, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 51 'getelementptr' 'linebuf_0_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr [1920 x i32]* @linebuf_1, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 52 'getelementptr' 'linebuf_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 53 'load' 'linebuf_1_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr [1920 x i32]* @linebuf_2, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 54 'getelementptr' 'linebuf_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 55 'load' 'linebuf_2_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr [1920 x i32]* @linebuf_3, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 56 'getelementptr' 'linebuf_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 57 'load' 'linebuf_3_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr [1920 x i32]* @linebuf_4, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 58 'getelementptr' 'linebuf_4_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 59 'load' 'linebuf_4_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr [1920 x i32]* @linebuf_5, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 60 'getelementptr' 'linebuf_5_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 61 'load' 'linebuf_5_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr [1920 x i32]* @linebuf_6, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 62 'getelementptr' 'linebuf_6_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 63 'load' 'linebuf_6_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr [1920 x i32]* @linebuf_7, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 64 'getelementptr' 'linebuf_7_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 65 'load' 'linebuf_7_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr [1920 x i32]* @linebuf_8, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 66 'getelementptr' 'linebuf_8_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 67 'load' 'linebuf_8_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr [1920 x i32]* @linebuf_9, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 68 'getelementptr' 'linebuf_9_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 69 'load' 'linebuf_9_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 70 [2/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 70 'load' 'linebuf_0_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 71 'load' 'linebuf_1_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 72 'load' 'linebuf_2_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 73 [1/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 73 'load' 'linebuf_3_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 74 'load' 'linebuf_4_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 75 [1/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 75 'load' 'linebuf_5_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 76 [1/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 76 'load' 'linebuf_6_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 77 'load' 'linebuf_7_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 78 [1/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 78 'load' 'linebuf_8_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 79 [1/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 79 'load' 'linebuf_9_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %tmp_1, i32* %linebuf_9_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 80 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 81 [1/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 81 'load' 'linebuf_0_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 82 [3/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 82 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (3.25ns)   --->   "store i32 %linebuf_1_load, i32* %linebuf_0_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 83 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 84 [3/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 84 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (3.25ns)   --->   "store i32 %linebuf_2_load, i32* %linebuf_1_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 85 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 86 [1/1] (3.25ns)   --->   "store i32 %linebuf_3_load, i32* %linebuf_2_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 86 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 87 [3/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 87 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %linebuf_4_load, i32* %linebuf_3_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 88 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 89 [3/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 89 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %linebuf_5_load, i32* %linebuf_4_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 90 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 91 [1/1] (3.25ns)   --->   "store i32 %linebuf_6_load, i32* %linebuf_5_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 91 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %linebuf_7_load, i32* %linebuf_6_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 92 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 93 [3/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 93 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (3.25ns)   --->   "store i32 %linebuf_8_load, i32* %linebuf_7_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 94 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 95 [3/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 95 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %linebuf_9_load, i32* %linebuf_8_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 96 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 97 [2/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 97 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [2/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 98 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [2/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 99 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [2/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 100 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [3/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 101 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [3/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 102 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [2/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 103 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [2/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 104 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 105 [1/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 105 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 106 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [3/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 107 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 108 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 109 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [2/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 110 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [2/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 111 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 112 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 113 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln194 = shl i32 %linebuf_0_load, 5" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 114 'shl' 'shl_ln194' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln194_1 = shl i32 %linebuf_0_load, 2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 115 'shl' 'shl_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 116 [2/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 116 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 117 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 118 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln194_2 = shl i32 %tmp_1, 5" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 119 'shl' 'shl_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln194_3 = shl i32 %tmp_1, 2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 120 'shl' 'shl_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194 = add i32 %shl_ln194_2, %shl_ln194" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 121 'add' 'add_ln194' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_1 = add i32 %add_ln194, %shl_ln194_3" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 122 'add' 'add_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_2 = add i32 %mul_ln194, %mul_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 123 'add' 'add_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 124 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_3 = add i32 %add_ln194_2, %shl_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 124 'add' 'add_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln194_5 = add i32 %mul_ln194_3, %mul_ln194_4" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 125 'add' 'add_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln194_8 = add i32 %mul_ln194_7, %mul_ln194_8" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 126 'add' 'add_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 127 [1/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 127 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_7 = add i32 %mul_ln194_5, %mul_ln194_6" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 128 'add' 'add_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_9 = add i32 %add_ln194_8, %add_ln194_7" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 129 'add' 'add_ln194_9' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_6 = add i32 %add_ln194_5, %mul_ln194_2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 130 'add' 'add_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 131 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_10 = add i32 %add_ln194_9, %add_ln194_6" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 131 'add' 'add_ln194_10' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i32 %add_ln194_3, %add_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 132 'add' 'add_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 133 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %add_ln194_10, %add_ln194_4" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 133 'add' 'tmp' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.91>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @VConvH_VConvW_str)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2059811, i64 0)"   --->   Operation 135 'speclooptripcount' 'empty' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_12_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 137 'specregionbegin' 'tmp_12_i_i' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [convolution.cpp:188->convolution.cpp:271]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %vconv_V, i32 %tmp)" [convolution.cpp:199->convolution.cpp:271]   --->   Operation 139 'write' <Predicate = (select_ln185_1)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br label %VConvW_end" [convolution.cpp:199->convolution.cpp:271]   --->   Operation 140 'br' <Predicate = (select_ln185_1)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_12_i_i)" [convolution.cpp:200->convolution.cpp:271]   --->   Operation 141 'specregionend' 'empty_14' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 142 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 143 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ linebuf_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
height_read         (read             ) [ 00100000000000000]
vconv_xlim_loc_read (read             ) [ 00111111111111110]
write_ln185         (write            ) [ 00000000000000000]
write_ln0           (write            ) [ 00000000000000000]
cast                (zext             ) [ 00011000000000000]
cast1               (zext             ) [ 00011000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000]
bound               (mul              ) [ 00000111111111110]
br_ln0              (br               ) [ 00001111111111110]
indvar_flatten      (phi              ) [ 00000100000000000]
col1_0_i_i_i        (phi              ) [ 00000100000000000]
row2_0_i_i_i        (phi              ) [ 00000100000000000]
zext_ln186          (zext             ) [ 00000000000000000]
icmp_ln186          (icmp             ) [ 00000000000000000]
icmp_ln185          (icmp             ) [ 00000111111111110]
add_ln185           (add              ) [ 00001111111111110]
br_ln185            (br               ) [ 00000000000000000]
select_ln185        (select           ) [ 00000110000000000]
add_ln185_1         (add              ) [ 00000000000000000]
icmp_ln198          (icmp             ) [ 00000000000000000]
icmp_ln198_1        (icmp             ) [ 00000000000000000]
select_ln185_1      (select           ) [ 00000111111111110]
select_ln185_2      (select           ) [ 00001111111111110]
br_ln198            (br               ) [ 00000000000000000]
row                 (add              ) [ 00001111111111110]
tmp_1               (read             ) [ 00000101111100000]
zext_ln193          (zext             ) [ 00000000000000000]
linebuf_0_addr      (getelementptr    ) [ 00000101100000000]
linebuf_1_addr      (getelementptr    ) [ 00000101100000000]
linebuf_2_addr      (getelementptr    ) [ 00000101100000000]
linebuf_3_addr      (getelementptr    ) [ 00000101100000000]
linebuf_4_addr      (getelementptr    ) [ 00000101100000000]
linebuf_5_addr      (getelementptr    ) [ 00000101100000000]
linebuf_6_addr      (getelementptr    ) [ 00000101100000000]
linebuf_7_addr      (getelementptr    ) [ 00000101100000000]
linebuf_8_addr      (getelementptr    ) [ 00000101100000000]
linebuf_9_addr      (getelementptr    ) [ 00000101000000000]
linebuf_1_load      (load             ) [ 00000100111000000]
linebuf_2_load      (load             ) [ 00000100111000000]
linebuf_3_load      (load             ) [ 00000100111110000]
linebuf_4_load      (load             ) [ 00000100111000000]
linebuf_5_load      (load             ) [ 00000100111000000]
linebuf_6_load      (load             ) [ 00000100111100000]
linebuf_7_load      (load             ) [ 00000100111100000]
linebuf_8_load      (load             ) [ 00000100111000000]
linebuf_9_load      (load             ) [ 00000100111000000]
store_ln196         (store            ) [ 00000000000000000]
linebuf_0_load      (load             ) [ 00000100011100000]
store_ln196         (store            ) [ 00000000000000000]
store_ln196         (store            ) [ 00000000000000000]
store_ln196         (store            ) [ 00000000000000000]
store_ln196         (store            ) [ 00000000000000000]
store_ln196         (store            ) [ 00000000000000000]
store_ln196         (store            ) [ 00000000000000000]
store_ln196         (store            ) [ 00000000000000000]
store_ln196         (store            ) [ 00000000000000000]
store_ln196         (store            ) [ 00000000000000000]
mul_ln194           (mul              ) [ 00000100000100000]
mul_ln194_1         (mul              ) [ 00000100000100000]
mul_ln194_3         (mul              ) [ 00000100000100000]
mul_ln194_4         (mul              ) [ 00000100000100000]
mul_ln194_7         (mul              ) [ 00000100000100000]
mul_ln194_8         (mul              ) [ 00000100000100000]
shl_ln194           (shl              ) [ 00000000000000000]
shl_ln194_1         (shl              ) [ 00000000000000000]
mul_ln194_5         (mul              ) [ 00000100000010000]
mul_ln194_6         (mul              ) [ 00000100000010000]
shl_ln194_2         (shl              ) [ 00000000000000000]
shl_ln194_3         (shl              ) [ 00000000000000000]
add_ln194           (add              ) [ 00000000000000000]
add_ln194_1         (add              ) [ 00000100000011100]
add_ln194_2         (add              ) [ 00000000000000000]
add_ln194_3         (add              ) [ 00000100000011100]
add_ln194_5         (add              ) [ 00000100000011000]
add_ln194_8         (add              ) [ 00000100000010000]
mul_ln194_2         (mul              ) [ 00000100000001000]
add_ln194_7         (add              ) [ 00000000000000000]
add_ln194_9         (add              ) [ 00000100000001000]
add_ln194_6         (add              ) [ 00000000000000000]
add_ln194_10        (add              ) [ 00000100000000100]
add_ln194_4         (add              ) [ 00000000000000000]
tmp                 (add              ) [ 00000100000000010]
specloopname_ln0    (specloopname     ) [ 00000000000000000]
empty               (speclooptripcount) [ 00000000000000000]
specloopname_ln186  (specloopname     ) [ 00000000000000000]
tmp_12_i_i          (specregionbegin  ) [ 00000000000000000]
specpipeline_ln188  (specpipeline     ) [ 00000000000000000]
write_ln199         (write            ) [ 00000000000000000]
br_ln199            (br               ) [ 00000000000000000]
empty_14            (specregionend    ) [ 00000000000000000]
br_ln186            (br               ) [ 00001111111111110]
ret_ln0             (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hconv_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vconv_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="height_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vconv_xlim_loc_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="linebuf_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="linebuf_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="linebuf_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="linebuf_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="linebuf_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="linebuf_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="linebuf_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="linebuf_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="linebuf_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="linebuf_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VConvH_VConvW_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="vconv_xlim_loc_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln185_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln185/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_1_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln199_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln199/15 "/>
</bind>
</comp>

<comp id="139" class="1004" name="linebuf_0_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_0_addr/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="linebuf_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_1_addr/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2"/>
<pin id="276" dir="0" index="4" bw="11" slack="1"/>
<pin id="277" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="1"/>
<pin id="279" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_1_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="linebuf_2_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_2_addr/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2"/>
<pin id="280" dir="0" index="4" bw="11" slack="1"/>
<pin id="281" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
<pin id="283" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_2_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="linebuf_3_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_3_addr/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2"/>
<pin id="284" dir="0" index="4" bw="11" slack="1"/>
<pin id="285" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="1"/>
<pin id="287" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_3_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="linebuf_4_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_4_addr/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2"/>
<pin id="288" dir="0" index="4" bw="11" slack="1"/>
<pin id="289" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="1"/>
<pin id="291" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_4_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="linebuf_5_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_5_addr/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2"/>
<pin id="292" dir="0" index="4" bw="11" slack="1"/>
<pin id="293" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="1"/>
<pin id="295" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_5_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="linebuf_6_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="11" slack="0"/>
<pin id="215" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_6_addr/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2"/>
<pin id="296" dir="0" index="4" bw="11" slack="1"/>
<pin id="297" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="1"/>
<pin id="299" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_6_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="linebuf_7_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="11" slack="0"/>
<pin id="228" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_7_addr/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2"/>
<pin id="300" dir="0" index="4" bw="11" slack="1"/>
<pin id="301" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="1"/>
<pin id="303" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_7_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="linebuf_8_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_8_addr/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2"/>
<pin id="304" dir="0" index="4" bw="11" slack="1"/>
<pin id="305" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="1"/>
<pin id="307" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_8_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="linebuf_9_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="11" slack="0"/>
<pin id="254" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_9_addr/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="1"/>
<pin id="268" dir="0" index="4" bw="11" slack="1"/>
<pin id="269" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="1"/>
<pin id="271" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_9_load/6 store_ln196/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2"/>
<pin id="272" dir="0" index="4" bw="11" slack="1"/>
<pin id="273" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="3"/>
<pin id="275" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_0_load/7 store_ln196/8 "/>
</bind>
</comp>

<comp id="308" class="1005" name="indvar_flatten_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="indvar_flatten_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="64" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="319" class="1005" name="col1_0_i_i_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="1"/>
<pin id="321" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col1_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="col1_0_i_i_i_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="11" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col1_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="330" class="1005" name="row2_0_i_i_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="1"/>
<pin id="332" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row2_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="row2_0_i_i_i_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="11" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row2_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="cast1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln186_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln186_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="4"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln185_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="1"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln185_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln185_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="11" slack="0"/>
<pin id="376" dir="0" index="2" bw="11" slack="0"/>
<pin id="377" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln185_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="11" slack="0"/>
<pin id="384" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_1/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln198_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="0" index="1" bw="11" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln198_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="11" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln185_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_1/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln185_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="11" slack="0"/>
<pin id="410" dir="0" index="2" bw="11" slack="0"/>
<pin id="411" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_2/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="row_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln193_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="1"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="1"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_1/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_3/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="1"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_4/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_7/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_8/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2"/>
<pin id="467" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_5/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="2"/>
<pin id="472" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_6/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="3"/>
<pin id="477" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_2/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="shl_ln194_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="3"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln194/11 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln194_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="3"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln194_1/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="shl_ln194_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="5"/>
<pin id="491" dir="0" index="1" bw="4" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln194_2/11 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shl_ln194_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="5"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln194_3/11 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln194_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln194_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_1/11 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln194_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="0" index="1" bw="32" slack="1"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_2/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln194_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_3/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln194_5_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="0" index="1" bw="32" slack="1"/>
<pin id="524" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_5/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln194_8_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="0" index="1" bw="32" slack="1"/>
<pin id="528" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_8/11 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln194_7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_7/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln194_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_9/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln194_6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_6/13 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln194_10_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_10/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln194_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="3"/>
<pin id="549" dir="0" index="1" bw="32" slack="3"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_4/14 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="556" class="1005" name="height_read_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="561" class="1005" name="vconv_xlim_loc_read_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="567" class="1005" name="cast_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="1"/>
<pin id="569" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="572" class="1005" name="cast1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="bound_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="1"/>
<pin id="579" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln185_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln185_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="591" class="1005" name="select_ln185_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="1"/>
<pin id="593" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln185 "/>
</bind>
</comp>

<comp id="596" class="1005" name="select_ln185_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="10"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln185_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="select_ln185_2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln185_2 "/>
</bind>
</comp>

<comp id="605" class="1005" name="row_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="11" slack="0"/>
<pin id="607" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="linebuf_0_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="11" slack="1"/>
<pin id="619" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_0_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="linebuf_1_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="11" slack="1"/>
<pin id="625" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="linebuf_2_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="1"/>
<pin id="631" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="linebuf_3_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="1"/>
<pin id="637" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_3_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="linebuf_4_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="1"/>
<pin id="643" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_4_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="linebuf_5_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="1"/>
<pin id="649" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_5_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="linebuf_6_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="1"/>
<pin id="655" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_6_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="linebuf_7_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="1"/>
<pin id="661" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_7_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="linebuf_8_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_8_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="linebuf_9_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="1"/>
<pin id="673" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_9_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="linebuf_1_load_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_load "/>
</bind>
</comp>

<comp id="683" class="1005" name="linebuf_2_load_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_load "/>
</bind>
</comp>

<comp id="689" class="1005" name="linebuf_3_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_3_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="linebuf_4_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_4_load "/>
</bind>
</comp>

<comp id="701" class="1005" name="linebuf_5_load_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_5_load "/>
</bind>
</comp>

<comp id="707" class="1005" name="linebuf_6_load_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_6_load "/>
</bind>
</comp>

<comp id="713" class="1005" name="linebuf_7_load_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_7_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="linebuf_8_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_8_load "/>
</bind>
</comp>

<comp id="725" class="1005" name="linebuf_9_load_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_9_load "/>
</bind>
</comp>

<comp id="731" class="1005" name="linebuf_0_load_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="3"/>
<pin id="733" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="linebuf_0_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="mul_ln194_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194 "/>
</bind>
</comp>

<comp id="742" class="1005" name="mul_ln194_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="mul_ln194_3_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_3 "/>
</bind>
</comp>

<comp id="752" class="1005" name="mul_ln194_4_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_4 "/>
</bind>
</comp>

<comp id="757" class="1005" name="mul_ln194_7_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_7 "/>
</bind>
</comp>

<comp id="762" class="1005" name="mul_ln194_8_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_8 "/>
</bind>
</comp>

<comp id="767" class="1005" name="mul_ln194_5_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_5 "/>
</bind>
</comp>

<comp id="772" class="1005" name="mul_ln194_6_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_6 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln194_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="3"/>
<pin id="779" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln194_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="add_ln194_3_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="3"/>
<pin id="784" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln194_3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="add_ln194_5_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="2"/>
<pin id="789" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln194_5 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln194_8_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln194_8 "/>
</bind>
</comp>

<comp id="797" class="1005" name="mul_ln194_2_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln194_9_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln194_9 "/>
</bind>
</comp>

<comp id="807" class="1005" name="add_ln194_10_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln194_10 "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="98" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="104" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="94" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="341" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="334" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="312" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="312" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="357" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="334" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="52" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="323" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="323" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="357" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="387" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="357" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="323" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="381" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="373" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="432"><net_src comp="421" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="433"><net_src comp="421" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="68" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="62" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="70" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="72" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="72" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="44" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="489" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="479" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="494" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="519"><net_src comp="511" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="484" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="537"><net_src comp="529" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="546"><net_src comp="538" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="98" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="564"><net_src comp="104" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="570"><net_src comp="341" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="575"><net_src comp="344" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="580"><net_src comp="347" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="585"><net_src comp="362" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="367" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="594"><net_src comp="373" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="599"><net_src comp="399" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="407" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="608"><net_src comp="415" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="613"><net_src comp="126" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="620"><net_src comp="139" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="626"><net_src comp="146" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="632"><net_src comp="159" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="638"><net_src comp="172" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="644"><net_src comp="185" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="650"><net_src comp="198" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="656"><net_src comp="211" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="662"><net_src comp="224" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="668"><net_src comp="237" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="674"><net_src comp="250" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="680"><net_src comp="153" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="686"><net_src comp="166" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="692"><net_src comp="179" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="166" pin=4"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="698"><net_src comp="192" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="704"><net_src comp="205" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="710"><net_src comp="218" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="205" pin=4"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="716"><net_src comp="231" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="722"><net_src comp="244" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="728"><net_src comp="257" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="734"><net_src comp="263" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="740"><net_src comp="434" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="745"><net_src comp="439" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="750"><net_src comp="444" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="755"><net_src comp="449" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="760"><net_src comp="454" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="765"><net_src comp="459" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="770"><net_src comp="464" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="775"><net_src comp="469" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="780"><net_src comp="505" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="785"><net_src comp="515" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="790"><net_src comp="521" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="795"><net_src comp="525" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="800"><net_src comp="474" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="805"><net_src comp="533" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="810"><net_src comp="542" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="815"><net_src comp="551" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vconv_V | {15 }
	Port: height_out | {1 }
	Port: vconv_xlim_loc_out | {1 }
	Port: linebuf_0 | {8 }
	Port: linebuf_1 | {8 }
	Port: linebuf_2 | {8 }
	Port: linebuf_3 | {8 }
	Port: linebuf_4 | {8 }
	Port: linebuf_5 | {8 }
	Port: linebuf_6 | {8 }
	Port: linebuf_7 | {8 }
	Port: linebuf_8 | {8 }
	Port: linebuf_9 | {7 }
 - Input state : 
	Port: Loop_VConvH_proc : height | {1 }
	Port: Loop_VConvH_proc : vconv_xlim_loc | {1 }
	Port: Loop_VConvH_proc : hconv_V | {6 }
	Port: Loop_VConvH_proc : linebuf_0 | {7 8 }
	Port: Loop_VConvH_proc : linebuf_1 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_2 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_3 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_4 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_5 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_6 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_7 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_8 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_9 | {6 7 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
	State 5
		zext_ln186 : 1
		icmp_ln186 : 2
		icmp_ln185 : 1
		add_ln185 : 1
		br_ln185 : 2
		select_ln185 : 3
		add_ln185_1 : 1
		icmp_ln198 : 2
		icmp_ln198_1 : 1
		select_ln185_1 : 3
		select_ln185_2 : 3
		br_ln198 : 4
		row : 4
	State 6
		linebuf_0_addr : 1
		linebuf_1_addr : 1
		linebuf_1_load : 2
		linebuf_2_addr : 1
		linebuf_2_load : 2
		linebuf_3_addr : 1
		linebuf_3_load : 2
		linebuf_4_addr : 1
		linebuf_4_load : 2
		linebuf_5_addr : 1
		linebuf_5_load : 2
		linebuf_6_addr : 1
		linebuf_6_load : 2
		linebuf_7_addr : 1
		linebuf_7_load : 2
		linebuf_8_addr : 1
		linebuf_8_load : 2
		linebuf_9_addr : 1
		linebuf_9_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln194_1 : 1
		add_ln194_3 : 1
	State 12
		add_ln194_9 : 1
	State 13
		add_ln194_10 : 1
	State 14
		tmp : 1
	State 15
		empty_14 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_347           |    4    |   166   |    49   |
|          |            grp_fu_434           |    2    |   166   |    49   |
|          |            grp_fu_439           |    2    |   166   |    49   |
|          |            grp_fu_444           |    2    |   166   |    49   |
|    mul   |            grp_fu_449           |    2    |   166   |    49   |
|          |            grp_fu_454           |    2    |   166   |    49   |
|          |            grp_fu_459           |    2    |   166   |    49   |
|          |            grp_fu_464           |    2    |   166   |    49   |
|          |            grp_fu_469           |    2    |   166   |    49   |
|          |            grp_fu_474           |    2    |   166   |    49   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln185_fu_367        |    0    |    0    |    71   |
|          |        add_ln185_1_fu_381       |    0    |    0    |    13   |
|          |            row_fu_415           |    0    |    0    |    13   |
|          |         add_ln194_fu_499        |    0    |    0    |    32   |
|          |        add_ln194_1_fu_505       |    0    |    0    |    32   |
|          |        add_ln194_2_fu_511       |    0    |    0    |    32   |
|          |        add_ln194_3_fu_515       |    0    |    0    |    32   |
|    add   |        add_ln194_5_fu_521       |    0    |    0    |    39   |
|          |        add_ln194_8_fu_525       |    0    |    0    |    39   |
|          |        add_ln194_7_fu_529       |    0    |    0    |    32   |
|          |        add_ln194_9_fu_533       |    0    |    0    |    32   |
|          |        add_ln194_6_fu_538       |    0    |    0    |    32   |
|          |       add_ln194_10_fu_542       |    0    |    0    |    32   |
|          |        add_ln194_4_fu_547       |    0    |    0    |    32   |
|          |            tmp_fu_551           |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln186_fu_357        |    0    |    0    |    18   |
|   icmp   |        icmp_ln185_fu_362        |    0    |    0    |    29   |
|          |        icmp_ln198_fu_387        |    0    |    0    |    13   |
|          |       icmp_ln198_1_fu_393       |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln185_fu_373       |    0    |    0    |    11   |
|  select  |      select_ln185_1_fu_399      |    0    |    0    |    2    |
|          |      select_ln185_2_fu_407      |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          |      height_read_read_fu_98     |    0    |    0    |    0    |
|   read   | vconv_xlim_loc_read_read_fu_104 |    0    |    0    |    0    |
|          |        tmp_1_read_fu_126        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln185_write_fu_110    |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_118     |    0    |    0    |    0    |
|          |     write_ln199_write_fu_132    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_341           |    0    |    0    |    0    |
|   zext   |           cast1_fu_344          |    0    |    0    |    0    |
|          |        zext_ln186_fu_353        |    0    |    0    |    0    |
|          |        zext_ln193_fu_421        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         shl_ln194_fu_479        |    0    |    0    |    0    |
|    shl   |        shl_ln194_1_fu_484       |    0    |    0    |    0    |
|          |        shl_ln194_2_fu_489       |    0    |    0    |    0    |
|          |        shl_ln194_3_fu_494       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    22   |   1660  |   1082  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln185_reg_586     |   64   |
|    add_ln194_10_reg_807   |   32   |
|    add_ln194_1_reg_777    |   32   |
|    add_ln194_3_reg_782    |   32   |
|    add_ln194_5_reg_787    |   32   |
|    add_ln194_8_reg_792    |   32   |
|    add_ln194_9_reg_802    |   32   |
|       bound_reg_577       |   64   |
|       cast1_reg_572       |   64   |
|        cast_reg_567       |   64   |
|    col1_0_i_i_i_reg_319   |   11   |
|    height_read_reg_556    |   32   |
|     icmp_ln185_reg_582    |    1   |
|   indvar_flatten_reg_308  |   64   |
|   linebuf_0_addr_reg_617  |   11   |
|   linebuf_0_load_reg_731  |   32   |
|   linebuf_1_addr_reg_623  |   11   |
|   linebuf_1_load_reg_677  |   32   |
|   linebuf_2_addr_reg_629  |   11   |
|   linebuf_2_load_reg_683  |   32   |
|   linebuf_3_addr_reg_635  |   11   |
|   linebuf_3_load_reg_689  |   32   |
|   linebuf_4_addr_reg_641  |   11   |
|   linebuf_4_load_reg_695  |   32   |
|   linebuf_5_addr_reg_647  |   11   |
|   linebuf_5_load_reg_701  |   32   |
|   linebuf_6_addr_reg_653  |   11   |
|   linebuf_6_load_reg_707  |   32   |
|   linebuf_7_addr_reg_659  |   11   |
|   linebuf_7_load_reg_713  |   32   |
|   linebuf_8_addr_reg_665  |   11   |
|   linebuf_8_load_reg_719  |   32   |
|   linebuf_9_addr_reg_671  |   11   |
|   linebuf_9_load_reg_725  |   32   |
|    mul_ln194_1_reg_742    |   32   |
|    mul_ln194_2_reg_797    |   32   |
|    mul_ln194_3_reg_747    |   32   |
|    mul_ln194_4_reg_752    |   32   |
|    mul_ln194_5_reg_767    |   32   |
|    mul_ln194_6_reg_772    |   32   |
|    mul_ln194_7_reg_757    |   32   |
|    mul_ln194_8_reg_762    |   32   |
|     mul_ln194_reg_737     |   32   |
|    row2_0_i_i_i_reg_330   |   11   |
|        row_reg_605        |   11   |
|   select_ln185_1_reg_596  |    1   |
|   select_ln185_2_reg_600  |   11   |
|    select_ln185_reg_591   |   11   |
|       tmp_1_reg_610       |   32   |
|        tmp_reg_812        |   32   |
|vconv_xlim_loc_read_reg_561|   32   |
+---------------------------+--------+
|           Total           |  1415  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_179 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_218 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_231 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_244 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_347    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_347    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   326  ||  19.459 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1660  |  1082  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |  1415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   19   |  3075  |  1181  |
+-----------+--------+--------+--------+--------+
