Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 13 12:13:55 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GenerationGenerator_timing_summary_routed.rpt -rpx GenerationGenerator_timing_summary_routed.rpx
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.467        0.000                      0                  728        0.045        0.000                      0                  728        9.500        0.000                       0                   348  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                11.467        0.000                      0                  728        0.045        0.000                      0                  728        9.500        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       11.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.467ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 4.214ns (49.567%)  route 4.288ns (50.433%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 21.469 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.886     8.360    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16/O
                         net (fo=1, routed)           0.727     9.211    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.335 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8/O
                         net (fo=1, routed)           0.000     9.335    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.191 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.191    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1_n_6
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.469    21.469    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/C
                         clock pessimism              0.115    21.584    
                         clock uncertainty           -0.035    21.549    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.109    21.658    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 11.467    

Slack (MET) :             11.475ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 4.206ns (49.519%)  route 4.288ns (50.481%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 21.469 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.886     8.360    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16/O
                         net (fo=1, routed)           0.727     9.211    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.335 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8/O
                         net (fo=1, routed)           0.000     9.335    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.183 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.183    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1_n_4
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.469    21.469    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/C
                         clock pessimism              0.115    21.584    
                         clock uncertainty           -0.035    21.549    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.109    21.658    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 11.475    

Slack (MET) :             11.551ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 4.130ns (49.064%)  route 4.288ns (50.936%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 21.469 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.886     8.360    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16/O
                         net (fo=1, routed)           0.727     9.211    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.335 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8/O
                         net (fo=1, routed)           0.000     9.335    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.107 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.107    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1_n_5
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.469    21.469    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/C
                         clock pessimism              0.115    21.584    
                         clock uncertainty           -0.035    21.549    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.109    21.658    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                 11.551    

Slack (MET) :             11.571ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 4.110ns (48.942%)  route 4.288ns (51.058%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 21.469 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.886     8.360    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16/O
                         net (fo=1, routed)           0.727     9.211    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.335 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8/O
                         net (fo=1, routed)           0.000     9.335    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.087 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.087    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1_n_7
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.469    21.469    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/C
                         clock pessimism              0.115    21.584    
                         clock uncertainty           -0.035    21.549    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.109    21.658    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                 11.571    

Slack (MET) :             11.682ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 4.001ns (48.271%)  route 4.288ns (51.729%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 21.471 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.886     8.360    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16/O
                         net (fo=1, routed)           0.727     9.211    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.335 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8/O
                         net (fo=1, routed)           0.000     9.335    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.978 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.978    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_4
    SLICE_X34Y73         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.471    21.471    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y73         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/C
                         clock pessimism              0.115    21.586    
                         clock uncertainty           -0.035    21.551    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.109    21.660    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 11.682    

Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 4.331ns (52.422%)  route 3.931ns (47.578%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 21.471 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.529     8.003    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_15/O
                         net (fo=1, routed)           0.727     8.854    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_15_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.978 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_8/O
                         net (fo=1, routed)           0.000     8.978    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_8_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.511 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.951 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.951    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_6
    SLICE_X34Y73         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.471    21.471    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y73         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/C
                         clock pessimism              0.115    21.586    
                         clock uncertainty           -0.035    21.551    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.109    21.660    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 11.708    

Slack (MET) :             11.735ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumberIndex_V_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 3.132ns (40.992%)  route 4.509ns (59.008%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 21.517 - 20.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.656     1.656    clk
    SLICE_X33Y62         FDRE                                         r  GenerationGenerator_randomNumberIndex_V_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  GenerationGenerator_randomNumberIndex_V_reg[2]/Q
                         net (fo=8, routed)           0.856     2.968    grp_GenerationGenerator_consumeRandom_fu_146/GenerationGenerator_randomNumberIndex_V[2]
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.092 r  grp_GenerationGenerator_consumeRandom_fu_146/r_V_fu_167_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.092    grp_GenerationGenerator_consumeRandom_fu_146/r_V_fu_167_p2_carry_i_3_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.625 r  grp_GenerationGenerator_consumeRandom_fu_146/r_V_fu_167_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    grp_GenerationGenerator_consumeRandom_fu_146/r_V_fu_167_p2_carry_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  grp_GenerationGenerator_consumeRandom_fu_146/r_V_fu_167_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    grp_GenerationGenerator_consumeRandom_fu_146/r_V_fu_167_p2_carry__0_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.057 f  grp_GenerationGenerator_consumeRandom_fu_146/r_V_fu_167_p2_carry__1/O[3]
                         net (fo=2, routed)           0.994     5.051    grp_GenerationGenerator_consumeRandom_fu_146/r_V_fu_167_p2[12]
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.307     5.358 r  grp_GenerationGenerator_consumeRandom_fu_146/tmp_21_phi_fu_156_p41_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.358    grp_GenerationGenerator_consumeRandom_fu_146/tmp_21_phi_fu_156_p41_carry__0_i_6_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.756 r  grp_GenerationGenerator_consumeRandom_fu_146/tmp_21_phi_fu_156_p41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.756    grp_GenerationGenerator_consumeRandom_fu_146/tmp_21_phi_fu_156_p41_carry__0_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  grp_GenerationGenerator_consumeRandom_fu_146/tmp_21_phi_fu_156_p41_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    grp_GenerationGenerator_consumeRandom_fu_146/tmp_21_phi_fu_156_p41_carry__1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.141 r  grp_GenerationGenerator_consumeRandom_fu_146/tmp_21_phi_fu_156_p41_carry__2/CO[0]
                         net (fo=7, routed)           1.334     7.476    grp_GenerationGenerator_consumeRandom_fu_146/tmp_fu_173_p2
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.373     7.849 r  grp_GenerationGenerator_consumeRandom_fu_146/ram_reg_i_29/O
                         net (fo=1, routed)           0.578     8.427    grp_GenerationGenerator_consumeRandom_fu_146/ram_reg_i_29_n_0
    SLICE_X28Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.551 r  grp_GenerationGenerator_consumeRandom_fu_146/ram_reg_i_9/O
                         net (fo=1, routed)           0.746     9.297    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ADDRARDADDR[1]
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.517    21.517    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    21.632    
                         clock uncertainty           -0.035    21.597    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.031    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         21.031    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 11.735    

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 3.936ns (47.862%)  route 4.288ns (52.138%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 21.471 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.886     8.360    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16/O
                         net (fo=1, routed)           0.727     9.211    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.335 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8/O
                         net (fo=1, routed)           0.000     9.335    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.913 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.913    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_5
    SLICE_X34Y73         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.471    21.471    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y73         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/C
                         clock pessimism              0.115    21.586    
                         clock uncertainty           -0.035    21.551    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.109    21.660    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 11.747    

Slack (MET) :             11.812ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 4.227ns (51.816%)  route 3.931ns (48.184%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 21.471 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.529     8.003    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_15/O
                         net (fo=1, routed)           0.727     8.854    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_15_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.978 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_8/O
                         net (fo=1, routed)           0.000     8.978    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_8_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.511 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.847 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.847    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_7
    SLICE_X34Y73         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.471    21.471    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y73         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/C
                         clock pessimism              0.115    21.586    
                         clock uncertainty           -0.035    21.551    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.109    21.660    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                 11.812    

Slack (MET) :             11.826ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 4.214ns (51.739%)  route 3.931ns (48.261%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 21.472 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.529     8.003    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_15/O
                         net (fo=1, routed)           0.727     8.854    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_15_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.978 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_8/O
                         net (fo=1, routed)           0.000     8.978    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_8_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.511 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.834 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.834    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_6
    SLICE_X34Y72         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.472    21.472    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y72         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/C
                         clock pessimism              0.115    21.587    
                         clock uncertainty           -0.035    21.552    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)        0.109    21.661    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                 11.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.409%)  route 0.233ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.553     0.553    grp_GenerationGenerator_consumeRandom_fu_146/clk
    SLICE_X29Y66         FDRE                                         r  grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/Q
                         net (fo=2, routed)           0.233     0.914    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/Q[9]
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.860     0.860    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.234     0.626    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     0.869    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.992%)  route 0.238ns (65.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.552     0.552    grp_GenerationGenerator_consumeRandom_fu_146/clk
    SLICE_X29Y67         FDRE                                         r  grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[18]/Q
                         net (fo=2, routed)           0.238     0.918    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/Q[18]
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.860     0.860    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.234     0.626    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.242     0.868    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.545     0.545    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X31Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     0.686 f  grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270_reg[0]/Q
                         net (fo=8, routed)           0.099     0.785    grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270_reg_n_0_[0]
    SLICE_X30Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.830 r  grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715[0]_i_1/O
                         net (fo=1, routed)           0.000     0.830    grp_GenerationGenerator_generateGeneration_fu_116/j_1_fu_534_p2[0]
    SLICE_X30Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.812     0.812    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X30Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715_reg[0]/C
                         clock pessimism             -0.253     0.559    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.120     0.679    grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.549     0.549    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X25Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/Q
                         net (fo=8, routed)           0.110     0.800    grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg_n_0_[0]
    SLICE_X24Y67         LUT3 (Prop_lut3_I1_O)        0.048     0.848 r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743[2]_i_1/O
                         net (fo=1, routed)           0.000     0.848    grp_GenerationGenerator_generateGeneration_fu_116/j_2_fu_600_p2[2]
    SLICE_X24Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.816     0.816    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X24Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[2]/C
                         clock pessimism             -0.253     0.563    
    SLICE_X24Y67         FDRE (Hold_fdre_C_D)         0.131     0.694    grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.549     0.549    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X25Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/Q
                         net (fo=8, routed)           0.110     0.800    grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg_n_0_[0]
    SLICE_X24Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.845 r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743[1]_i_1/O
                         net (fo=1, routed)           0.000     0.845    grp_GenerationGenerator_generateGeneration_fu_116/j_2_fu_600_p2[1]
    SLICE_X24Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.816     0.816    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X24Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[1]/C
                         clock pessimism             -0.253     0.563    
    SLICE_X24Y67         FDRE (Hold_fdre_C_D)         0.120     0.683    grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.545     0.545    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X33Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.128     0.673 r  grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715_reg[4]/Q
                         net (fo=1, routed)           0.059     0.732    grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715[4]
    SLICE_X32Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.812     0.812    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X32Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270_reg[4]/C
                         clock pessimism             -0.253     0.559    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.010     0.569    grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 GenerationGenerator_randomNumberIndex_V_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_consumeRandom_fu_146/GenerationGenerator_s_reg_229_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.554     0.554    clk
    SLICE_X33Y65         FDRE                                         r  GenerationGenerator_randomNumberIndex_V_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  GenerationGenerator_randomNumberIndex_V_reg[16]/Q
                         net (fo=3, routed)           0.125     0.820    grp_GenerationGenerator_consumeRandom_fu_146/GenerationGenerator_randomNumberIndex_V[16]
    SLICE_X35Y65         FDRE                                         r  grp_GenerationGenerator_consumeRandom_fu_146/GenerationGenerator_s_reg_229_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.823     0.823    grp_GenerationGenerator_consumeRandom_fu_146/clk
    SLICE_X35Y65         FDRE                                         r  grp_GenerationGenerator_consumeRandom_fu_146/GenerationGenerator_s_reg_229_reg[16]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.066     0.655    grp_GenerationGenerator_consumeRandom_fu_146/GenerationGenerator_s_reg_229_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.549     0.549    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X25Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_fdre_C_Q)         0.141     0.690 f  grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[0]/Q
                         net (fo=8, routed)           0.114     0.804    grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg_n_0_[0]
    SLICE_X24Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743[0]_i_1/O
                         net (fo=1, routed)           0.000     0.849    grp_GenerationGenerator_generateGeneration_fu_116/j_2_fu_600_p2[0]
    SLICE_X24Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.816     0.816    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X24Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[0]/C
                         clock pessimism             -0.253     0.563    
    SLICE_X24Y67         FDRE (Hold_fdre_C_D)         0.121     0.684    grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_116/child2_V_reg_696_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.127%)  route 0.109ns (36.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.550     0.550    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X29Y69         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/child2_V_reg_696_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  grp_GenerationGenerator_generateGeneration_fu_116/child2_V_reg_696_reg[2]/Q
                         net (fo=1, routed)           0.109     0.800    grp_GenerationGenerator_generateGeneration_fu_116/child2_V_reg_696[2]
    SLICE_X27Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.845 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291[2]_i_1/O
                         net (fo=1, routed)           0.000     0.845    grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291[2]_i_1_n_0
    SLICE_X27Y69         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.818     0.818    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X27Y69         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291_reg[2]/C
                         clock pessimism             -0.234     0.584    
    SLICE_X27Y69         FDRE (Hold_fdre_C_D)         0.092     0.676    grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_116/p_tmp_2_reg_753_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/GenerationGenerator_8_reg_281_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.557     0.557    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X27Y59         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/p_tmp_2_reg_753_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  grp_GenerationGenerator_generateGeneration_fu_116/p_tmp_2_reg_753_reg[13]/Q
                         net (fo=1, routed)           0.098     0.796    grp_GenerationGenerator_generateGeneration_fu_116/p_tmp_2_reg_753[13]
    SLICE_X26Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  grp_GenerationGenerator_generateGeneration_fu_116/GenerationGenerator_8_reg_281[13]_i_1/O
                         net (fo=1, routed)           0.000     0.841    grp_GenerationGenerator_generateGeneration_fu_116/GenerationGenerator_8_reg_281[13]_i_1_n_0
    SLICE_X26Y59         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/GenerationGenerator_8_reg_281_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.827     0.827    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X26Y59         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/GenerationGenerator_8_reg_281_reg[13]/C
                         clock pessimism             -0.253     0.574    
    SLICE_X26Y59         FDRE (Hold_fdre_C_D)         0.092     0.666    grp_GenerationGenerator_generateGeneration_fu_116/GenerationGenerator_8_reg_281_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y66  GenerationGenerator_randomNumberIndex_V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y64  GenerationGenerator_randomNumberIndex_V_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y64  GenerationGenerator_randomNumberIndex_V_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y64  GenerationGenerator_randomNumberIndex_V_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y65  GenerationGenerator_randomNumberIndex_V_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y65  GenerationGenerator_randomNumberIndex_V_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y65  GenerationGenerator_randomNumberIndex_V_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y65  GenerationGenerator_randomNumberIndex_V_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y66  GenerationGenerator_randomNumberIndex_V_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y64  GenerationGenerator_randomNumberIndex_V_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y64  GenerationGenerator_randomNumberIndex_V_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y64  GenerationGenerator_randomNumberIndex_V_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65  GenerationGenerator_randomNumberIndex_V_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65  GenerationGenerator_randomNumberIndex_V_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65  GenerationGenerator_randomNumberIndex_V_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65  GenerationGenerator_randomNumberIndex_V_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y66  GenerationGenerator_randomNumberIndex_V_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y66  GenerationGenerator_randomNumberIndex_V_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y72  grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y68  grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y68  grp_GenerationGenerator_generateGeneration_fu_116/j1_reg_302_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y68  grp_GenerationGenerator_generateGeneration_fu_116/tmp_9_reg_672_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y69  grp_GenerationGenerator_generateGeneration_fu_116/tmp_9_reg_672_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y68  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y68  grp_GenerationGenerator_generateGeneration_fu_116/j_2_reg_743_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y69  grp_GenerationGenerator_generateGeneration_fu_116/tmp_9_reg_672_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y69  grp_GenerationGenerator_generateGeneration_fu_116/tmp_9_reg_672_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y69  grp_GenerationGenerator_generateGeneration_fu_116/tmp_9_reg_672_reg[4]/C



