<root><simulation><result_generated_time />2023-05-12 19:23:36<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 1, 'OX': 1, 'IY': 6, 'IX': 6, 'FY': 6, 'FX': 6, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />18874368<total_data_size_element />{'W': 18874368, 'I': 18432, 'O': 1024}<total_data_reuse />{'W': 1, 'I': 1024.0, 'O': 18432}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/11</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [256, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8), ('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('C', 32)]], [], []]<O />[[[('C', 8)], [('C', 32)]], [[('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('FX', 2), ('C', 2)], [('FY', 3), ('FX', 3)], [('K', 64), ('FY', 2)]]<I />[[('K', 4), ('FX', 2), ('C', 2), ('FY', 3), ('FX', 3), ('K', 64)], [], [('FY', 2)]]<O />[[('K', 4), ('FX', 2), ('C', 2), ('FY', 3), ('FX', 3)], [], [('K', 64), ('FY', 2)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [4.0, 256.0, 1.0, 1.0], 'O': [256.0, 36, 1, 2]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 1179648, 150994944], 'I': [288, 73728, 147456], 'O': [32, 128, 8192], 'O_partial': [32, 128, 8192], 'O_final': [0, 0, 0]}<actual_mem_utilization_individual />{'W': [0.25, 0.04, 0.0], 'I': [0.56, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.04, 0.0], 'I': [0.56, 0.04, 0.0], 'O': [0.06, 0.04, 0.0]}<effective_mem_size_bit />{'W': [32, 393216, 2359296], 'I': [288, 73728, 147456], 'O': [32, 128, 8192], 'O_partial': [32, 128, 8192], 'O_final': [0, 0, 0]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [256, 256, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18874368, 18874368], [18874368, 18874368], [18874368, 0]]<I />[[1179648, 18432], [18432, 18432], [18432, 0]]<O />[[(72704, 73728), (2048, 1024)], [(1024, 2048), (2048, 1024)], [(1024, 2048), (0, 0)]]<O_partial />[[(72704, 73728), (2048, 1024)], [(1024, 2048), (2048, 1024)], [(1024, 2048), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2359296, 2359296], [294912, 294912], [73728, 0]]<I />[[147456, 2304], [288, 288], [72, 0]]<O />[[(9088, 9216), (256, 128)], [(16, 32), (32, 16)], [(4, 8), (0, 0)]]<O_partial />[([9088, 9216], [256, 128]), ([16, 32], [32, 16]), ([4, 8], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />18874368<idle />0</mac_count></basic_info><energy><total_energy />41417899.2<mem_energy_breakdown><W />[1652.9, 58447.8, 98194.6]<I />[50.4, 57.1, 95.9]<O />[6.5, 9.5, 16.0]</mem_energy_breakdown><MAC_energy><active_MAC />41259368.4<idle_MAC />0.0<total />41259368.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.062<utilization_without_data_loading />0.0625<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.062<mac_utilize_temporal_without_data_loading />0.0625</mac_array_utilization><latency><latency_cycle_with_data_loading />297392<latency_cycle_without_data_loading />294800<ideal_computing_cycle />18432<data_loading><load_cycle_total />2592<load_cycle_individual />{'W': [256, 2304, 0], 'I': [144, 144, 0]}<load_cycle_combined />{'W': 2304, 'I': 145}</data_loading><mem_stalling><mem_stall_cycle_total />276368<mem_stall_cycle_individual />{'W': [[-18431], [-16114, 276240], [274320, 54864]], 'I': [[-18431], [-12, 128], [-9072, -9180]], 'O': [[-18432], [-18432, -18432], [-18432, -18432]]}<mem_stall_cycle_shared />{'W': [[-18431], [-16114, 276368], [274320, 54864]], 'I': [[-18431], [-12, 276368], [274320, 54864]], 'O': [[-18432], [-18432, -18432], [-18432, -18432]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 1179648, 150994944], 'I': [288, 73728, 147456], 'O': [32, 128, 8192], 'O_partial': [32, 128, 8192], 'O_final': [0, 0, 0]}<data_size_each_level_total />{'W': [131072, 1179648, 150994944], 'I': [73728, 73728, 147456], 'O': [128, 128, 8192]}<loop_cycles_each_level />{'W': [16, 144, 18432], 'I': [9216, 9216, 18432], 'O': [144, 144, 18432]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [576, 1, 2], 'O': [36, 1, 2]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 0.0], [8.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 0.2], [0.9, 0.9], [0.9, 0.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 18.0], [4608.0, 8.0], [8.0, 16.0]], 'O': [[8.0, 8.0], [32.0, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 18.0], [4608.0, 8.0], [8.0, 0]], 'O': [[8.0, 0.2], [0.9, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [12801.8, 8201.8], [8200.9, 0.9]], 'I': [[8.0, 18.0], [12801.8, 8201.8], [8200.9, 0.9]], 'O': [[8.0, 0.2], [12801.8, 8201.8], [8200.9, 0.9]]}<output_distinguish />[('psum', 'psum'), ('psum', 'psum'), ('psum', 'psum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 18432], [16, 16, 1152], [144, 144, 128]], 'I': [[1, 1, 18432], [16, 9216, 2], [9216, 9216, 2]], 'O': [[1, 1, 18432], [144, 144, 128], [144, 144, 128]]}<trans_time_real />{'W': [[0, 1, 18432], [[2, 16, 1152], [256, 16, 1152]], [[2304, 144, 128], [576, 144, 128]]], 'I': [[0, 1, 18432], [[4, 9216, 2], [144, 9216, 2]], [[144, 9216, 2], [36, 9216, 2]]], 'O': [[0, 1, 18432], [[0, 144, 128], [0, 144, 128]], [[0, 144, 128], [0, 144, 128]]]}<single_stall_cycle />{'W': [[-1], [-14, 240], [2160, 432]], 'I': [[-1], [-12, 128], [-9072, -9180]], 'O': [[-1], [-144, -144], [-144, -144]]}<single_stall_count />{'W': [18431, 1151, 127], 'I': [18431, 1, 1], 'O': [18432, 128, 128]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [18288, 0], 'I': [144, 0], 'O': [0, 0]}, 1: {'W': [18416, 18288], 'I': [16, 144], 'O': [0, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[0, -18432], [-18432, -18432]], 1: [[0, 0], [-18432, -18432]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>