<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>HT32F5xxxx Standard Peripheral Firmware Library: HT_USART_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">HT32F5xxxx Standard Peripheral Firmware Library&#160;<span id="projectnumber">V1.9.1(7446)</span></div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">HT_USART_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___peripheral___registers___structures.html">Peripheral_Registers_Structures</a></div></div>  </div>
</div>
<div class="contents">
<!-- doxytag: class="HT_USART_TypeDef" -->
<p>Universal Synchronous Asynchronous Receiver Transmitter.  
 <a href="struct_h_t___u_s_a_r_t___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a651b3980342dcf21d301d29621dcf4f6">DLR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#ac60a797521098b06287edcde3b0478ef">DTR</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Universal Synchronous Asynchronous Receiver Transmitter. </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00625">625</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>
</div><hr/><h2>Field Documentation</h2>
<a class="anchor" id="ab40c89c59391aaa9d9a8ec011dd0907a"></a><!-- doxytag: member="HT_USART_TypeDef::CR" ref="ab40c89c59391aaa9d9a8ec011dd0907a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x004 Control Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00634">634</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a651b3980342dcf21d301d29621dcf4f6"></a><!-- doxytag: member="HT_USART_TypeDef::DLR" ref="a651b3980342dcf21d301d29621dcf4f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a651b3980342dcf21d301d29621dcf4f6">DLR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x024 Divisor Latch Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00642">642</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3df0d8dfcd1ec958659ffe21eb64fa94"></a><!-- doxytag: member="HT_USART_TypeDef::DR" ref="a3df0d8dfcd1ec958659ffe21eb64fa94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x000 Data Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00633">633</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac60a797521098b06287edcde3b0478ef"></a><!-- doxytag: member="HT_USART_TypeDef::DTR" ref="ac60a797521098b06287edcde3b0478ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#ac60a797521098b06287edcde3b0478ef">DTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x028 Debug/Test Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00643">643</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d5cc7f32884945503dd29f8f6cbb415"></a><!-- doxytag: member="HT_USART_TypeDef::FCR" ref="a5d5cc7f32884945503dd29f8f6cbb415" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x008 FIFO Control Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00635">635</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a8c8230846fd8ff154b9fde8dfa0399"></a><!-- doxytag: member="HT_USART_TypeDef::ICR" ref="a0a8c8230846fd8ff154b9fde8dfa0399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x018 IrDA COntrol Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00639">639</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6566f8cfbd1d8aa7e8db046aa35e77db"></a><!-- doxytag: member="HT_USART_TypeDef::IER" ref="a6566f8cfbd1d8aa7e8db046aa35e77db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x00C Interrupt Enable Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00636">636</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1b1b7107fcf35abe39d20f5dfc230ee"></a><!-- doxytag: member="HT_USART_TypeDef::RCR" ref="aa1b1b7107fcf35abe39d20f5dfc230ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x01C RS485 Control Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00640">640</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64a95891ad3e904dd5548112539c1c98"></a><!-- doxytag: member="HT_USART_TypeDef::SCR" ref="a64a95891ad3e904dd5548112539c1c98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x020 Synchronous Control Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00641">641</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6aca2bbd40c0fb6df7c3aebe224a360"></a><!-- doxytag: member="HT_USART_TypeDef::SR" ref="af6aca2bbd40c0fb6df7c3aebe224a360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x010 Status Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00637">637</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72bb9b7d61fe3262cd2a6070a7bd5b69"></a><!-- doxytag: member="HT_USART_TypeDef::TPR" ref="a72bb9b7d61fe3262cd2a6070a7bd5b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___u_s_a_r_t___type_def.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x014 Timing Parameter Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l00638">638</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a></li>
</ul>
</div>
<html xmlns="http://www.w3.org/TR/REC-html40">
<head>
<meta http-equiv=Content-Type content="text/html;">
<style>
<!--
p.MsoToc1, li.MsoToc1, div.MsoToc1 {
	font-size:10.0pt;
	font-family:"Times New Roman";
	font-weight:bold;
}
a:link, span.MsoHyperlink {
	color:blue;
	text-decoration:underline;
	text-underline:single;
}
a:visited, span.MsoHyperlinkFollowed {
	color:purple;
	text-decoration:underline;
	text-underline:single;
}
p.Title1, li.Title1, div.Title1 {
	page-break-after:avoid;
	font-size:14.0pt;
	font-family:"Times New Roman";
	font-weight:bold
}
-->
</style>
</head>

<body>
<div class=Section1 style='layout-grid:18.0pt'>
<div style='border:none;border-bottom:solid windowtext 1.0pt; padding:0cm 0cm 1.0pt 0cm'> </div>
<p align=center style='text-align:center'>
For complete information of HT32 Series 32-bit Microcontrollers platform visit
<a target="_blank" href="http://www.holtek.com/">Holtek Website</a></p>
<br>
<br>
</div>
</body>
</html>
