Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Wed Mar 27 15:04:56 2024
| Host             : P2-05 running 64-bit major release  (build 9200)
| Command          : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
| Design           : Wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.236        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.138        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        8 |       --- |             --- |
| Slice Logic    |     0.010 |     4646 |       --- |             --- |
|   LUT as Logic |     0.010 |     2315 |     63400 |            3.65 |
|   Register     |    <0.001 |     1705 |    126800 |            1.34 |
|   Others       |     0.000 |      392 |       --- |             --- |
| Signals        |     0.018 |     3969 |       --- |             --- |
| Block RAM      |     0.006 |        6 |       135 |            4.44 |
| PLL            |     0.099 |        1 |         6 |           16.67 |
| I/O            |    <0.001 |       34 |       210 |           16.19 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.236 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.063 |       0.048 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.068 |       0.050 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------+-----------------+
| Clock                | Domain                      | Constraint (ns) |
+----------------------+-----------------------------+-----------------+
| clk_100mhz           | clk_100mhz                  |            10.0 |
| clk_out1_clk_wiz_0   | pll/inst/clk_out1_clk_wiz_0 |            20.0 |
| clk_out1_clk_wiz_0_1 | pll/inst/clk_out1_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0   | pll/inst/clkfbout_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0_1 | pll/inst/clkfbout_clk_wiz_0 |            20.0 |
| sys_clk_pin          | clk_100mhz                  |            10.0 |
+----------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Wrapper               |     0.138 |
|   CPU                 |     0.026 |
|     dx                |     0.010 |
|       ir              |     0.008 |
|       pc              |     0.001 |
|     fd                |     0.004 |
|       ir              |     0.004 |
|     md                |     0.001 |
|     mw                |     0.002 |
|       ir              |     0.001 |
|     pw                |     0.004 |
|       ex              |     0.003 |
|     xm                |     0.004 |
|       ir              |     0.003 |
|   InstMem             |     0.002 |
|   ProcMem             |     0.005 |
|   RegisterFile        |     0.006 |
|     RS2decoder        |     0.001 |
|     reg_loop[31].reg1 |     0.001 |
|   pll                 |     0.100 |
|     inst              |     0.100 |
+-----------------------+-----------+


