
Custom-Controller-MG370.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006788  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  08006898  08006898  00007898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a40  08006a40  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006a40  08006a40  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006a40  08006a40  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a40  08006a40  00007a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a44  08006a44  00007a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08006a48  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bd4  20000010  08006a58  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001be4  08006a58  00008be4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001895b  00000000  00000000  00008039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004282  00000000  00000000  00020994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001690  00000000  00000000  00024c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001157  00000000  00000000  000262a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac29  00000000  00000000  000273ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aa1f  00000000  00000000  00042028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095041  00000000  00000000  0005ca47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1a88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c4c  00000000  00000000  000f1acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000f7718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08006880 	.word	0x08006880

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08006880 	.word	0x08006880

08000150 <CRC08_Calculate>:
		  (+) 8位CRC校验码计算运算函数 CRC08_Calculate
      (+) 8位CRC校验码验证验算函数 CRC08_Verify
			(+) 8位CRC校验码末尾添加函数 CRC08_Append
*/
uint8_t CRC08_Calculate(uint8_t *Data, uint32_t Lenth /* Without check code lenth 1 */)
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
	uint8_t CheckCode = CRC08_INIT;
 800015a:	23ff      	movs	r3, #255	@ 0xff
 800015c:	73fb      	strb	r3, [r7, #15]
	while (Lenth --) 
 800015e:	e00a      	b.n	8000176 <CRC08_Calculate+0x26>
		CheckCode = CRC08_Table[CheckCode ^ *Data ++];
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	1c5a      	adds	r2, r3, #1
 8000164:	607a      	str	r2, [r7, #4]
 8000166:	781a      	ldrb	r2, [r3, #0]
 8000168:	7bfb      	ldrb	r3, [r7, #15]
 800016a:	4053      	eors	r3, r2
 800016c:	b2db      	uxtb	r3, r3
 800016e:	461a      	mov	r2, r3
 8000170:	4b06      	ldr	r3, [pc, #24]	@ (800018c <CRC08_Calculate+0x3c>)
 8000172:	5c9b      	ldrb	r3, [r3, r2]
 8000174:	73fb      	strb	r3, [r7, #15]
	while (Lenth --) 
 8000176:	683b      	ldr	r3, [r7, #0]
 8000178:	1e5a      	subs	r2, r3, #1
 800017a:	603a      	str	r2, [r7, #0]
 800017c:	2b00      	cmp	r3, #0
 800017e:	d1ef      	bne.n	8000160 <CRC08_Calculate+0x10>
	return CheckCode;
 8000180:	7bfb      	ldrb	r3, [r7, #15]
}
 8000182:	4618      	mov	r0, r3
 8000184:	3714      	adds	r7, #20
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	080068cc 	.word	0x080068cc

08000190 <CRC08_Verify>:

uint32_t CRC08_Verify(uint8_t *Data, uint32_t Lenth /* With check code lenth 1 */)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	6039      	str	r1, [r7, #0]
	if(Data == NULL || Lenth <= 2) return 0;
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	2b00      	cmp	r3, #0
 800019e:	d002      	beq.n	80001a6 <CRC08_Verify+0x16>
 80001a0:	683b      	ldr	r3, [r7, #0]
 80001a2:	2b02      	cmp	r3, #2
 80001a4:	d801      	bhi.n	80001aa <CRC08_Verify+0x1a>
 80001a6:	2300      	movs	r3, #0
 80001a8:	e011      	b.n	80001ce <CRC08_Verify+0x3e>
  return CRC08_Calculate(Data, Lenth - 1) == Data[Lenth - 1];
 80001aa:	683b      	ldr	r3, [r7, #0]
 80001ac:	3b01      	subs	r3, #1
 80001ae:	4619      	mov	r1, r3
 80001b0:	6878      	ldr	r0, [r7, #4]
 80001b2:	f7ff ffcd 	bl	8000150 <CRC08_Calculate>
 80001b6:	4603      	mov	r3, r0
 80001b8:	4619      	mov	r1, r3
 80001ba:	683b      	ldr	r3, [r7, #0]
 80001bc:	3b01      	subs	r3, #1
 80001be:	687a      	ldr	r2, [r7, #4]
 80001c0:	4413      	add	r3, r2
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	4299      	cmp	r1, r3
 80001c6:	bf0c      	ite	eq
 80001c8:	2301      	moveq	r3, #1
 80001ca:	2300      	movne	r3, #0
 80001cc:	b2db      	uxtb	r3, r3
}
 80001ce:	4618      	mov	r0, r3
 80001d0:	3708      	adds	r7, #8
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}

080001d6 <StartMotorControll>:
    
    MG370_B_Drive(motor->output_pwm);
}

void StartMotorControll(void *argument)
{
 80001d6:	b580      	push	{r7, lr}
 80001d8:	b082      	sub	sp, #8
 80001da:	af00      	add	r7, sp, #0
 80001dc:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartMotorControll */
    /* Infinite loop */
    for(;;)
    {
        // 这里可以放一些测试代码，或者在实际应用中根据需要调用 MG370_A_CascadeControl 和 MG370_B_CascadeControl
        osDelay(10); // 假设我们以 10ms 的周期调用控制函数
 80001de:	200a      	movs	r0, #10
 80001e0:	f003 fec2 	bl	8003f68 <osDelay>
    {
 80001e4:	bf00      	nop
 80001e6:	e7fa      	b.n	80001de <StartMotorControll+0x8>

080001e8 <UARTComms_Recieve_Data>:
	globalBuffer[1] = PackageHead2;
	HAL_UART_Transmit_DMA(&huart2,globalBuffer,len+4);
}

void UARTComms_Recieve_Data(uint8_t *received,uint8_t len)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
 80001f0:	460b      	mov	r3, r1
 80001f2:	70fb      	strb	r3, [r7, #3]
	if(received[0]==PackageHead1&&received[1]==PackageHead2)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	781b      	ldrb	r3, [r3, #0]
 80001f8:	2bfa      	cmp	r3, #250	@ 0xfa
 80001fa:	d125      	bne.n	8000248 <UARTComms_Recieve_Data+0x60>
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	3301      	adds	r3, #1
 8000200:	781b      	ldrb	r3, [r3, #0]
 8000202:	2baf      	cmp	r3, #175	@ 0xaf
 8000204:	d120      	bne.n	8000248 <UARTComms_Recieve_Data+0x60>
	{
		memmove(received,received+2,len-2);
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	1c99      	adds	r1, r3, #2
 800020a:	78fb      	ldrb	r3, [r7, #3]
 800020c:	3b02      	subs	r3, #2
 800020e:	461a      	mov	r2, r3
 8000210:	6878      	ldr	r0, [r7, #4]
 8000212:	f006 fae1 	bl	80067d8 <memmove>
		len-=2;
 8000216:	78fb      	ldrb	r3, [r7, #3]
 8000218:	3b02      	subs	r3, #2
 800021a:	70fb      	strb	r3, [r7, #3]
		if(CRC08_Verify(received, len))
 800021c:	78fb      	ldrb	r3, [r7, #3]
 800021e:	4619      	mov	r1, r3
 8000220:	6878      	ldr	r0, [r7, #4]
 8000222:	f7ff ffb5 	bl	8000190 <CRC08_Verify>
 8000226:	4603      	mov	r3, r0
 8000228:	2b00      	cmp	r3, #0
 800022a:	d00c      	beq.n	8000246 <UARTComms_Recieve_Data+0x5e>
		{
			receivedCMD=received[0];
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781a      	ldrb	r2, [r3, #0]
 8000230:	4b07      	ldr	r3, [pc, #28]	@ (8000250 <UARTComms_Recieve_Data+0x68>)
 8000232:	701a      	strb	r2, [r3, #0]
			memcpy(receivedData, received+1, len-1);
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	1c59      	adds	r1, r3, #1
 8000238:	78fb      	ldrb	r3, [r7, #3]
 800023a:	3b01      	subs	r3, #1
 800023c:	461a      	mov	r2, r3
 800023e:	4805      	ldr	r0, [pc, #20]	@ (8000254 <UARTComms_Recieve_Data+0x6c>)
 8000240:	f006 fb10 	bl	8006864 <memcpy>
 8000244:	e000      	b.n	8000248 <UARTComms_Recieve_Data+0x60>
		}
		else{return;}
 8000246:	bf00      	nop
	}
}
 8000248:	3708      	adds	r7, #8
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	2000005e 	.word	0x2000005e
 8000254:	20000060 	.word	0x20000060

08000258 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
 8000260:	460b      	mov	r3, r1
 8000262:	807b      	strh	r3, [r7, #2]
	if(huart==&huart2)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	4a09      	ldr	r2, [pc, #36]	@ (800028c <HAL_UARTEx_RxEventCallback+0x34>)
 8000268:	4293      	cmp	r3, r2
 800026a:	d10a      	bne.n	8000282 <HAL_UARTEx_RxEventCallback+0x2a>
	{
		UARTComms_Recieve_Data(receiveBuffer,Size);
 800026c:	887b      	ldrh	r3, [r7, #2]
 800026e:	b2db      	uxtb	r3, r3
 8000270:	4619      	mov	r1, r3
 8000272:	4807      	ldr	r0, [pc, #28]	@ (8000290 <HAL_UARTEx_RxEventCallback+0x38>)
 8000274:	f7ff ffb8 	bl	80001e8 <UARTComms_Recieve_Data>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, receiveBuffer, sizeof(receiveBuffer));
 8000278:	2232      	movs	r2, #50	@ 0x32
 800027a:	4905      	ldr	r1, [pc, #20]	@ (8000290 <HAL_UARTEx_RxEventCallback+0x38>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <HAL_UARTEx_RxEventCallback+0x34>)
 800027e:	f002 fe5d 	bl	8002f3c <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8000282:	bf00      	nop
 8000284:	3708      	adds	r7, #8
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	200001c0 	.word	0x200001c0
 8000290:	2000002c 	.word	0x2000002c

08000294 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <MX_CRC_Init+0x20>)
 800029a:	4a07      	ldr	r2, [pc, #28]	@ (80002b8 <MX_CRC_Init+0x24>)
 800029c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800029e:	4805      	ldr	r0, [pc, #20]	@ (80002b4 <MX_CRC_Init+0x20>)
 80002a0:	f000 fe2b 	bl	8000efa <HAL_CRC_Init>
 80002a4:	4603      	mov	r3, r0
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d001      	beq.n	80002ae <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80002aa:	f000 f933 	bl	8000514 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80002ae:	bf00      	nop
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	20000090 	.word	0x20000090
 80002b8:	40023000 	.word	0x40023000

080002bc <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80002bc:	b480      	push	{r7}
 80002be:	b085      	sub	sp, #20
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a09      	ldr	r2, [pc, #36]	@ (80002f0 <HAL_CRC_MspInit+0x34>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d10b      	bne.n	80002e6 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80002ce:	4b09      	ldr	r3, [pc, #36]	@ (80002f4 <HAL_CRC_MspInit+0x38>)
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	4a08      	ldr	r2, [pc, #32]	@ (80002f4 <HAL_CRC_MspInit+0x38>)
 80002d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002d8:	6153      	str	r3, [r2, #20]
 80002da:	4b06      	ldr	r3, [pc, #24]	@ (80002f4 <HAL_CRC_MspInit+0x38>)
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80002e2:	60fb      	str	r3, [r7, #12]
 80002e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80002e6:	bf00      	nop
 80002e8:	3714      	adds	r7, #20
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr
 80002f0:	40023000 	.word	0x40023000
 80002f4:	40021000 	.word	0x40021000

080002f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002fe:	4b10      	ldr	r3, [pc, #64]	@ (8000340 <MX_DMA_Init+0x48>)
 8000300:	695b      	ldr	r3, [r3, #20]
 8000302:	4a0f      	ldr	r2, [pc, #60]	@ (8000340 <MX_DMA_Init+0x48>)
 8000304:	f043 0301 	orr.w	r3, r3, #1
 8000308:	6153      	str	r3, [r2, #20]
 800030a:	4b0d      	ldr	r3, [pc, #52]	@ (8000340 <MX_DMA_Init+0x48>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	f003 0301 	and.w	r3, r3, #1
 8000312:	607b      	str	r3, [r7, #4]
 8000314:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000316:	2200      	movs	r2, #0
 8000318:	2105      	movs	r1, #5
 800031a:	2010      	movs	r0, #16
 800031c:	f000 fdc3 	bl	8000ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000320:	2010      	movs	r0, #16
 8000322:	f000 fddc 	bl	8000ede <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000326:	2200      	movs	r2, #0
 8000328:	2105      	movs	r1, #5
 800032a:	2011      	movs	r0, #17
 800032c:	f000 fdbb 	bl	8000ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000330:	2011      	movs	r0, #17
 8000332:	f000 fdd4 	bl	8000ede <HAL_NVIC_EnableIRQ>

}
 8000336:	bf00      	nop
 8000338:	3708      	adds	r7, #8
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	40021000 	.word	0x40021000

08000344 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CommsTask */
  CommsTaskHandle = osThreadNew(StartCommsTask, NULL, &CommsTask_attributes);
 8000348:	4a08      	ldr	r2, [pc, #32]	@ (800036c <MX_FREERTOS_Init+0x28>)
 800034a:	2100      	movs	r1, #0
 800034c:	4808      	ldr	r0, [pc, #32]	@ (8000370 <MX_FREERTOS_Init+0x2c>)
 800034e:	f003 fd79 	bl	8003e44 <osThreadNew>
 8000352:	4603      	mov	r3, r0
 8000354:	4a07      	ldr	r2, [pc, #28]	@ (8000374 <MX_FREERTOS_Init+0x30>)
 8000356:	6013      	str	r3, [r2, #0]

  /* creation of MotorControll */
  MotorControllHandle = osThreadNew(StartMotorControll, NULL, &MotorControll_attributes);
 8000358:	4a07      	ldr	r2, [pc, #28]	@ (8000378 <MX_FREERTOS_Init+0x34>)
 800035a:	2100      	movs	r1, #0
 800035c:	4807      	ldr	r0, [pc, #28]	@ (800037c <MX_FREERTOS_Init+0x38>)
 800035e:	f003 fd71 	bl	8003e44 <osThreadNew>
 8000362:	4603      	mov	r3, r0
 8000364:	4a06      	ldr	r2, [pc, #24]	@ (8000380 <MX_FREERTOS_Init+0x3c>)
 8000366:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000368:	bf00      	nop
 800036a:	bd80      	pop	{r7, pc}
 800036c:	080069cc 	.word	0x080069cc
 8000370:	08000385 	.word	0x08000385
 8000374:	20000098 	.word	0x20000098
 8000378:	080069f0 	.word	0x080069f0
 800037c:	080001d7 	.word	0x080001d7
 8000380:	2000009c 	.word	0x2000009c

08000384 <StartCommsTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCommsTask */
__weak void StartCommsTask(void *argument)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommsTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800038c:	2001      	movs	r0, #1
 800038e:	f003 fdeb 	bl	8003f68 <osDelay>
 8000392:	e7fb      	b.n	800038c <StartCommsTask+0x8>

08000394 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b088      	sub	sp, #32
 8000398:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800039a:	f107 0310 	add.w	r3, r7, #16
 800039e:	2200      	movs	r2, #0
 80003a0:	601a      	str	r2, [r3, #0]
 80003a2:	605a      	str	r2, [r3, #4]
 80003a4:	609a      	str	r2, [r3, #8]
 80003a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003aa:	699b      	ldr	r3, [r3, #24]
 80003ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003ae:	f043 0320 	orr.w	r3, r3, #32
 80003b2:	6193      	str	r3, [r2, #24]
 80003b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	f003 0320 	and.w	r3, r3, #32
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c0:	4b18      	ldr	r3, [pc, #96]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	4a17      	ldr	r2, [pc, #92]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003c6:	f043 0304 	orr.w	r3, r3, #4
 80003ca:	6193      	str	r3, [r2, #24]
 80003cc:	4b15      	ldr	r3, [pc, #84]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	f003 0304 	and.w	r3, r3, #4
 80003d4:	60bb      	str	r3, [r7, #8]
 80003d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d8:	4b12      	ldr	r3, [pc, #72]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a11      	ldr	r2, [pc, #68]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003de:	f043 0308 	orr.w	r3, r3, #8
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000424 <MX_GPIO_Init+0x90>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f003 0308 	and.w	r3, r3, #8
 80003ec:	607b      	str	r3, [r7, #4]
 80003ee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AIN1_Pin|AIN2_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 80003f0:	2200      	movs	r2, #0
 80003f2:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80003f6:	480c      	ldr	r0, [pc, #48]	@ (8000428 <MX_GPIO_Init+0x94>)
 80003f8:	f001 f9c2 	bl	8001780 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : AIN1_Pin AIN2_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin|BIN1_Pin|BIN2_Pin;
 80003fc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000400:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000402:	2301      	movs	r3, #1
 8000404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000406:	2300      	movs	r3, #0
 8000408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040a:	2302      	movs	r3, #2
 800040c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800040e:	f107 0310 	add.w	r3, r7, #16
 8000412:	4619      	mov	r1, r3
 8000414:	4804      	ldr	r0, [pc, #16]	@ (8000428 <MX_GPIO_Init+0x94>)
 8000416:	f001 f82f 	bl	8001478 <HAL_GPIO_Init>

}
 800041a:	bf00      	nop
 800041c:	3720      	adds	r7, #32
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	40021000 	.word	0x40021000
 8000428:	40010c00 	.word	0x40010c00

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000430:	f000 fc52 	bl	8000cd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000434:	f000 f816 	bl	8000464 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000438:	f7ff ffac 	bl	8000394 <MX_GPIO_Init>
  MX_DMA_Init();
 800043c:	f7ff ff5c 	bl	80002f8 <MX_DMA_Init>
  MX_TIM3_Init();
 8000440:	f000 fa18 	bl	8000874 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000444:	f000 fb50 	bl	8000ae8 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000448:	f7ff ff24 	bl	8000294 <MX_CRC_Init>
  MX_TIM1_Init();
 800044c:	f000 f966 	bl	800071c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000450:	f000 f9bc 	bl	80007cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000454:	f003 fcae 	bl	8003db4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000458:	f7ff ff74 	bl	8000344 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800045c:	f003 fccc 	bl	8003df8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000460:	bf00      	nop
 8000462:	e7fd      	b.n	8000460 <main+0x34>

08000464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b090      	sub	sp, #64	@ 0x40
 8000468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800046a:	f107 0318 	add.w	r3, r7, #24
 800046e:	2228      	movs	r2, #40	@ 0x28
 8000470:	2100      	movs	r1, #0
 8000472:	4618      	mov	r0, r3
 8000474:	f006 f9ca 	bl	800680c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
 800047e:	605a      	str	r2, [r3, #4]
 8000480:	609a      	str	r2, [r3, #8]
 8000482:	60da      	str	r2, [r3, #12]
 8000484:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000486:	2301      	movs	r3, #1
 8000488:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800048a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800048e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000490:	2300      	movs	r3, #0
 8000492:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000494:	2301      	movs	r3, #1
 8000496:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000498:	2302      	movs	r3, #2
 800049a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800049c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80004a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004a2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80004a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004a8:	f107 0318 	add.w	r3, r7, #24
 80004ac:	4618      	mov	r0, r3
 80004ae:	f001 f97f 	bl	80017b0 <HAL_RCC_OscConfig>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004b8:	f000 f82c 	bl	8000514 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004bc:	230f      	movs	r3, #15
 80004be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004c0:	2302      	movs	r3, #2
 80004c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004c4:	2300      	movs	r3, #0
 80004c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004ce:	2300      	movs	r3, #0
 80004d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2102      	movs	r1, #2
 80004d6:	4618      	mov	r0, r3
 80004d8:	f001 fbec 	bl	8001cb4 <HAL_RCC_ClockConfig>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004e2:	f000 f817 	bl	8000514 <Error_Handler>
  }
}
 80004e6:	bf00      	nop
 80004e8:	3740      	adds	r7, #64	@ 0x40
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
	...

080004f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a04      	ldr	r2, [pc, #16]	@ (8000510 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d101      	bne.n	8000506 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000502:	f000 fbff 	bl	8000d04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000506:	bf00      	nop
 8000508:	3708      	adds	r7, #8
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	40000800 	.word	0x40000800

08000514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000518:	b672      	cpsid	i
}
 800051a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <Error_Handler+0x8>

08000520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000526:	4b18      	ldr	r3, [pc, #96]	@ (8000588 <HAL_MspInit+0x68>)
 8000528:	699b      	ldr	r3, [r3, #24]
 800052a:	4a17      	ldr	r2, [pc, #92]	@ (8000588 <HAL_MspInit+0x68>)
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	6193      	str	r3, [r2, #24]
 8000532:	4b15      	ldr	r3, [pc, #84]	@ (8000588 <HAL_MspInit+0x68>)
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	60bb      	str	r3, [r7, #8]
 800053c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053e:	4b12      	ldr	r3, [pc, #72]	@ (8000588 <HAL_MspInit+0x68>)
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	4a11      	ldr	r2, [pc, #68]	@ (8000588 <HAL_MspInit+0x68>)
 8000544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000548:	61d3      	str	r3, [r2, #28]
 800054a:	4b0f      	ldr	r3, [pc, #60]	@ (8000588 <HAL_MspInit+0x68>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000556:	2200      	movs	r2, #0
 8000558:	210f      	movs	r1, #15
 800055a:	f06f 0001 	mvn.w	r0, #1
 800055e:	f000 fca2 	bl	8000ea6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000562:	4b0a      	ldr	r3, [pc, #40]	@ (800058c <HAL_MspInit+0x6c>)
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	4a04      	ldr	r2, [pc, #16]	@ (800058c <HAL_MspInit+0x6c>)
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800057e:	bf00      	nop
 8000580:	3710      	adds	r7, #16
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	40021000 	.word	0x40021000
 800058c:	40010000 	.word	0x40010000

08000590 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b08e      	sub	sp, #56	@ 0x38
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000598:	2300      	movs	r3, #0
 800059a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800059c:	2300      	movs	r3, #0
 800059e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80005a0:	2300      	movs	r3, #0
 80005a2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80005a6:	4b34      	ldr	r3, [pc, #208]	@ (8000678 <HAL_InitTick+0xe8>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	4a33      	ldr	r2, [pc, #204]	@ (8000678 <HAL_InitTick+0xe8>)
 80005ac:	f043 0304 	orr.w	r3, r3, #4
 80005b0:	61d3      	str	r3, [r2, #28]
 80005b2:	4b31      	ldr	r3, [pc, #196]	@ (8000678 <HAL_InitTick+0xe8>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005be:	f107 0210 	add.w	r2, r7, #16
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	4611      	mov	r1, r2
 80005c8:	4618      	mov	r0, r3
 80005ca:	f001 fce3 	bl	8001f94 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80005ce:	6a3b      	ldr	r3, [r7, #32]
 80005d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80005d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d103      	bne.n	80005e0 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80005d8:	f001 fcb4 	bl	8001f44 <HAL_RCC_GetPCLK1Freq>
 80005dc:	6378      	str	r0, [r7, #52]	@ 0x34
 80005de:	e004      	b.n	80005ea <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80005e0:	f001 fcb0 	bl	8001f44 <HAL_RCC_GetPCLK1Freq>
 80005e4:	4603      	mov	r3, r0
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80005ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005ec:	4a23      	ldr	r2, [pc, #140]	@ (800067c <HAL_InitTick+0xec>)
 80005ee:	fba2 2303 	umull	r2, r3, r2, r3
 80005f2:	0c9b      	lsrs	r3, r3, #18
 80005f4:	3b01      	subs	r3, #1
 80005f6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80005f8:	4b21      	ldr	r3, [pc, #132]	@ (8000680 <HAL_InitTick+0xf0>)
 80005fa:	4a22      	ldr	r2, [pc, #136]	@ (8000684 <HAL_InitTick+0xf4>)
 80005fc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80005fe:	4b20      	ldr	r3, [pc, #128]	@ (8000680 <HAL_InitTick+0xf0>)
 8000600:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000604:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000606:	4a1e      	ldr	r2, [pc, #120]	@ (8000680 <HAL_InitTick+0xf0>)
 8000608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800060a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800060c:	4b1c      	ldr	r3, [pc, #112]	@ (8000680 <HAL_InitTick+0xf0>)
 800060e:	2200      	movs	r2, #0
 8000610:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000612:	4b1b      	ldr	r3, [pc, #108]	@ (8000680 <HAL_InitTick+0xf0>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000618:	4b19      	ldr	r3, [pc, #100]	@ (8000680 <HAL_InitTick+0xf0>)
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800061e:	4818      	ldr	r0, [pc, #96]	@ (8000680 <HAL_InitTick+0xf0>)
 8000620:	f001 fd06 	bl	8002030 <HAL_TIM_Base_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800062a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800062e:	2b00      	cmp	r3, #0
 8000630:	d11b      	bne.n	800066a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000632:	4813      	ldr	r0, [pc, #76]	@ (8000680 <HAL_InitTick+0xf0>)
 8000634:	f001 fd4c 	bl	80020d0 <HAL_TIM_Base_Start_IT>
 8000638:	4603      	mov	r3, r0
 800063a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800063e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000642:	2b00      	cmp	r3, #0
 8000644:	d111      	bne.n	800066a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000646:	201e      	movs	r0, #30
 8000648:	f000 fc49 	bl	8000ede <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2b0f      	cmp	r3, #15
 8000650:	d808      	bhi.n	8000664 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000652:	2200      	movs	r2, #0
 8000654:	6879      	ldr	r1, [r7, #4]
 8000656:	201e      	movs	r0, #30
 8000658:	f000 fc25 	bl	8000ea6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800065c:	4a0a      	ldr	r2, [pc, #40]	@ (8000688 <HAL_InitTick+0xf8>)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	6013      	str	r3, [r2, #0]
 8000662:	e002      	b.n	800066a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000664:	2301      	movs	r3, #1
 8000666:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800066a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800066e:	4618      	mov	r0, r3
 8000670:	3738      	adds	r7, #56	@ 0x38
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40021000 	.word	0x40021000
 800067c:	431bde83 	.word	0x431bde83
 8000680:	200000a0 	.word	0x200000a0
 8000684:	40000800 	.word	0x40000800
 8000688:	20000004 	.word	0x20000004

0800068c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000690:	bf00      	nop
 8000692:	e7fd      	b.n	8000690 <NMI_Handler+0x4>

08000694 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000698:	bf00      	nop
 800069a:	e7fd      	b.n	8000698 <HardFault_Handler+0x4>

0800069c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006a0:	bf00      	nop
 80006a2:	e7fd      	b.n	80006a0 <MemManage_Handler+0x4>

080006a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006a8:	bf00      	nop
 80006aa:	e7fd      	b.n	80006a8 <BusFault_Handler+0x4>

080006ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006b0:	bf00      	nop
 80006b2:	e7fd      	b.n	80006b0 <UsageFault_Handler+0x4>

080006b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr

080006c0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80006c4:	4802      	ldr	r0, [pc, #8]	@ (80006d0 <DMA1_Channel6_IRQHandler+0x10>)
 80006c6:	f000 fda3 	bl	8001210 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000208 	.word	0x20000208

080006d4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80006d8:	4802      	ldr	r0, [pc, #8]	@ (80006e4 <DMA1_Channel7_IRQHandler+0x10>)
 80006da:	f000 fd99 	bl	8001210 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	2000024c 	.word	0x2000024c

080006e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80006ec:	4802      	ldr	r0, [pc, #8]	@ (80006f8 <TIM4_IRQHandler+0x10>)
 80006ee:	f001 fe3b 	bl	8002368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000a0 	.word	0x200000a0

080006fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000700:	4802      	ldr	r0, [pc, #8]	@ (800070c <USART2_IRQHandler+0x10>)
 8000702:	f002 fc75 	bl	8002ff0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	200001c0 	.word	0x200001c0

08000710 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08c      	sub	sp, #48	@ 0x30
 8000720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000722:	f107 030c 	add.w	r3, r7, #12
 8000726:	2224      	movs	r2, #36	@ 0x24
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f006 f86e 	bl	800680c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000738:	4b22      	ldr	r3, [pc, #136]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 800073a:	4a23      	ldr	r2, [pc, #140]	@ (80007c8 <MX_TIM1_Init+0xac>)
 800073c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800073e:	4b21      	ldr	r3, [pc, #132]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 8000740:	2200      	movs	r2, #0
 8000742:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000744:	4b1f      	ldr	r3, [pc, #124]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800074a:	4b1e      	ldr	r3, [pc, #120]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 800074c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000750:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000752:	4b1c      	ldr	r3, [pc, #112]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000758:	4b1a      	ldr	r3, [pc, #104]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 800075a:	2200      	movs	r2, #0
 800075c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075e:	4b19      	ldr	r3, [pc, #100]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000764:	2301      	movs	r3, #1
 8000766:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000768:	2300      	movs	r3, #0
 800076a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800076c:	2301      	movs	r3, #1
 800076e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000774:	2300      	movs	r3, #0
 8000776:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000778:	2300      	movs	r3, #0
 800077a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800077c:	2301      	movs	r3, #1
 800077e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	4619      	mov	r1, r3
 800078e:	480d      	ldr	r0, [pc, #52]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 8000790:	f001 fd48 	bl	8002224 <HAL_TIM_Encoder_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800079a:	f7ff febb 	bl	8000514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800079e:	2300      	movs	r3, #0
 80007a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	4619      	mov	r1, r3
 80007aa:	4806      	ldr	r0, [pc, #24]	@ (80007c4 <MX_TIM1_Init+0xa8>)
 80007ac:	f002 fb06 	bl	8002dbc <HAL_TIMEx_MasterConfigSynchronization>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80007b6:	f7ff fead 	bl	8000514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80007ba:	bf00      	nop
 80007bc:	3730      	adds	r7, #48	@ 0x30
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	200000e8 	.word	0x200000e8
 80007c8:	40012c00 	.word	0x40012c00

080007cc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08c      	sub	sp, #48	@ 0x30
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80007d2:	f107 030c 	add.w	r3, r7, #12
 80007d6:	2224      	movs	r2, #36	@ 0x24
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f006 f816 	bl	800680c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007e8:	4b21      	ldr	r3, [pc, #132]	@ (8000870 <MX_TIM2_Init+0xa4>)
 80007ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80007f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000870 <MX_TIM2_Init+0xa4>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000870 <MX_TIM2_Init+0xa4>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80007fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000870 <MX_TIM2_Init+0xa4>)
 80007fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000802:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000804:	4b1a      	ldr	r3, [pc, #104]	@ (8000870 <MX_TIM2_Init+0xa4>)
 8000806:	2200      	movs	r2, #0
 8000808:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800080a:	4b19      	ldr	r3, [pc, #100]	@ (8000870 <MX_TIM2_Init+0xa4>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000810:	2301      	movs	r3, #1
 8000812:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000814:	2300      	movs	r3, #0
 8000816:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000818:	2301      	movs	r3, #1
 800081a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000824:	2300      	movs	r3, #0
 8000826:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000828:	2301      	movs	r3, #1
 800082a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000834:	f107 030c 	add.w	r3, r7, #12
 8000838:	4619      	mov	r1, r3
 800083a:	480d      	ldr	r0, [pc, #52]	@ (8000870 <MX_TIM2_Init+0xa4>)
 800083c:	f001 fcf2 	bl	8002224 <HAL_TIM_Encoder_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000846:	f7ff fe65 	bl	8000514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800084a:	2300      	movs	r3, #0
 800084c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800084e:	2300      	movs	r3, #0
 8000850:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000852:	1d3b      	adds	r3, r7, #4
 8000854:	4619      	mov	r1, r3
 8000856:	4806      	ldr	r0, [pc, #24]	@ (8000870 <MX_TIM2_Init+0xa4>)
 8000858:	f002 fab0 	bl	8002dbc <HAL_TIMEx_MasterConfigSynchronization>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000862:	f7ff fe57 	bl	8000514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000866:	bf00      	nop
 8000868:	3730      	adds	r7, #48	@ 0x30
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000130 	.word	0x20000130

08000874 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08e      	sub	sp, #56	@ 0x38
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800087a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000888:	f107 0320 	add.w	r3, r7, #32
 800088c:	2200      	movs	r2, #0
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]
 80008a0:	615a      	str	r2, [r3, #20]
 80008a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008a4:	4b31      	ldr	r3, [pc, #196]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008a6:	4a32      	ldr	r2, [pc, #200]	@ (8000970 <MX_TIM3_Init+0xfc>)
 80008a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80008aa:	4b30      	ldr	r3, [pc, #192]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008ac:	2247      	movs	r2, #71	@ 0x47
 80008ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b0:	4b2e      	ldr	r3, [pc, #184]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80008b6:	4b2d      	ldr	r3, [pc, #180]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008b8:	2263      	movs	r2, #99	@ 0x63
 80008ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008bc:	4b2b      	ldr	r3, [pc, #172]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c2:	4b2a      	ldr	r3, [pc, #168]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008c8:	4828      	ldr	r0, [pc, #160]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008ca:	f001 fbb1 	bl	8002030 <HAL_TIM_Base_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80008d4:	f7ff fe1e 	bl	8000514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008e2:	4619      	mov	r1, r3
 80008e4:	4821      	ldr	r0, [pc, #132]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008e6:	f001 fef1 	bl	80026cc <HAL_TIM_ConfigClockSource>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80008f0:	f7ff fe10 	bl	8000514 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008f4:	481d      	ldr	r0, [pc, #116]	@ (800096c <MX_TIM3_Init+0xf8>)
 80008f6:	f001 fc3d 	bl	8002174 <HAL_TIM_PWM_Init>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000900:	f7ff fe08 	bl	8000514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000904:	2300      	movs	r3, #0
 8000906:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800090c:	f107 0320 	add.w	r3, r7, #32
 8000910:	4619      	mov	r1, r3
 8000912:	4816      	ldr	r0, [pc, #88]	@ (800096c <MX_TIM3_Init+0xf8>)
 8000914:	f002 fa52 	bl	8002dbc <HAL_TIMEx_MasterConfigSynchronization>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800091e:	f7ff fdf9 	bl	8000514 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000922:	2360      	movs	r3, #96	@ 0x60
 8000924:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000926:	2300      	movs	r3, #0
 8000928:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800092a:	2300      	movs	r3, #0
 800092c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800092e:	2300      	movs	r3, #0
 8000930:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	2200      	movs	r2, #0
 8000936:	4619      	mov	r1, r3
 8000938:	480c      	ldr	r0, [pc, #48]	@ (800096c <MX_TIM3_Init+0xf8>)
 800093a:	f001 fe05 	bl	8002548 <HAL_TIM_PWM_ConfigChannel>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000944:	f7ff fde6 	bl	8000514 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	2204      	movs	r2, #4
 800094c:	4619      	mov	r1, r3
 800094e:	4807      	ldr	r0, [pc, #28]	@ (800096c <MX_TIM3_Init+0xf8>)
 8000950:	f001 fdfa 	bl	8002548 <HAL_TIM_PWM_ConfigChannel>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 800095a:	f7ff fddb 	bl	8000514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800095e:	4803      	ldr	r0, [pc, #12]	@ (800096c <MX_TIM3_Init+0xf8>)
 8000960:	f000 f890 	bl	8000a84 <HAL_TIM_MspPostInit>

}
 8000964:	bf00      	nop
 8000966:	3738      	adds	r7, #56	@ 0x38
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20000178 	.word	0x20000178
 8000970:	40000400 	.word	0x40000400

08000974 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	@ 0x28
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	f107 0318 	add.w	r3, r7, #24
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM1)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a2b      	ldr	r2, [pc, #172]	@ (8000a3c <HAL_TIM_Encoder_MspInit+0xc8>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d125      	bne.n	80009e0 <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000994:	4b2a      	ldr	r3, [pc, #168]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	4a29      	ldr	r2, [pc, #164]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 800099a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800099e:	6193      	str	r3, [r2, #24]
 80009a0:	4b27      	ldr	r3, [pc, #156]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ac:	4b24      	ldr	r3, [pc, #144]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	4a23      	ldr	r2, [pc, #140]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 80009b2:	f043 0304 	orr.w	r3, r3, #4
 80009b6:	6193      	str	r3, [r2, #24]
 80009b8:	4b21      	ldr	r3, [pc, #132]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	f003 0304 	and.w	r3, r3, #4
 80009c0:	613b      	str	r3, [r7, #16]
 80009c2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = E1A_Pin|E2A_Pin;
 80009c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d2:	f107 0318 	add.w	r3, r7, #24
 80009d6:	4619      	mov	r1, r3
 80009d8:	481a      	ldr	r0, [pc, #104]	@ (8000a44 <HAL_TIM_Encoder_MspInit+0xd0>)
 80009da:	f000 fd4d 	bl	8001478 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80009de:	e028      	b.n	8000a32 <HAL_TIM_Encoder_MspInit+0xbe>
  else if(tim_encoderHandle->Instance==TIM2)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009e8:	d123      	bne.n	8000a32 <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009ea:	4b15      	ldr	r3, [pc, #84]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 80009ec:	69db      	ldr	r3, [r3, #28]
 80009ee:	4a14      	ldr	r2, [pc, #80]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	61d3      	str	r3, [r2, #28]
 80009f6:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 80009f8:	69db      	ldr	r3, [r3, #28]
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 8000a04:	699b      	ldr	r3, [r3, #24]
 8000a06:	4a0e      	ldr	r2, [pc, #56]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 8000a08:	f043 0304 	orr.w	r3, r3, #4
 8000a0c:	6193      	str	r3, [r2, #24]
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <HAL_TIM_Encoder_MspInit+0xcc>)
 8000a10:	699b      	ldr	r3, [r3, #24]
 8000a12:	f003 0304 	and.w	r3, r3, #4
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = E1B_Pin|E2B_Pin;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a26:	f107 0318 	add.w	r3, r7, #24
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <HAL_TIM_Encoder_MspInit+0xd0>)
 8000a2e:	f000 fd23 	bl	8001478 <HAL_GPIO_Init>
}
 8000a32:	bf00      	nop
 8000a34:	3728      	adds	r7, #40	@ 0x28
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40012c00 	.word	0x40012c00
 8000a40:	40021000 	.word	0x40021000
 8000a44:	40010800 	.word	0x40010800

08000a48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a09      	ldr	r2, [pc, #36]	@ (8000a7c <HAL_TIM_Base_MspInit+0x34>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d10b      	bne.n	8000a72 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a5a:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <HAL_TIM_Base_MspInit+0x38>)
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	4a08      	ldr	r2, [pc, #32]	@ (8000a80 <HAL_TIM_Base_MspInit+0x38>)
 8000a60:	f043 0302 	orr.w	r3, r3, #2
 8000a64:	61d3      	str	r3, [r2, #28]
 8000a66:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <HAL_TIM_Base_MspInit+0x38>)
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000a72:	bf00      	nop
 8000a74:	3714      	adds	r7, #20
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bc80      	pop	{r7}
 8000a7a:	4770      	bx	lr
 8000a7c:	40000400 	.word	0x40000400
 8000a80:	40021000 	.word	0x40021000

08000a84 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	f107 0310 	add.w	r3, r7, #16
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000adc <HAL_TIM_MspPostInit+0x58>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d117      	bne.n	8000ad4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <HAL_TIM_MspPostInit+0x5c>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae0 <HAL_TIM_MspPostInit+0x5c>)
 8000aaa:	f043 0304 	orr.w	r3, r3, #4
 8000aae:	6193      	str	r3, [r2, #24]
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <HAL_TIM_MspPostInit+0x5c>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	f003 0304 	and.w	r3, r3, #4
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8000abc:	23c0      	movs	r3, #192	@ 0xc0
 8000abe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac8:	f107 0310 	add.w	r3, r7, #16
 8000acc:	4619      	mov	r1, r3
 8000ace:	4805      	ldr	r0, [pc, #20]	@ (8000ae4 <HAL_TIM_MspPostInit+0x60>)
 8000ad0:	f000 fcd2 	bl	8001478 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ad4:	bf00      	nop
 8000ad6:	3720      	adds	r7, #32
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40000400 	.word	0x40000400
 8000ae0:	40021000 	.word	0x40021000
 8000ae4:	40010800 	.word	0x40010800

08000ae8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aec:	4b11      	ldr	r3, [pc, #68]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000aee:	4a12      	ldr	r2, [pc, #72]	@ (8000b38 <MX_USART2_UART_Init+0x50>)
 8000af0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000af2:	4b10      	ldr	r3, [pc, #64]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000af4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000af8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000afa:	4b0e      	ldr	r3, [pc, #56]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b06:	4b0b      	ldr	r3, [pc, #44]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000b0e:	220c      	movs	r2, #12
 8000b10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b12:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b18:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b1e:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <MX_USART2_UART_Init+0x4c>)
 8000b20:	f002 f9bc 	bl	8002e9c <HAL_UART_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b2a:	f7ff fcf3 	bl	8000514 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	200001c0 	.word	0x200001c0
 8000b38:	40004400 	.word	0x40004400

08000b3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b088      	sub	sp, #32
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b44:	f107 0310 	add.w	r3, r7, #16
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a46      	ldr	r2, [pc, #280]	@ (8000c70 <HAL_UART_MspInit+0x134>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	f040 8084 	bne.w	8000c66 <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b5e:	4b45      	ldr	r3, [pc, #276]	@ (8000c74 <HAL_UART_MspInit+0x138>)
 8000b60:	69db      	ldr	r3, [r3, #28]
 8000b62:	4a44      	ldr	r2, [pc, #272]	@ (8000c74 <HAL_UART_MspInit+0x138>)
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b68:	61d3      	str	r3, [r2, #28]
 8000b6a:	4b42      	ldr	r3, [pc, #264]	@ (8000c74 <HAL_UART_MspInit+0x138>)
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b76:	4b3f      	ldr	r3, [pc, #252]	@ (8000c74 <HAL_UART_MspInit+0x138>)
 8000b78:	699b      	ldr	r3, [r3, #24]
 8000b7a:	4a3e      	ldr	r2, [pc, #248]	@ (8000c74 <HAL_UART_MspInit+0x138>)
 8000b7c:	f043 0304 	orr.w	r3, r3, #4
 8000b80:	6193      	str	r3, [r2, #24]
 8000b82:	4b3c      	ldr	r3, [pc, #240]	@ (8000c74 <HAL_UART_MspInit+0x138>)
 8000b84:	699b      	ldr	r3, [r3, #24]
 8000b86:	f003 0304 	and.w	r3, r3, #4
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b8e:	2304      	movs	r3, #4
 8000b90:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b92:	2302      	movs	r3, #2
 8000b94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b96:	2303      	movs	r3, #3
 8000b98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9a:	f107 0310 	add.w	r3, r7, #16
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4835      	ldr	r0, [pc, #212]	@ (8000c78 <HAL_UART_MspInit+0x13c>)
 8000ba2:	f000 fc69 	bl	8001478 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ba6:	2308      	movs	r3, #8
 8000ba8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb2:	f107 0310 	add.w	r3, r7, #16
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	482f      	ldr	r0, [pc, #188]	@ (8000c78 <HAL_UART_MspInit+0x13c>)
 8000bba:	f000 fc5d 	bl	8001478 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000bbe:	4b2f      	ldr	r3, [pc, #188]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000bc0:	4a2f      	ldr	r2, [pc, #188]	@ (8000c80 <HAL_UART_MspInit+0x144>)
 8000bc2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bc4:	4b2d      	ldr	r3, [pc, #180]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bca:	4b2c      	ldr	r3, [pc, #176]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bd0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000bd2:	2280      	movs	r2, #128	@ 0x80
 8000bd4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bd6:	4b29      	ldr	r3, [pc, #164]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bdc:	4b27      	ldr	r3, [pc, #156]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000be2:	4b26      	ldr	r3, [pc, #152]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000be8:	4b24      	ldr	r3, [pc, #144]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000bee:	4823      	ldr	r0, [pc, #140]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000bf0:	f000 f9a0 	bl	8000f34 <HAL_DMA_Init>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8000bfa:	f7ff fc8b 	bl	8000514 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4a1e      	ldr	r2, [pc, #120]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000c02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c04:	4a1d      	ldr	r2, [pc, #116]	@ (8000c7c <HAL_UART_MspInit+0x140>)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8000c88 <HAL_UART_MspInit+0x14c>)
 8000c0e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c10:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c12:	2210      	movs	r2, #16
 8000c14:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c16:	4b1b      	ldr	r3, [pc, #108]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c1c:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c1e:	2280      	movs	r2, #128	@ 0x80
 8000c20:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c22:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c28:	4b16      	ldr	r3, [pc, #88]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000c2e:	4b15      	ldr	r3, [pc, #84]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c34:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000c3a:	4812      	ldr	r0, [pc, #72]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c3c:	f000 f97a 	bl	8000f34 <HAL_DMA_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8000c46:	f7ff fc65 	bl	8000514 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c4e:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c50:	4a0c      	ldr	r2, [pc, #48]	@ (8000c84 <HAL_UART_MspInit+0x148>)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2105      	movs	r1, #5
 8000c5a:	2026      	movs	r0, #38	@ 0x26
 8000c5c:	f000 f923 	bl	8000ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c60:	2026      	movs	r0, #38	@ 0x26
 8000c62:	f000 f93c 	bl	8000ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000c66:	bf00      	nop
 8000c68:	3720      	adds	r7, #32
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40004400 	.word	0x40004400
 8000c74:	40021000 	.word	0x40021000
 8000c78:	40010800 	.word	0x40010800
 8000c7c:	20000208 	.word	0x20000208
 8000c80:	4002006c 	.word	0x4002006c
 8000c84:	2000024c 	.word	0x2000024c
 8000c88:	40020080 	.word	0x40020080

08000c8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c8c:	f7ff fd40 	bl	8000710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c90:	480b      	ldr	r0, [pc, #44]	@ (8000cc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c92:	490c      	ldr	r1, [pc, #48]	@ (8000cc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c94:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c98:	e002      	b.n	8000ca0 <LoopCopyDataInit>

08000c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9e:	3304      	adds	r3, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca4:	d3f9      	bcc.n	8000c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca6:	4a09      	ldr	r2, [pc, #36]	@ (8000ccc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ca8:	4c09      	ldr	r4, [pc, #36]	@ (8000cd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cac:	e001      	b.n	8000cb2 <LoopFillZerobss>

08000cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb0:	3204      	adds	r2, #4

08000cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb4:	d3fb      	bcc.n	8000cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb6:	f005 fdb1 	bl	800681c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cba:	f7ff fbb7 	bl	800042c <main>
  bx lr
 8000cbe:	4770      	bx	lr
  ldr r0, =_sdata
 8000cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000cc8:	08006a48 	.word	0x08006a48
  ldr r2, =_sbss
 8000ccc:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000cd0:	20001be4 	.word	0x20001be4

08000cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC1_2_IRQHandler>
	...

08000cd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cdc:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <HAL_Init+0x28>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a07      	ldr	r2, [pc, #28]	@ (8000d00 <HAL_Init+0x28>)
 8000ce2:	f043 0310 	orr.w	r3, r3, #16
 8000ce6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce8:	2003      	movs	r0, #3
 8000cea:	f000 f8d1 	bl	8000e90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cee:	200f      	movs	r0, #15
 8000cf0:	f7ff fc4e 	bl	8000590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf4:	f7ff fc14 	bl	8000520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40022000 	.word	0x40022000

08000d04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d08:	4b05      	ldr	r3, [pc, #20]	@ (8000d20 <HAL_IncTick+0x1c>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b05      	ldr	r3, [pc, #20]	@ (8000d24 <HAL_IncTick+0x20>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	4a03      	ldr	r2, [pc, #12]	@ (8000d24 <HAL_IncTick+0x20>)
 8000d16:	6013      	str	r3, [r2, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr
 8000d20:	20000008 	.word	0x20000008
 8000d24:	20000290 	.word	0x20000290

08000d28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d2c:	4b02      	ldr	r3, [pc, #8]	@ (8000d38 <HAL_GetTick+0x10>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr
 8000d38:	20000290 	.word	0x20000290

08000d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <__NVIC_SetPriorityGrouping+0x44>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d6e:	4a04      	ldr	r2, [pc, #16]	@ (8000d80 <__NVIC_SetPriorityGrouping+0x44>)
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	60d3      	str	r3, [r2, #12]
}
 8000d74:	bf00      	nop
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bc80      	pop	{r7}
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d88:	4b04      	ldr	r3, [pc, #16]	@ (8000d9c <__NVIC_GetPriorityGrouping+0x18>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	0a1b      	lsrs	r3, r3, #8
 8000d8e:	f003 0307 	and.w	r3, r3, #7
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bc80      	pop	{r7}
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	db0b      	blt.n	8000dca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	f003 021f 	and.w	r2, r3, #31
 8000db8:	4906      	ldr	r1, [pc, #24]	@ (8000dd4 <__NVIC_EnableIRQ+0x34>)
 8000dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbe:	095b      	lsrs	r3, r3, #5
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	fa00 f202 	lsl.w	r2, r0, r2
 8000dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr
 8000dd4:	e000e100 	.word	0xe000e100

08000dd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	6039      	str	r1, [r7, #0]
 8000de2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	db0a      	blt.n	8000e02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	490c      	ldr	r1, [pc, #48]	@ (8000e24 <__NVIC_SetPriority+0x4c>)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	0112      	lsls	r2, r2, #4
 8000df8:	b2d2      	uxtb	r2, r2
 8000dfa:	440b      	add	r3, r1
 8000dfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e00:	e00a      	b.n	8000e18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4908      	ldr	r1, [pc, #32]	@ (8000e28 <__NVIC_SetPriority+0x50>)
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	f003 030f 	and.w	r3, r3, #15
 8000e0e:	3b04      	subs	r3, #4
 8000e10:	0112      	lsls	r2, r2, #4
 8000e12:	b2d2      	uxtb	r2, r2
 8000e14:	440b      	add	r3, r1
 8000e16:	761a      	strb	r2, [r3, #24]
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000e100 	.word	0xe000e100
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b089      	sub	sp, #36	@ 0x24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f003 0307 	and.w	r3, r3, #7
 8000e3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	f1c3 0307 	rsb	r3, r3, #7
 8000e46:	2b04      	cmp	r3, #4
 8000e48:	bf28      	it	cs
 8000e4a:	2304      	movcs	r3, #4
 8000e4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3304      	adds	r3, #4
 8000e52:	2b06      	cmp	r3, #6
 8000e54:	d902      	bls.n	8000e5c <NVIC_EncodePriority+0x30>
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3b03      	subs	r3, #3
 8000e5a:	e000      	b.n	8000e5e <NVIC_EncodePriority+0x32>
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e60:	f04f 32ff 	mov.w	r2, #4294967295
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43da      	mvns	r2, r3
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	401a      	ands	r2, r3
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e74:	f04f 31ff 	mov.w	r1, #4294967295
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7e:	43d9      	mvns	r1, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	4313      	orrs	r3, r2
         );
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3724      	adds	r7, #36	@ 0x24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr

08000e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ff4f 	bl	8000d3c <__NVIC_SetPriorityGrouping>
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b086      	sub	sp, #24
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	4603      	mov	r3, r0
 8000eae:	60b9      	str	r1, [r7, #8]
 8000eb0:	607a      	str	r2, [r7, #4]
 8000eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb8:	f7ff ff64 	bl	8000d84 <__NVIC_GetPriorityGrouping>
 8000ebc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	68b9      	ldr	r1, [r7, #8]
 8000ec2:	6978      	ldr	r0, [r7, #20]
 8000ec4:	f7ff ffb2 	bl	8000e2c <NVIC_EncodePriority>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ece:	4611      	mov	r1, r2
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ff81 	bl	8000dd8 <__NVIC_SetPriority>
}
 8000ed6:	bf00      	nop
 8000ed8:	3718      	adds	r7, #24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b082      	sub	sp, #8
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ff57 	bl	8000da0 <__NVIC_EnableIRQ>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d101      	bne.n	8000f0c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e00e      	b.n	8000f2a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	795b      	ldrb	r3, [r3, #5]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d105      	bne.n	8000f22 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff f9cd 	bl	80002bc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2201      	movs	r2, #1
 8000f26:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d101      	bne.n	8000f4a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e043      	b.n	8000fd2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4b22      	ldr	r3, [pc, #136]	@ (8000fdc <HAL_DMA_Init+0xa8>)
 8000f52:	4413      	add	r3, r2
 8000f54:	4a22      	ldr	r2, [pc, #136]	@ (8000fe0 <HAL_DMA_Init+0xac>)
 8000f56:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5a:	091b      	lsrs	r3, r3, #4
 8000f5c:	009a      	lsls	r2, r3, #2
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a1f      	ldr	r2, [pc, #124]	@ (8000fe4 <HAL_DMA_Init+0xb0>)
 8000f66:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2202      	movs	r2, #2
 8000f6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000f7e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000f82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	68db      	ldr	r3, [r3, #12]
 8000f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	695b      	ldr	r3, [r3, #20]
 8000f9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3714      	adds	r7, #20
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr
 8000fdc:	bffdfff8 	.word	0xbffdfff8
 8000fe0:	cccccccd 	.word	0xcccccccd
 8000fe4:	40020000 	.word	0x40020000

08000fe8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
 8000ff4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d101      	bne.n	8001008 <HAL_DMA_Start_IT+0x20>
 8001004:	2302      	movs	r3, #2
 8001006:	e04b      	b.n	80010a0 <HAL_DMA_Start_IT+0xb8>
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2201      	movs	r2, #1
 800100c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001016:	b2db      	uxtb	r3, r3
 8001018:	2b01      	cmp	r3, #1
 800101a:	d13a      	bne.n	8001092 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2202      	movs	r2, #2
 8001020:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2200      	movs	r2, #0
 8001028:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f022 0201 	bic.w	r2, r2, #1
 8001038:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	68b9      	ldr	r1, [r7, #8]
 8001040:	68f8      	ldr	r0, [r7, #12]
 8001042:	f000 f9eb 	bl	800141c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800104a:	2b00      	cmp	r3, #0
 800104c:	d008      	beq.n	8001060 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f042 020e 	orr.w	r2, r2, #14
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	e00f      	b.n	8001080 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f022 0204 	bic.w	r2, r2, #4
 800106e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f042 020a 	orr.w	r2, r2, #10
 800107e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f042 0201 	orr.w	r2, r2, #1
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	e005      	b.n	800109e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800109a:	2302      	movs	r3, #2
 800109c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800109e:	7dfb      	ldrb	r3, [r7, #23]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3718      	adds	r7, #24
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010b0:	2300      	movs	r3, #0
 80010b2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d008      	beq.n	80010d2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2204      	movs	r2, #4
 80010c4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e020      	b.n	8001114 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f022 020e 	bic.w	r2, r2, #14
 80010e0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f022 0201 	bic.w	r2, r2, #1
 80010f0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010fa:	2101      	movs	r1, #1
 80010fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001100:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2201      	movs	r2, #1
 8001106:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001112:	7bfb      	ldrb	r3, [r7, #15]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3714      	adds	r7, #20
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr
	...

08001120 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001128:	2300      	movs	r3, #0
 800112a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2b02      	cmp	r3, #2
 8001136:	d005      	beq.n	8001144 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2204      	movs	r2, #4
 800113c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	73fb      	strb	r3, [r7, #15]
 8001142:	e051      	b.n	80011e8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f022 020e 	bic.w	r2, r2, #14
 8001152:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f022 0201 	bic.w	r2, r2, #1
 8001162:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a22      	ldr	r2, [pc, #136]	@ (80011f4 <HAL_DMA_Abort_IT+0xd4>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d029      	beq.n	80011c2 <HAL_DMA_Abort_IT+0xa2>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a21      	ldr	r2, [pc, #132]	@ (80011f8 <HAL_DMA_Abort_IT+0xd8>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d022      	beq.n	80011be <HAL_DMA_Abort_IT+0x9e>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a1f      	ldr	r2, [pc, #124]	@ (80011fc <HAL_DMA_Abort_IT+0xdc>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d01a      	beq.n	80011b8 <HAL_DMA_Abort_IT+0x98>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a1e      	ldr	r2, [pc, #120]	@ (8001200 <HAL_DMA_Abort_IT+0xe0>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d012      	beq.n	80011b2 <HAL_DMA_Abort_IT+0x92>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a1c      	ldr	r2, [pc, #112]	@ (8001204 <HAL_DMA_Abort_IT+0xe4>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d00a      	beq.n	80011ac <HAL_DMA_Abort_IT+0x8c>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a1b      	ldr	r2, [pc, #108]	@ (8001208 <HAL_DMA_Abort_IT+0xe8>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d102      	bne.n	80011a6 <HAL_DMA_Abort_IT+0x86>
 80011a0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80011a4:	e00e      	b.n	80011c4 <HAL_DMA_Abort_IT+0xa4>
 80011a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80011aa:	e00b      	b.n	80011c4 <HAL_DMA_Abort_IT+0xa4>
 80011ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011b0:	e008      	b.n	80011c4 <HAL_DMA_Abort_IT+0xa4>
 80011b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011b6:	e005      	b.n	80011c4 <HAL_DMA_Abort_IT+0xa4>
 80011b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011bc:	e002      	b.n	80011c4 <HAL_DMA_Abort_IT+0xa4>
 80011be:	2310      	movs	r3, #16
 80011c0:	e000      	b.n	80011c4 <HAL_DMA_Abort_IT+0xa4>
 80011c2:	2301      	movs	r3, #1
 80011c4:	4a11      	ldr	r2, [pc, #68]	@ (800120c <HAL_DMA_Abort_IT+0xec>)
 80011c6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2201      	movs	r2, #1
 80011cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	4798      	blx	r3
    } 
  }
  return status;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40020008 	.word	0x40020008
 80011f8:	4002001c 	.word	0x4002001c
 80011fc:	40020030 	.word	0x40020030
 8001200:	40020044 	.word	0x40020044
 8001204:	40020058 	.word	0x40020058
 8001208:	4002006c 	.word	0x4002006c
 800120c:	40020000 	.word	0x40020000

08001210 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122c:	2204      	movs	r2, #4
 800122e:	409a      	lsls	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4013      	ands	r3, r2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d04f      	beq.n	80012d8 <HAL_DMA_IRQHandler+0xc8>
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	f003 0304 	and.w	r3, r3, #4
 800123e:	2b00      	cmp	r3, #0
 8001240:	d04a      	beq.n	80012d8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0320 	and.w	r3, r3, #32
 800124c:	2b00      	cmp	r3, #0
 800124e:	d107      	bne.n	8001260 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f022 0204 	bic.w	r2, r2, #4
 800125e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a66      	ldr	r2, [pc, #408]	@ (8001400 <HAL_DMA_IRQHandler+0x1f0>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d029      	beq.n	80012be <HAL_DMA_IRQHandler+0xae>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a65      	ldr	r2, [pc, #404]	@ (8001404 <HAL_DMA_IRQHandler+0x1f4>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d022      	beq.n	80012ba <HAL_DMA_IRQHandler+0xaa>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a63      	ldr	r2, [pc, #396]	@ (8001408 <HAL_DMA_IRQHandler+0x1f8>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d01a      	beq.n	80012b4 <HAL_DMA_IRQHandler+0xa4>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a62      	ldr	r2, [pc, #392]	@ (800140c <HAL_DMA_IRQHandler+0x1fc>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d012      	beq.n	80012ae <HAL_DMA_IRQHandler+0x9e>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a60      	ldr	r2, [pc, #384]	@ (8001410 <HAL_DMA_IRQHandler+0x200>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d00a      	beq.n	80012a8 <HAL_DMA_IRQHandler+0x98>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a5f      	ldr	r2, [pc, #380]	@ (8001414 <HAL_DMA_IRQHandler+0x204>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d102      	bne.n	80012a2 <HAL_DMA_IRQHandler+0x92>
 800129c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80012a0:	e00e      	b.n	80012c0 <HAL_DMA_IRQHandler+0xb0>
 80012a2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80012a6:	e00b      	b.n	80012c0 <HAL_DMA_IRQHandler+0xb0>
 80012a8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80012ac:	e008      	b.n	80012c0 <HAL_DMA_IRQHandler+0xb0>
 80012ae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012b2:	e005      	b.n	80012c0 <HAL_DMA_IRQHandler+0xb0>
 80012b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012b8:	e002      	b.n	80012c0 <HAL_DMA_IRQHandler+0xb0>
 80012ba:	2340      	movs	r3, #64	@ 0x40
 80012bc:	e000      	b.n	80012c0 <HAL_DMA_IRQHandler+0xb0>
 80012be:	2304      	movs	r3, #4
 80012c0:	4a55      	ldr	r2, [pc, #340]	@ (8001418 <HAL_DMA_IRQHandler+0x208>)
 80012c2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	f000 8094 	beq.w	80013f6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80012d6:	e08e      	b.n	80013f6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012dc:	2202      	movs	r2, #2
 80012de:	409a      	lsls	r2, r3
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	4013      	ands	r3, r2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d056      	beq.n	8001396 <HAL_DMA_IRQHandler+0x186>
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d051      	beq.n	8001396 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0320 	and.w	r3, r3, #32
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d10b      	bne.n	8001318 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f022 020a 	bic.w	r2, r2, #10
 800130e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2201      	movs	r2, #1
 8001314:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a38      	ldr	r2, [pc, #224]	@ (8001400 <HAL_DMA_IRQHandler+0x1f0>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d029      	beq.n	8001376 <HAL_DMA_IRQHandler+0x166>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a37      	ldr	r2, [pc, #220]	@ (8001404 <HAL_DMA_IRQHandler+0x1f4>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d022      	beq.n	8001372 <HAL_DMA_IRQHandler+0x162>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a35      	ldr	r2, [pc, #212]	@ (8001408 <HAL_DMA_IRQHandler+0x1f8>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d01a      	beq.n	800136c <HAL_DMA_IRQHandler+0x15c>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a34      	ldr	r2, [pc, #208]	@ (800140c <HAL_DMA_IRQHandler+0x1fc>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d012      	beq.n	8001366 <HAL_DMA_IRQHandler+0x156>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a32      	ldr	r2, [pc, #200]	@ (8001410 <HAL_DMA_IRQHandler+0x200>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d00a      	beq.n	8001360 <HAL_DMA_IRQHandler+0x150>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a31      	ldr	r2, [pc, #196]	@ (8001414 <HAL_DMA_IRQHandler+0x204>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d102      	bne.n	800135a <HAL_DMA_IRQHandler+0x14a>
 8001354:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001358:	e00e      	b.n	8001378 <HAL_DMA_IRQHandler+0x168>
 800135a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800135e:	e00b      	b.n	8001378 <HAL_DMA_IRQHandler+0x168>
 8001360:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001364:	e008      	b.n	8001378 <HAL_DMA_IRQHandler+0x168>
 8001366:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800136a:	e005      	b.n	8001378 <HAL_DMA_IRQHandler+0x168>
 800136c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001370:	e002      	b.n	8001378 <HAL_DMA_IRQHandler+0x168>
 8001372:	2320      	movs	r3, #32
 8001374:	e000      	b.n	8001378 <HAL_DMA_IRQHandler+0x168>
 8001376:	2302      	movs	r3, #2
 8001378:	4a27      	ldr	r2, [pc, #156]	@ (8001418 <HAL_DMA_IRQHandler+0x208>)
 800137a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001388:	2b00      	cmp	r3, #0
 800138a:	d034      	beq.n	80013f6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001394:	e02f      	b.n	80013f6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	2208      	movs	r2, #8
 800139c:	409a      	lsls	r2, r3
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4013      	ands	r3, r2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d028      	beq.n	80013f8 <HAL_DMA_IRQHandler+0x1e8>
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	f003 0308 	and.w	r3, r3, #8
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d023      	beq.n	80013f8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f022 020e 	bic.w	r2, r2, #14
 80013be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013c8:	2101      	movs	r1, #1
 80013ca:	fa01 f202 	lsl.w	r2, r1, r2
 80013ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2201      	movs	r2, #1
 80013d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2201      	movs	r2, #1
 80013da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d004      	beq.n	80013f8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	4798      	blx	r3
    }
  }
  return;
 80013f6:	bf00      	nop
 80013f8:	bf00      	nop
}
 80013fa:	3710      	adds	r7, #16
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40020008 	.word	0x40020008
 8001404:	4002001c 	.word	0x4002001c
 8001408:	40020030 	.word	0x40020030
 800140c:	40020044 	.word	0x40020044
 8001410:	40020058 	.word	0x40020058
 8001414:	4002006c 	.word	0x4002006c
 8001418:	40020000 	.word	0x40020000

0800141c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
 8001428:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001432:	2101      	movs	r1, #1
 8001434:	fa01 f202 	lsl.w	r2, r1, r2
 8001438:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b10      	cmp	r3, #16
 8001448:	d108      	bne.n	800145c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800145a:	e007      	b.n	800146c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	68ba      	ldr	r2, [r7, #8]
 8001462:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	60da      	str	r2, [r3, #12]
}
 800146c:	bf00      	nop
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr
	...

08001478 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001478:	b480      	push	{r7}
 800147a:	b08b      	sub	sp, #44	@ 0x2c
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001482:	2300      	movs	r3, #0
 8001484:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800148a:	e169      	b.n	8001760 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800148c:	2201      	movs	r2, #1
 800148e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	69fa      	ldr	r2, [r7, #28]
 800149c:	4013      	ands	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	f040 8158 	bne.w	800175a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	4a9a      	ldr	r2, [pc, #616]	@ (8001718 <HAL_GPIO_Init+0x2a0>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d05e      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014b4:	4a98      	ldr	r2, [pc, #608]	@ (8001718 <HAL_GPIO_Init+0x2a0>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d875      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014ba:	4a98      	ldr	r2, [pc, #608]	@ (800171c <HAL_GPIO_Init+0x2a4>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d058      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014c0:	4a96      	ldr	r2, [pc, #600]	@ (800171c <HAL_GPIO_Init+0x2a4>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d86f      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014c6:	4a96      	ldr	r2, [pc, #600]	@ (8001720 <HAL_GPIO_Init+0x2a8>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d052      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014cc:	4a94      	ldr	r2, [pc, #592]	@ (8001720 <HAL_GPIO_Init+0x2a8>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d869      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014d2:	4a94      	ldr	r2, [pc, #592]	@ (8001724 <HAL_GPIO_Init+0x2ac>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d04c      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014d8:	4a92      	ldr	r2, [pc, #584]	@ (8001724 <HAL_GPIO_Init+0x2ac>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d863      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014de:	4a92      	ldr	r2, [pc, #584]	@ (8001728 <HAL_GPIO_Init+0x2b0>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d046      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014e4:	4a90      	ldr	r2, [pc, #576]	@ (8001728 <HAL_GPIO_Init+0x2b0>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d85d      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014ea:	2b12      	cmp	r3, #18
 80014ec:	d82a      	bhi.n	8001544 <HAL_GPIO_Init+0xcc>
 80014ee:	2b12      	cmp	r3, #18
 80014f0:	d859      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014f2:	a201      	add	r2, pc, #4	@ (adr r2, 80014f8 <HAL_GPIO_Init+0x80>)
 80014f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f8:	08001573 	.word	0x08001573
 80014fc:	0800154d 	.word	0x0800154d
 8001500:	0800155f 	.word	0x0800155f
 8001504:	080015a1 	.word	0x080015a1
 8001508:	080015a7 	.word	0x080015a7
 800150c:	080015a7 	.word	0x080015a7
 8001510:	080015a7 	.word	0x080015a7
 8001514:	080015a7 	.word	0x080015a7
 8001518:	080015a7 	.word	0x080015a7
 800151c:	080015a7 	.word	0x080015a7
 8001520:	080015a7 	.word	0x080015a7
 8001524:	080015a7 	.word	0x080015a7
 8001528:	080015a7 	.word	0x080015a7
 800152c:	080015a7 	.word	0x080015a7
 8001530:	080015a7 	.word	0x080015a7
 8001534:	080015a7 	.word	0x080015a7
 8001538:	080015a7 	.word	0x080015a7
 800153c:	08001555 	.word	0x08001555
 8001540:	08001569 	.word	0x08001569
 8001544:	4a79      	ldr	r2, [pc, #484]	@ (800172c <HAL_GPIO_Init+0x2b4>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d013      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800154a:	e02c      	b.n	80015a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	623b      	str	r3, [r7, #32]
          break;
 8001552:	e029      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	3304      	adds	r3, #4
 800155a:	623b      	str	r3, [r7, #32]
          break;
 800155c:	e024      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	3308      	adds	r3, #8
 8001564:	623b      	str	r3, [r7, #32]
          break;
 8001566:	e01f      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	330c      	adds	r3, #12
 800156e:	623b      	str	r3, [r7, #32]
          break;
 8001570:	e01a      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d102      	bne.n	8001580 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800157a:	2304      	movs	r3, #4
 800157c:	623b      	str	r3, [r7, #32]
          break;
 800157e:	e013      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d105      	bne.n	8001594 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001588:	2308      	movs	r3, #8
 800158a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69fa      	ldr	r2, [r7, #28]
 8001590:	611a      	str	r2, [r3, #16]
          break;
 8001592:	e009      	b.n	80015a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001594:	2308      	movs	r3, #8
 8001596:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	69fa      	ldr	r2, [r7, #28]
 800159c:	615a      	str	r2, [r3, #20]
          break;
 800159e:	e003      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015a0:	2300      	movs	r3, #0
 80015a2:	623b      	str	r3, [r7, #32]
          break;
 80015a4:	e000      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          break;
 80015a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	2bff      	cmp	r3, #255	@ 0xff
 80015ac:	d801      	bhi.n	80015b2 <HAL_GPIO_Init+0x13a>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	e001      	b.n	80015b6 <HAL_GPIO_Init+0x13e>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	3304      	adds	r3, #4
 80015b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	2bff      	cmp	r3, #255	@ 0xff
 80015bc:	d802      	bhi.n	80015c4 <HAL_GPIO_Init+0x14c>
 80015be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	e002      	b.n	80015ca <HAL_GPIO_Init+0x152>
 80015c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c6:	3b08      	subs	r3, #8
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	210f      	movs	r1, #15
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	fa01 f303 	lsl.w	r3, r1, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	401a      	ands	r2, r3
 80015dc:	6a39      	ldr	r1, [r7, #32]
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	fa01 f303 	lsl.w	r3, r1, r3
 80015e4:	431a      	orrs	r2, r3
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f000 80b1 	beq.w	800175a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015f8:	4b4d      	ldr	r3, [pc, #308]	@ (8001730 <HAL_GPIO_Init+0x2b8>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	4a4c      	ldr	r2, [pc, #304]	@ (8001730 <HAL_GPIO_Init+0x2b8>)
 80015fe:	f043 0301 	orr.w	r3, r3, #1
 8001602:	6193      	str	r3, [r2, #24]
 8001604:	4b4a      	ldr	r3, [pc, #296]	@ (8001730 <HAL_GPIO_Init+0x2b8>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001610:	4a48      	ldr	r2, [pc, #288]	@ (8001734 <HAL_GPIO_Init+0x2bc>)
 8001612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001614:	089b      	lsrs	r3, r3, #2
 8001616:	3302      	adds	r3, #2
 8001618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800161e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	220f      	movs	r2, #15
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	4013      	ands	r3, r2
 8001632:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4a40      	ldr	r2, [pc, #256]	@ (8001738 <HAL_GPIO_Init+0x2c0>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d013      	beq.n	8001664 <HAL_GPIO_Init+0x1ec>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a3f      	ldr	r2, [pc, #252]	@ (800173c <HAL_GPIO_Init+0x2c4>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d00d      	beq.n	8001660 <HAL_GPIO_Init+0x1e8>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4a3e      	ldr	r2, [pc, #248]	@ (8001740 <HAL_GPIO_Init+0x2c8>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d007      	beq.n	800165c <HAL_GPIO_Init+0x1e4>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	4a3d      	ldr	r2, [pc, #244]	@ (8001744 <HAL_GPIO_Init+0x2cc>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d101      	bne.n	8001658 <HAL_GPIO_Init+0x1e0>
 8001654:	2303      	movs	r3, #3
 8001656:	e006      	b.n	8001666 <HAL_GPIO_Init+0x1ee>
 8001658:	2304      	movs	r3, #4
 800165a:	e004      	b.n	8001666 <HAL_GPIO_Init+0x1ee>
 800165c:	2302      	movs	r3, #2
 800165e:	e002      	b.n	8001666 <HAL_GPIO_Init+0x1ee>
 8001660:	2301      	movs	r3, #1
 8001662:	e000      	b.n	8001666 <HAL_GPIO_Init+0x1ee>
 8001664:	2300      	movs	r3, #0
 8001666:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001668:	f002 0203 	and.w	r2, r2, #3
 800166c:	0092      	lsls	r2, r2, #2
 800166e:	4093      	lsls	r3, r2
 8001670:	68fa      	ldr	r2, [r7, #12]
 8001672:	4313      	orrs	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001676:	492f      	ldr	r1, [pc, #188]	@ (8001734 <HAL_GPIO_Init+0x2bc>)
 8001678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167a:	089b      	lsrs	r3, r3, #2
 800167c:	3302      	adds	r3, #2
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d006      	beq.n	800169e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001690:	4b2d      	ldr	r3, [pc, #180]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 8001692:	689a      	ldr	r2, [r3, #8]
 8001694:	492c      	ldr	r1, [pc, #176]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	4313      	orrs	r3, r2
 800169a:	608b      	str	r3, [r1, #8]
 800169c:	e006      	b.n	80016ac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800169e:	4b2a      	ldr	r3, [pc, #168]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016a0:	689a      	ldr	r2, [r3, #8]
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	43db      	mvns	r3, r3
 80016a6:	4928      	ldr	r1, [pc, #160]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016a8:	4013      	ands	r3, r2
 80016aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d006      	beq.n	80016c6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016b8:	4b23      	ldr	r3, [pc, #140]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016ba:	68da      	ldr	r2, [r3, #12]
 80016bc:	4922      	ldr	r1, [pc, #136]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	60cb      	str	r3, [r1, #12]
 80016c4:	e006      	b.n	80016d4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016c6:	4b20      	ldr	r3, [pc, #128]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016c8:	68da      	ldr	r2, [r3, #12]
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	43db      	mvns	r3, r3
 80016ce:	491e      	ldr	r1, [pc, #120]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d006      	beq.n	80016ee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016e0:	4b19      	ldr	r3, [pc, #100]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016e2:	685a      	ldr	r2, [r3, #4]
 80016e4:	4918      	ldr	r1, [pc, #96]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	604b      	str	r3, [r1, #4]
 80016ec:	e006      	b.n	80016fc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016ee:	4b16      	ldr	r3, [pc, #88]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	43db      	mvns	r3, r3
 80016f6:	4914      	ldr	r1, [pc, #80]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 80016f8:	4013      	ands	r3, r2
 80016fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d021      	beq.n	800174c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001708:	4b0f      	ldr	r3, [pc, #60]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	490e      	ldr	r1, [pc, #56]	@ (8001748 <HAL_GPIO_Init+0x2d0>)
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	4313      	orrs	r3, r2
 8001712:	600b      	str	r3, [r1, #0]
 8001714:	e021      	b.n	800175a <HAL_GPIO_Init+0x2e2>
 8001716:	bf00      	nop
 8001718:	10320000 	.word	0x10320000
 800171c:	10310000 	.word	0x10310000
 8001720:	10220000 	.word	0x10220000
 8001724:	10210000 	.word	0x10210000
 8001728:	10120000 	.word	0x10120000
 800172c:	10110000 	.word	0x10110000
 8001730:	40021000 	.word	0x40021000
 8001734:	40010000 	.word	0x40010000
 8001738:	40010800 	.word	0x40010800
 800173c:	40010c00 	.word	0x40010c00
 8001740:	40011000 	.word	0x40011000
 8001744:	40011400 	.word	0x40011400
 8001748:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <HAL_GPIO_Init+0x304>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	43db      	mvns	r3, r3
 8001754:	4909      	ldr	r1, [pc, #36]	@ (800177c <HAL_GPIO_Init+0x304>)
 8001756:	4013      	ands	r3, r2
 8001758:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800175a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175c:	3301      	adds	r3, #1
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001766:	fa22 f303 	lsr.w	r3, r2, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	f47f ae8e 	bne.w	800148c <HAL_GPIO_Init+0x14>
  }
}
 8001770:	bf00      	nop
 8001772:	bf00      	nop
 8001774:	372c      	adds	r7, #44	@ 0x2c
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr
 800177c:	40010400 	.word	0x40010400

08001780 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	460b      	mov	r3, r1
 800178a:	807b      	strh	r3, [r7, #2]
 800178c:	4613      	mov	r3, r2
 800178e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001790:	787b      	ldrb	r3, [r7, #1]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d003      	beq.n	800179e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001796:	887a      	ldrh	r2, [r7, #2]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800179c:	e003      	b.n	80017a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800179e:	887b      	ldrh	r3, [r7, #2]
 80017a0:	041a      	lsls	r2, r3, #16
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	611a      	str	r2, [r3, #16]
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e272      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 8087 	beq.w	80018de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017d0:	4b92      	ldr	r3, [pc, #584]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 030c 	and.w	r3, r3, #12
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d00c      	beq.n	80017f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017dc:	4b8f      	ldr	r3, [pc, #572]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 030c 	and.w	r3, r3, #12
 80017e4:	2b08      	cmp	r3, #8
 80017e6:	d112      	bne.n	800180e <HAL_RCC_OscConfig+0x5e>
 80017e8:	4b8c      	ldr	r3, [pc, #560]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017f4:	d10b      	bne.n	800180e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f6:	4b89      	ldr	r3, [pc, #548]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d06c      	beq.n	80018dc <HAL_RCC_OscConfig+0x12c>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d168      	bne.n	80018dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e24c      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001816:	d106      	bne.n	8001826 <HAL_RCC_OscConfig+0x76>
 8001818:	4b80      	ldr	r3, [pc, #512]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a7f      	ldr	r2, [pc, #508]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800181e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001822:	6013      	str	r3, [r2, #0]
 8001824:	e02e      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d10c      	bne.n	8001848 <HAL_RCC_OscConfig+0x98>
 800182e:	4b7b      	ldr	r3, [pc, #492]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a7a      	ldr	r2, [pc, #488]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	4b78      	ldr	r3, [pc, #480]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a77      	ldr	r2, [pc, #476]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001840:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	e01d      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001850:	d10c      	bne.n	800186c <HAL_RCC_OscConfig+0xbc>
 8001852:	4b72      	ldr	r3, [pc, #456]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a71      	ldr	r2, [pc, #452]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001858:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	4b6f      	ldr	r3, [pc, #444]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a6e      	ldr	r2, [pc, #440]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	e00b      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 800186c:	4b6b      	ldr	r3, [pc, #428]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a6a      	ldr	r2, [pc, #424]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001876:	6013      	str	r3, [r2, #0]
 8001878:	4b68      	ldr	r3, [pc, #416]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a67      	ldr	r2, [pc, #412]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800187e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001882:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d013      	beq.n	80018b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188c:	f7ff fa4c 	bl	8000d28 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001894:	f7ff fa48 	bl	8000d28 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b64      	cmp	r3, #100	@ 0x64
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e200      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a6:	4b5d      	ldr	r3, [pc, #372]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d0f0      	beq.n	8001894 <HAL_RCC_OscConfig+0xe4>
 80018b2:	e014      	b.n	80018de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b4:	f7ff fa38 	bl	8000d28 <HAL_GetTick>
 80018b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018bc:	f7ff fa34 	bl	8000d28 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b64      	cmp	r3, #100	@ 0x64
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e1ec      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	4b53      	ldr	r3, [pc, #332]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f0      	bne.n	80018bc <HAL_RCC_OscConfig+0x10c>
 80018da:	e000      	b.n	80018de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d063      	beq.n	80019b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018ea:	4b4c      	ldr	r3, [pc, #304]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00b      	beq.n	800190e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018f6:	4b49      	ldr	r3, [pc, #292]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 030c 	and.w	r3, r3, #12
 80018fe:	2b08      	cmp	r3, #8
 8001900:	d11c      	bne.n	800193c <HAL_RCC_OscConfig+0x18c>
 8001902:	4b46      	ldr	r3, [pc, #280]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d116      	bne.n	800193c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800190e:	4b43      	ldr	r3, [pc, #268]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <HAL_RCC_OscConfig+0x176>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d001      	beq.n	8001926 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e1c0      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001926:	4b3d      	ldr	r3, [pc, #244]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	4939      	ldr	r1, [pc, #228]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001936:	4313      	orrs	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193a:	e03a      	b.n	80019b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d020      	beq.n	8001986 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001944:	4b36      	ldr	r3, [pc, #216]	@ (8001a20 <HAL_RCC_OscConfig+0x270>)
 8001946:	2201      	movs	r2, #1
 8001948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194a:	f7ff f9ed 	bl	8000d28 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001952:	f7ff f9e9 	bl	8000d28 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e1a1      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001964:	4b2d      	ldr	r3, [pc, #180]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001970:	4b2a      	ldr	r3, [pc, #168]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	695b      	ldr	r3, [r3, #20]
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	4927      	ldr	r1, [pc, #156]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001980:	4313      	orrs	r3, r2
 8001982:	600b      	str	r3, [r1, #0]
 8001984:	e015      	b.n	80019b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001986:	4b26      	ldr	r3, [pc, #152]	@ (8001a20 <HAL_RCC_OscConfig+0x270>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198c:	f7ff f9cc 	bl	8000d28 <HAL_GetTick>
 8001990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001994:	f7ff f9c8 	bl	8000d28 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e180      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1f0      	bne.n	8001994 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d03a      	beq.n	8001a34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d019      	beq.n	80019fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019c6:	4b17      	ldr	r3, [pc, #92]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019cc:	f7ff f9ac 	bl	8000d28 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d4:	f7ff f9a8 	bl	8000d28 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e160      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80019e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019f2:	2001      	movs	r0, #1
 80019f4:	f000 fafe 	bl	8001ff4 <RCC_Delay>
 80019f8:	e01c      	b.n	8001a34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a00:	f7ff f992 	bl	8000d28 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a06:	e00f      	b.n	8001a28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a08:	f7ff f98e 	bl	8000d28 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d908      	bls.n	8001a28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e146      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
 8001a1a:	bf00      	nop
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	42420000 	.word	0x42420000
 8001a24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a28:	4b92      	ldr	r3, [pc, #584]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1e9      	bne.n	8001a08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 80a6 	beq.w	8001b8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a42:	2300      	movs	r3, #0
 8001a44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a46:	4b8b      	ldr	r3, [pc, #556]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d10d      	bne.n	8001a6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a52:	4b88      	ldr	r3, [pc, #544]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	4a87      	ldr	r2, [pc, #540]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a5c:	61d3      	str	r3, [r2, #28]
 8001a5e:	4b85      	ldr	r3, [pc, #532]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6e:	4b82      	ldr	r3, [pc, #520]	@ (8001c78 <HAL_RCC_OscConfig+0x4c8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d118      	bne.n	8001aac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a7a:	4b7f      	ldr	r3, [pc, #508]	@ (8001c78 <HAL_RCC_OscConfig+0x4c8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a7e      	ldr	r2, [pc, #504]	@ (8001c78 <HAL_RCC_OscConfig+0x4c8>)
 8001a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a86:	f7ff f94f 	bl	8000d28 <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8c:	e008      	b.n	8001aa0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a8e:	f7ff f94b 	bl	8000d28 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b64      	cmp	r3, #100	@ 0x64
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e103      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	4b75      	ldr	r3, [pc, #468]	@ (8001c78 <HAL_RCC_OscConfig+0x4c8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d0f0      	beq.n	8001a8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d106      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x312>
 8001ab4:	4b6f      	ldr	r3, [pc, #444]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	4a6e      	ldr	r2, [pc, #440]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	6213      	str	r3, [r2, #32]
 8001ac0:	e02d      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x334>
 8001aca:	4b6a      	ldr	r3, [pc, #424]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	4a69      	ldr	r2, [pc, #420]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001ad0:	f023 0301 	bic.w	r3, r3, #1
 8001ad4:	6213      	str	r3, [r2, #32]
 8001ad6:	4b67      	ldr	r3, [pc, #412]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	4a66      	ldr	r2, [pc, #408]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001adc:	f023 0304 	bic.w	r3, r3, #4
 8001ae0:	6213      	str	r3, [r2, #32]
 8001ae2:	e01c      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	2b05      	cmp	r3, #5
 8001aea:	d10c      	bne.n	8001b06 <HAL_RCC_OscConfig+0x356>
 8001aec:	4b61      	ldr	r3, [pc, #388]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	4a60      	ldr	r2, [pc, #384]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001af2:	f043 0304 	orr.w	r3, r3, #4
 8001af6:	6213      	str	r3, [r2, #32]
 8001af8:	4b5e      	ldr	r3, [pc, #376]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	4a5d      	ldr	r2, [pc, #372]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6213      	str	r3, [r2, #32]
 8001b04:	e00b      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001b06:	4b5b      	ldr	r3, [pc, #364]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	4a5a      	ldr	r2, [pc, #360]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	f023 0301 	bic.w	r3, r3, #1
 8001b10:	6213      	str	r3, [r2, #32]
 8001b12:	4b58      	ldr	r3, [pc, #352]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	4a57      	ldr	r2, [pc, #348]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	f023 0304 	bic.w	r3, r3, #4
 8001b1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d015      	beq.n	8001b52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b26:	f7ff f8ff 	bl	8000d28 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2c:	e00a      	b.n	8001b44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b2e:	f7ff f8fb 	bl	8000d28 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e0b1      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b44:	4b4b      	ldr	r3, [pc, #300]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0ee      	beq.n	8001b2e <HAL_RCC_OscConfig+0x37e>
 8001b50:	e014      	b.n	8001b7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b52:	f7ff f8e9 	bl	8000d28 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b58:	e00a      	b.n	8001b70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5a:	f7ff f8e5 	bl	8000d28 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e09b      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b70:	4b40      	ldr	r3, [pc, #256]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1ee      	bne.n	8001b5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b7c:	7dfb      	ldrb	r3, [r7, #23]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d105      	bne.n	8001b8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b82:	4b3c      	ldr	r3, [pc, #240]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	4a3b      	ldr	r2, [pc, #236]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f000 8087 	beq.w	8001ca6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b98:	4b36      	ldr	r3, [pc, #216]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f003 030c 	and.w	r3, r3, #12
 8001ba0:	2b08      	cmp	r3, #8
 8001ba2:	d061      	beq.n	8001c68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d146      	bne.n	8001c3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bac:	4b33      	ldr	r3, [pc, #204]	@ (8001c7c <HAL_RCC_OscConfig+0x4cc>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb2:	f7ff f8b9 	bl	8000d28 <HAL_GetTick>
 8001bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb8:	e008      	b.n	8001bcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bba:	f7ff f8b5 	bl	8000d28 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d901      	bls.n	8001bcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e06d      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bcc:	4b29      	ldr	r3, [pc, #164]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1f0      	bne.n	8001bba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001be0:	d108      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001be2:	4b24      	ldr	r3, [pc, #144]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	4921      	ldr	r1, [pc, #132]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a19      	ldr	r1, [r3, #32]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c04:	430b      	orrs	r3, r1
 8001c06:	491b      	ldr	r1, [pc, #108]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c7c <HAL_RCC_OscConfig+0x4cc>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c12:	f7ff f889 	bl	8000d28 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c1a:	f7ff f885 	bl	8000d28 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e03d      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c2c:	4b11      	ldr	r3, [pc, #68]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d0f0      	beq.n	8001c1a <HAL_RCC_OscConfig+0x46a>
 8001c38:	e035      	b.n	8001ca6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c3a:	4b10      	ldr	r3, [pc, #64]	@ (8001c7c <HAL_RCC_OscConfig+0x4cc>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c40:	f7ff f872 	bl	8000d28 <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c48:	f7ff f86e 	bl	8000d28 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e026      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c5a:	4b06      	ldr	r3, [pc, #24]	@ (8001c74 <HAL_RCC_OscConfig+0x4c4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1f0      	bne.n	8001c48 <HAL_RCC_OscConfig+0x498>
 8001c66:	e01e      	b.n	8001ca6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d107      	bne.n	8001c80 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e019      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40007000 	.word	0x40007000
 8001c7c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c80:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb0 <HAL_RCC_OscConfig+0x500>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d106      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d001      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3718      	adds	r7, #24
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d101      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e0d0      	b.n	8001e6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cc8:	4b6a      	ldr	r3, [pc, #424]	@ (8001e74 <HAL_RCC_ClockConfig+0x1c0>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0307 	and.w	r3, r3, #7
 8001cd0:	683a      	ldr	r2, [r7, #0]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d910      	bls.n	8001cf8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd6:	4b67      	ldr	r3, [pc, #412]	@ (8001e74 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f023 0207 	bic.w	r2, r3, #7
 8001cde:	4965      	ldr	r1, [pc, #404]	@ (8001e74 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce6:	4b63      	ldr	r3, [pc, #396]	@ (8001e74 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0307 	and.w	r3, r3, #7
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d001      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e0b8      	b.n	8001e6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0302 	and.w	r3, r3, #2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d020      	beq.n	8001d46 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0304 	and.w	r3, r3, #4
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d005      	beq.n	8001d1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d10:	4b59      	ldr	r3, [pc, #356]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	4a58      	ldr	r2, [pc, #352]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d1a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0308 	and.w	r3, r3, #8
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d005      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d28:	4b53      	ldr	r3, [pc, #332]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	4a52      	ldr	r2, [pc, #328]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d32:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d34:	4b50      	ldr	r3, [pc, #320]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	494d      	ldr	r1, [pc, #308]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	4313      	orrs	r3, r2
 8001d44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d040      	beq.n	8001dd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d107      	bne.n	8001d6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d5a:	4b47      	ldr	r3, [pc, #284]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d115      	bne.n	8001d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e07f      	b.n	8001e6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d107      	bne.n	8001d82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d72:	4b41      	ldr	r3, [pc, #260]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d109      	bne.n	8001d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e073      	b.n	8001e6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d82:	4b3d      	ldr	r3, [pc, #244]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e06b      	b.n	8001e6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d92:	4b39      	ldr	r3, [pc, #228]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f023 0203 	bic.w	r2, r3, #3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	4936      	ldr	r1, [pc, #216]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001da4:	f7fe ffc0 	bl	8000d28 <HAL_GetTick>
 8001da8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001daa:	e00a      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dac:	f7fe ffbc 	bl	8000d28 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e053      	b.n	8001e6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f003 020c 	and.w	r2, r3, #12
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d1eb      	bne.n	8001dac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001dd4:	4b27      	ldr	r3, [pc, #156]	@ (8001e74 <HAL_RCC_ClockConfig+0x1c0>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0307 	and.w	r3, r3, #7
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d210      	bcs.n	8001e04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de2:	4b24      	ldr	r3, [pc, #144]	@ (8001e74 <HAL_RCC_ClockConfig+0x1c0>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f023 0207 	bic.w	r2, r3, #7
 8001dea:	4922      	ldr	r1, [pc, #136]	@ (8001e74 <HAL_RCC_ClockConfig+0x1c0>)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df2:	4b20      	ldr	r3, [pc, #128]	@ (8001e74 <HAL_RCC_ClockConfig+0x1c0>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	683a      	ldr	r2, [r7, #0]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d001      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e032      	b.n	8001e6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0304 	and.w	r3, r3, #4
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d008      	beq.n	8001e22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e10:	4b19      	ldr	r3, [pc, #100]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	4916      	ldr	r1, [pc, #88]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0308 	and.w	r3, r3, #8
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d009      	beq.n	8001e42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e2e:	4b12      	ldr	r3, [pc, #72]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	490e      	ldr	r1, [pc, #56]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e42:	f000 f821 	bl	8001e88 <HAL_RCC_GetSysClockFreq>
 8001e46:	4602      	mov	r2, r0
 8001e48:	4b0b      	ldr	r3, [pc, #44]	@ (8001e78 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	091b      	lsrs	r3, r3, #4
 8001e4e:	f003 030f 	and.w	r3, r3, #15
 8001e52:	490a      	ldr	r1, [pc, #40]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c8>)
 8001e54:	5ccb      	ldrb	r3, [r1, r3]
 8001e56:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5a:	4a09      	ldr	r2, [pc, #36]	@ (8001e80 <HAL_RCC_ClockConfig+0x1cc>)
 8001e5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e5e:	4b09      	ldr	r3, [pc, #36]	@ (8001e84 <HAL_RCC_ClockConfig+0x1d0>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fb94 	bl	8000590 <HAL_InitTick>

  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40022000 	.word	0x40022000
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	08006a14 	.word	0x08006a14
 8001e80:	20000000 	.word	0x20000000
 8001e84:	20000004 	.word	0x20000004

08001e88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	2300      	movs	r3, #0
 8001e94:	60bb      	str	r3, [r7, #8]
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 030c 	and.w	r3, r3, #12
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d002      	beq.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x30>
 8001eb2:	2b08      	cmp	r3, #8
 8001eb4:	d003      	beq.n	8001ebe <HAL_RCC_GetSysClockFreq+0x36>
 8001eb6:	e027      	b.n	8001f08 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eb8:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x98>)
 8001eba:	613b      	str	r3, [r7, #16]
      break;
 8001ebc:	e027      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	0c9b      	lsrs	r3, r3, #18
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	4a17      	ldr	r2, [pc, #92]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ec8:	5cd3      	ldrb	r3, [r2, r3]
 8001eca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d010      	beq.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ed6:	4b11      	ldr	r3, [pc, #68]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	0c5b      	lsrs	r3, r3, #17
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	4a11      	ldr	r2, [pc, #68]	@ (8001f28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ee2:	5cd3      	ldrb	r3, [r2, r3]
 8001ee4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x98>)
 8001eea:	fb03 f202 	mul.w	r2, r3, r2
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	e004      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a0c      	ldr	r2, [pc, #48]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001efc:	fb02 f303 	mul.w	r3, r2, r3
 8001f00:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	613b      	str	r3, [r7, #16]
      break;
 8001f06:	e002      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f08:	4b05      	ldr	r3, [pc, #20]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f0a:	613b      	str	r3, [r7, #16]
      break;
 8001f0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f0e:	693b      	ldr	r3, [r7, #16]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	371c      	adds	r7, #28
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	007a1200 	.word	0x007a1200
 8001f24:	08006a2c 	.word	0x08006a2c
 8001f28:	08006a3c 	.word	0x08006a3c
 8001f2c:	003d0900 	.word	0x003d0900

08001f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f34:	4b02      	ldr	r3, [pc, #8]	@ (8001f40 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f36:	681b      	ldr	r3, [r3, #0]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bc80      	pop	{r7}
 8001f3e:	4770      	bx	lr
 8001f40:	20000000 	.word	0x20000000

08001f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f48:	f7ff fff2 	bl	8001f30 <HAL_RCC_GetHCLKFreq>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	0a1b      	lsrs	r3, r3, #8
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	4903      	ldr	r1, [pc, #12]	@ (8001f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f5a:	5ccb      	ldrb	r3, [r1, r3]
 8001f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40021000 	.word	0x40021000
 8001f68:	08006a24 	.word	0x08006a24

08001f6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f70:	f7ff ffde 	bl	8001f30 <HAL_RCC_GetHCLKFreq>
 8001f74:	4602      	mov	r2, r0
 8001f76:	4b05      	ldr	r3, [pc, #20]	@ (8001f8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	0adb      	lsrs	r3, r3, #11
 8001f7c:	f003 0307 	and.w	r3, r3, #7
 8001f80:	4903      	ldr	r1, [pc, #12]	@ (8001f90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f82:	5ccb      	ldrb	r3, [r1, r3]
 8001f84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	08006a24 	.word	0x08006a24

08001f94 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	220f      	movs	r2, #15
 8001fa2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001fa4:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <HAL_RCC_GetClockConfig+0x58>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0203 	and.w	r2, r3, #3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001fb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001fec <HAL_RCC_GetClockConfig+0x58>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <HAL_RCC_GetClockConfig+0x58>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001fc8:	4b08      	ldr	r3, [pc, #32]	@ (8001fec <HAL_RCC_GetClockConfig+0x58>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	08db      	lsrs	r3, r3, #3
 8001fce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fd6:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <HAL_RCC_GetClockConfig+0x5c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0207 	and.w	r2, r3, #7
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001fe2:	bf00      	nop
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40022000 	.word	0x40022000

08001ff4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8002028 <RCC_Delay+0x34>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a0a      	ldr	r2, [pc, #40]	@ (800202c <RCC_Delay+0x38>)
 8002002:	fba2 2303 	umull	r2, r3, r2, r3
 8002006:	0a5b      	lsrs	r3, r3, #9
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	fb02 f303 	mul.w	r3, r2, r3
 800200e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002010:	bf00      	nop
  }
  while (Delay --);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	1e5a      	subs	r2, r3, #1
 8002016:	60fa      	str	r2, [r7, #12]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1f9      	bne.n	8002010 <RCC_Delay+0x1c>
}
 800201c:	bf00      	nop
 800201e:	bf00      	nop
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr
 8002028:	20000000 	.word	0x20000000
 800202c:	10624dd3 	.word	0x10624dd3

08002030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e041      	b.n	80020c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7fe fcf6 	bl	8000a48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2202      	movs	r2, #2
 8002060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3304      	adds	r3, #4
 800206c:	4619      	mov	r1, r3
 800206e:	4610      	mov	r0, r2
 8002070:	f000 fc18 	bl	80028a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d001      	beq.n	80020e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e03a      	b.n	800215e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2202      	movs	r2, #2
 80020ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	68da      	ldr	r2, [r3, #12]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f042 0201 	orr.w	r2, r2, #1
 80020fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a18      	ldr	r2, [pc, #96]	@ (8002168 <HAL_TIM_Base_Start_IT+0x98>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d00e      	beq.n	8002128 <HAL_TIM_Base_Start_IT+0x58>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002112:	d009      	beq.n	8002128 <HAL_TIM_Base_Start_IT+0x58>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a14      	ldr	r2, [pc, #80]	@ (800216c <HAL_TIM_Base_Start_IT+0x9c>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d004      	beq.n	8002128 <HAL_TIM_Base_Start_IT+0x58>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a13      	ldr	r2, [pc, #76]	@ (8002170 <HAL_TIM_Base_Start_IT+0xa0>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d111      	bne.n	800214c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2b06      	cmp	r3, #6
 8002138:	d010      	beq.n	800215c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f042 0201 	orr.w	r2, r2, #1
 8002148:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800214a:	e007      	b.n	800215c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr
 8002168:	40012c00 	.word	0x40012c00
 800216c:	40000400 	.word	0x40000400
 8002170:	40000800 	.word	0x40000800

08002174 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e041      	b.n	800220a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d106      	bne.n	80021a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f839 	bl	8002212 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2202      	movs	r2, #2
 80021a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3304      	adds	r3, #4
 80021b0:	4619      	mov	r1, r3
 80021b2:	4610      	mov	r0, r2
 80021b4:	f000 fb76 	bl	80028a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d101      	bne.n	8002238 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e093      	b.n	8002360 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d106      	bne.n	8002252 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7fe fb91 	bl	8000974 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2202      	movs	r2, #2
 8002256:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6812      	ldr	r2, [r2, #0]
 8002264:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002268:	f023 0307 	bic.w	r3, r3, #7
 800226c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3304      	adds	r3, #4
 8002276:	4619      	mov	r1, r3
 8002278:	4610      	mov	r0, r2
 800227a:	f000 fb13 	bl	80028a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	697a      	ldr	r2, [r7, #20]
 800229c:	4313      	orrs	r3, r2
 800229e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022a6:	f023 0303 	bic.w	r3, r3, #3
 80022aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	4313      	orrs	r3, r2
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80022c4:	f023 030c 	bic.w	r3, r3, #12
 80022c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80022d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80022d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	021b      	lsls	r3, r3, #8
 80022e0:	4313      	orrs	r3, r2
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	011a      	lsls	r2, r3, #4
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	031b      	lsls	r3, r3, #12
 80022f4:	4313      	orrs	r3, r2
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002302:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	4313      	orrs	r3, r2
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	4313      	orrs	r3, r2
 8002314:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2201      	movs	r2, #1
 800234a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3718      	adds	r7, #24
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d020      	beq.n	80023cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d01b      	beq.n	80023cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f06f 0202 	mvn.w	r2, #2
 800239c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 fa5a 	bl	800286c <HAL_TIM_IC_CaptureCallback>
 80023b8:	e005      	b.n	80023c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 fa4d 	bl	800285a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 fa5c 	bl	800287e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d020      	beq.n	8002418 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d01b      	beq.n	8002418 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0204 	mvn.w	r2, #4
 80023e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2202      	movs	r2, #2
 80023ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 fa34 	bl	800286c <HAL_TIM_IC_CaptureCallback>
 8002404:	e005      	b.n	8002412 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 fa27 	bl	800285a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f000 fa36 	bl	800287e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	2b00      	cmp	r3, #0
 8002420:	d020      	beq.n	8002464 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f003 0308 	and.w	r3, r3, #8
 8002428:	2b00      	cmp	r3, #0
 800242a:	d01b      	beq.n	8002464 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f06f 0208 	mvn.w	r2, #8
 8002434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2204      	movs	r2, #4
 800243a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	f003 0303 	and.w	r3, r3, #3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 fa0e 	bl	800286c <HAL_TIM_IC_CaptureCallback>
 8002450:	e005      	b.n	800245e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 fa01 	bl	800285a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 fa10 	bl	800287e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	f003 0310 	and.w	r3, r3, #16
 800246a:	2b00      	cmp	r3, #0
 800246c:	d020      	beq.n	80024b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f003 0310 	and.w	r3, r3, #16
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01b      	beq.n	80024b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0210 	mvn.w	r2, #16
 8002480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2208      	movs	r2, #8
 8002486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f9e8 	bl	800286c <HAL_TIM_IC_CaptureCallback>
 800249c:	e005      	b.n	80024aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f9db 	bl	800285a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f9ea 	bl	800287e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00c      	beq.n	80024d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d007      	beq.n	80024d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0201 	mvn.w	r2, #1
 80024cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7fe f80e 	bl	80004f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00c      	beq.n	80024f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d007      	beq.n	80024f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80024f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 fcc9 	bl	8002e8a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00c      	beq.n	800251c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002508:	2b00      	cmp	r3, #0
 800250a:	d007      	beq.n	800251c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f9ba 	bl	8002890 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	f003 0320 	and.w	r3, r3, #32
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00c      	beq.n	8002540 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f003 0320 	and.w	r3, r3, #32
 800252c:	2b00      	cmp	r3, #0
 800252e:	d007      	beq.n	8002540 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f06f 0220 	mvn.w	r2, #32
 8002538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 fc9c 	bl	8002e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002540:	bf00      	nop
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002554:	2300      	movs	r3, #0
 8002556:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800255e:	2b01      	cmp	r3, #1
 8002560:	d101      	bne.n	8002566 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002562:	2302      	movs	r3, #2
 8002564:	e0ae      	b.n	80026c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b0c      	cmp	r3, #12
 8002572:	f200 809f 	bhi.w	80026b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002576:	a201      	add	r2, pc, #4	@ (adr r2, 800257c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800257c:	080025b1 	.word	0x080025b1
 8002580:	080026b5 	.word	0x080026b5
 8002584:	080026b5 	.word	0x080026b5
 8002588:	080026b5 	.word	0x080026b5
 800258c:	080025f1 	.word	0x080025f1
 8002590:	080026b5 	.word	0x080026b5
 8002594:	080026b5 	.word	0x080026b5
 8002598:	080026b5 	.word	0x080026b5
 800259c:	08002633 	.word	0x08002633
 80025a0:	080026b5 	.word	0x080026b5
 80025a4:	080026b5 	.word	0x080026b5
 80025a8:	080026b5 	.word	0x080026b5
 80025ac:	08002673 	.word	0x08002673
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68b9      	ldr	r1, [r7, #8]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 f9e2 	bl	8002980 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	699a      	ldr	r2, [r3, #24]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0208 	orr.w	r2, r2, #8
 80025ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	699a      	ldr	r2, [r3, #24]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 0204 	bic.w	r2, r2, #4
 80025da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6999      	ldr	r1, [r3, #24]
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	691a      	ldr	r2, [r3, #16]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	619a      	str	r2, [r3, #24]
      break;
 80025ee:	e064      	b.n	80026ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68b9      	ldr	r1, [r7, #8]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f000 fa28 	bl	8002a4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	699a      	ldr	r2, [r3, #24]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800260a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	699a      	ldr	r2, [r3, #24]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800261a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6999      	ldr	r1, [r3, #24]
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	021a      	lsls	r2, r3, #8
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	619a      	str	r2, [r3, #24]
      break;
 8002630:	e043      	b.n	80026ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68b9      	ldr	r1, [r7, #8]
 8002638:	4618      	mov	r0, r3
 800263a:	f000 fa71 	bl	8002b20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	69da      	ldr	r2, [r3, #28]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f042 0208 	orr.w	r2, r2, #8
 800264c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	69da      	ldr	r2, [r3, #28]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0204 	bic.w	r2, r2, #4
 800265c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	69d9      	ldr	r1, [r3, #28]
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	691a      	ldr	r2, [r3, #16]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	430a      	orrs	r2, r1
 800266e:	61da      	str	r2, [r3, #28]
      break;
 8002670:	e023      	b.n	80026ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68b9      	ldr	r1, [r7, #8]
 8002678:	4618      	mov	r0, r3
 800267a:	f000 fabb 	bl	8002bf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	69da      	ldr	r2, [r3, #28]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800268c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	69da      	ldr	r2, [r3, #28]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800269c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	69d9      	ldr	r1, [r3, #28]
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	021a      	lsls	r2, r3, #8
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	61da      	str	r2, [r3, #28]
      break;
 80026b2:	e002      	b.n	80026ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	75fb      	strb	r3, [r7, #23]
      break;
 80026b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80026c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026d6:	2300      	movs	r3, #0
 80026d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d101      	bne.n	80026e8 <HAL_TIM_ConfigClockSource+0x1c>
 80026e4:	2302      	movs	r3, #2
 80026e6:	e0b4      	b.n	8002852 <HAL_TIM_ConfigClockSource+0x186>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2202      	movs	r2, #2
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002706:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800270e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002720:	d03e      	beq.n	80027a0 <HAL_TIM_ConfigClockSource+0xd4>
 8002722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002726:	f200 8087 	bhi.w	8002838 <HAL_TIM_ConfigClockSource+0x16c>
 800272a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800272e:	f000 8086 	beq.w	800283e <HAL_TIM_ConfigClockSource+0x172>
 8002732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002736:	d87f      	bhi.n	8002838 <HAL_TIM_ConfigClockSource+0x16c>
 8002738:	2b70      	cmp	r3, #112	@ 0x70
 800273a:	d01a      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0xa6>
 800273c:	2b70      	cmp	r3, #112	@ 0x70
 800273e:	d87b      	bhi.n	8002838 <HAL_TIM_ConfigClockSource+0x16c>
 8002740:	2b60      	cmp	r3, #96	@ 0x60
 8002742:	d050      	beq.n	80027e6 <HAL_TIM_ConfigClockSource+0x11a>
 8002744:	2b60      	cmp	r3, #96	@ 0x60
 8002746:	d877      	bhi.n	8002838 <HAL_TIM_ConfigClockSource+0x16c>
 8002748:	2b50      	cmp	r3, #80	@ 0x50
 800274a:	d03c      	beq.n	80027c6 <HAL_TIM_ConfigClockSource+0xfa>
 800274c:	2b50      	cmp	r3, #80	@ 0x50
 800274e:	d873      	bhi.n	8002838 <HAL_TIM_ConfigClockSource+0x16c>
 8002750:	2b40      	cmp	r3, #64	@ 0x40
 8002752:	d058      	beq.n	8002806 <HAL_TIM_ConfigClockSource+0x13a>
 8002754:	2b40      	cmp	r3, #64	@ 0x40
 8002756:	d86f      	bhi.n	8002838 <HAL_TIM_ConfigClockSource+0x16c>
 8002758:	2b30      	cmp	r3, #48	@ 0x30
 800275a:	d064      	beq.n	8002826 <HAL_TIM_ConfigClockSource+0x15a>
 800275c:	2b30      	cmp	r3, #48	@ 0x30
 800275e:	d86b      	bhi.n	8002838 <HAL_TIM_ConfigClockSource+0x16c>
 8002760:	2b20      	cmp	r3, #32
 8002762:	d060      	beq.n	8002826 <HAL_TIM_ConfigClockSource+0x15a>
 8002764:	2b20      	cmp	r3, #32
 8002766:	d867      	bhi.n	8002838 <HAL_TIM_ConfigClockSource+0x16c>
 8002768:	2b00      	cmp	r3, #0
 800276a:	d05c      	beq.n	8002826 <HAL_TIM_ConfigClockSource+0x15a>
 800276c:	2b10      	cmp	r3, #16
 800276e:	d05a      	beq.n	8002826 <HAL_TIM_ConfigClockSource+0x15a>
 8002770:	e062      	b.n	8002838 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002782:	f000 fafc 	bl	8002d7e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002794:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	609a      	str	r2, [r3, #8]
      break;
 800279e:	e04f      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80027b0:	f000 fae5 	bl	8002d7e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027c2:	609a      	str	r2, [r3, #8]
      break;
 80027c4:	e03c      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027d2:	461a      	mov	r2, r3
 80027d4:	f000 fa5c 	bl	8002c90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2150      	movs	r1, #80	@ 0x50
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 fab3 	bl	8002d4a <TIM_ITRx_SetConfig>
      break;
 80027e4:	e02c      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027f2:	461a      	mov	r2, r3
 80027f4:	f000 fa7a 	bl	8002cec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2160      	movs	r1, #96	@ 0x60
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 faa3 	bl	8002d4a <TIM_ITRx_SetConfig>
      break;
 8002804:	e01c      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002812:	461a      	mov	r2, r3
 8002814:	f000 fa3c 	bl	8002c90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2140      	movs	r1, #64	@ 0x40
 800281e:	4618      	mov	r0, r3
 8002820:	f000 fa93 	bl	8002d4a <TIM_ITRx_SetConfig>
      break;
 8002824:	e00c      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4619      	mov	r1, r3
 8002830:	4610      	mov	r0, r2
 8002832:	f000 fa8a 	bl	8002d4a <TIM_ITRx_SetConfig>
      break;
 8002836:	e003      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	73fb      	strb	r3, [r7, #15]
      break;
 800283c:	e000      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800283e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002850:	7bfb      	ldrb	r3, [r7, #15]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr

0800287e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002886:	bf00      	nop
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr

08002890 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr
	...

080028a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002974 <TIM_Base_SetConfig+0xd0>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d00b      	beq.n	80028d4 <TIM_Base_SetConfig+0x30>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028c2:	d007      	beq.n	80028d4 <TIM_Base_SetConfig+0x30>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a2c      	ldr	r2, [pc, #176]	@ (8002978 <TIM_Base_SetConfig+0xd4>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d003      	beq.n	80028d4 <TIM_Base_SetConfig+0x30>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a2b      	ldr	r2, [pc, #172]	@ (800297c <TIM_Base_SetConfig+0xd8>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d108      	bne.n	80028e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	68fa      	ldr	r2, [r7, #12]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a22      	ldr	r2, [pc, #136]	@ (8002974 <TIM_Base_SetConfig+0xd0>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d00b      	beq.n	8002906 <TIM_Base_SetConfig+0x62>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028f4:	d007      	beq.n	8002906 <TIM_Base_SetConfig+0x62>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002978 <TIM_Base_SetConfig+0xd4>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d003      	beq.n	8002906 <TIM_Base_SetConfig+0x62>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a1e      	ldr	r2, [pc, #120]	@ (800297c <TIM_Base_SetConfig+0xd8>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d108      	bne.n	8002918 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800290c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	4313      	orrs	r3, r2
 8002916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	4313      	orrs	r3, r2
 8002924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a0d      	ldr	r2, [pc, #52]	@ (8002974 <TIM_Base_SetConfig+0xd0>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d103      	bne.n	800294c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	691a      	ldr	r2, [r3, #16]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	d005      	beq.n	800296a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	f023 0201 	bic.w	r2, r3, #1
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	611a      	str	r2, [r3, #16]
  }
}
 800296a:	bf00      	nop
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr
 8002974:	40012c00 	.word	0x40012c00
 8002978:	40000400 	.word	0x40000400
 800297c:	40000800 	.word	0x40000800

08002980 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002980:	b480      	push	{r7}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	f023 0201 	bic.w	r2, r3, #1
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f023 0303 	bic.w	r3, r3, #3
 80029b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68fa      	ldr	r2, [r7, #12]
 80029be:	4313      	orrs	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	f023 0302 	bic.w	r3, r3, #2
 80029c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002a48 <TIM_OC1_SetConfig+0xc8>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d10c      	bne.n	80029f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	f023 0308 	bic.w	r3, r3, #8
 80029e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f023 0304 	bic.w	r3, r3, #4
 80029f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a13      	ldr	r2, [pc, #76]	@ (8002a48 <TIM_OC1_SetConfig+0xc8>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d111      	bne.n	8002a22 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	621a      	str	r2, [r3, #32]
}
 8002a3c:	bf00      	nop
 8002a3e:	371c      	adds	r7, #28
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bc80      	pop	{r7}
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	40012c00 	.word	0x40012c00

08002a4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b087      	sub	sp, #28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	f023 0210 	bic.w	r2, r3, #16
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	021b      	lsls	r3, r3, #8
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	f023 0320 	bic.w	r3, r3, #32
 8002a96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	011b      	lsls	r3, r3, #4
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a1d      	ldr	r2, [pc, #116]	@ (8002b1c <TIM_OC2_SetConfig+0xd0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d10d      	bne.n	8002ac8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ab2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ac6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a14      	ldr	r2, [pc, #80]	@ (8002b1c <TIM_OC2_SetConfig+0xd0>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d113      	bne.n	8002af8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002ad6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ade:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685a      	ldr	r2, [r3, #4]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	621a      	str	r2, [r3, #32]
}
 8002b12:	bf00      	nop
 8002b14:	371c      	adds	r7, #28
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr
 8002b1c:	40012c00 	.word	0x40012c00

08002b20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b087      	sub	sp, #28
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a1b      	ldr	r3, [r3, #32]
 8002b34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f023 0303 	bic.w	r3, r3, #3
 8002b56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68fa      	ldr	r2, [r7, #12]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	021b      	lsls	r3, r3, #8
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a1d      	ldr	r2, [pc, #116]	@ (8002bf0 <TIM_OC3_SetConfig+0xd0>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d10d      	bne.n	8002b9a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a14      	ldr	r2, [pc, #80]	@ (8002bf0 <TIM_OC3_SetConfig+0xd0>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d113      	bne.n	8002bca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	011b      	lsls	r3, r3, #4
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	621a      	str	r2, [r3, #32]
}
 8002be4:	bf00      	nop
 8002be6:	371c      	adds	r7, #28
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bc80      	pop	{r7}
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	40012c00 	.word	0x40012c00

08002bf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b087      	sub	sp, #28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a1b      	ldr	r3, [r3, #32]
 8002c08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69db      	ldr	r3, [r3, #28]
 8002c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	021b      	lsls	r3, r3, #8
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002c3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	031b      	lsls	r3, r3, #12
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a0f      	ldr	r2, [pc, #60]	@ (8002c8c <TIM_OC4_SetConfig+0x98>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d109      	bne.n	8002c68 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	019b      	lsls	r3, r3, #6
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	621a      	str	r2, [r3, #32]
}
 8002c82:	bf00      	nop
 8002c84:	371c      	adds	r7, #28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr
 8002c8c:	40012c00 	.word	0x40012c00

08002c90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b087      	sub	sp, #28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	f023 0201 	bic.w	r2, r3, #1
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002cba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	011b      	lsls	r3, r3, #4
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f023 030a 	bic.w	r3, r3, #10
 8002ccc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	621a      	str	r2, [r3, #32]
}
 8002ce2:	bf00      	nop
 8002ce4:	371c      	adds	r7, #28
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b087      	sub	sp, #28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	f023 0210 	bic.w	r2, r3, #16
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	031b      	lsls	r3, r3, #12
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002d28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	011b      	lsls	r3, r3, #4
 8002d2e:	697a      	ldr	r2, [r7, #20]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	621a      	str	r2, [r3, #32]
}
 8002d40:	bf00      	nop
 8002d42:	371c      	adds	r7, #28
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr

08002d4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b085      	sub	sp, #20
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f043 0307 	orr.w	r3, r3, #7
 8002d6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	609a      	str	r2, [r3, #8]
}
 8002d74:	bf00      	nop
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr

08002d7e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b087      	sub	sp, #28
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	60f8      	str	r0, [r7, #12]
 8002d86:	60b9      	str	r1, [r7, #8]
 8002d88:	607a      	str	r2, [r7, #4]
 8002d8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d98:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	021a      	lsls	r2, r3, #8
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	431a      	orrs	r2, r3
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	609a      	str	r2, [r3, #8]
}
 8002db2:	bf00      	nop
 8002db4:	371c      	adds	r7, #28
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bc80      	pop	{r7}
 8002dba:	4770      	bx	lr

08002dbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d101      	bne.n	8002dd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	e046      	b.n	8002e62 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2202      	movs	r2, #2
 8002de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	68fa      	ldr	r2, [r7, #12]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a16      	ldr	r2, [pc, #88]	@ (8002e6c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00e      	beq.n	8002e36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e20:	d009      	beq.n	8002e36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a12      	ldr	r2, [pc, #72]	@ (8002e70 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d004      	beq.n	8002e36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a10      	ldr	r2, [pc, #64]	@ (8002e74 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d10c      	bne.n	8002e50 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr
 8002e6c:	40012c00 	.word	0x40012c00
 8002e70:	40000400 	.word	0x40000400
 8002e74:	40000800 	.word	0x40000800

08002e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr

08002e8a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	b083      	sub	sp, #12
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e92:	bf00      	nop
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr

08002e9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e042      	b.n	8002f34 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d106      	bne.n	8002ec8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f7fd fe3a 	bl	8000b3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2224      	movs	r2, #36	@ 0x24
 8002ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ede:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 fe95 	bl	8003c10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	691a      	ldr	r2, [r3, #16]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ef4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	695a      	ldr	r2, [r3, #20]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2220      	movs	r2, #32
 8002f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b08c      	sub	sp, #48	@ 0x30
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	4613      	mov	r3, r2
 8002f48:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b20      	cmp	r3, #32
 8002f54:	d146      	bne.n	8002fe4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d002      	beq.n	8002f62 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8002f5c:	88fb      	ldrh	r3, [r7, #6]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e03f      	b.n	8002fe6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	461a      	mov	r2, r3
 8002f76:	68b9      	ldr	r1, [r7, #8]
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f000 fbed 	bl	8003758 <UART_Start_Receive_DMA>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d125      	bne.n	8002fd8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	613b      	str	r3, [r7, #16]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	613b      	str	r3, [r7, #16]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	613b      	str	r3, [r7, #16]
 8002fa0:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	330c      	adds	r3, #12
 8002fa8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	e853 3f00 	ldrex	r3, [r3]
 8002fb0:	617b      	str	r3, [r7, #20]
   return(result);
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f043 0310 	orr.w	r3, r3, #16
 8002fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	330c      	adds	r3, #12
 8002fc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fc2:	627a      	str	r2, [r7, #36]	@ 0x24
 8002fc4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fc6:	6a39      	ldr	r1, [r7, #32]
 8002fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fca:	e841 2300 	strex	r3, r2, [r1]
 8002fce:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1e5      	bne.n	8002fa2 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8002fd6:	e002      	b.n	8002fde <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8002fde:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002fe2:	e000      	b.n	8002fe6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8002fe4:	2302      	movs	r3, #2
  }
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3730      	adds	r7, #48	@ 0x30
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
	...

08002ff0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b0ba      	sub	sp, #232	@ 0xe8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003016:	2300      	movs	r3, #0
 8003018:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800301c:	2300      	movs	r3, #0
 800301e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003026:	f003 030f 	and.w	r3, r3, #15
 800302a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800302e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10f      	bne.n	8003056 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800303a:	f003 0320 	and.w	r3, r3, #32
 800303e:	2b00      	cmp	r3, #0
 8003040:	d009      	beq.n	8003056 <HAL_UART_IRQHandler+0x66>
 8003042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003046:	f003 0320 	and.w	r3, r3, #32
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 fd20 	bl	8003a94 <UART_Receive_IT>
      return;
 8003054:	e25b      	b.n	800350e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003056:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800305a:	2b00      	cmp	r3, #0
 800305c:	f000 80de 	beq.w	800321c <HAL_UART_IRQHandler+0x22c>
 8003060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	2b00      	cmp	r3, #0
 800306a:	d106      	bne.n	800307a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800306c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003070:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003074:	2b00      	cmp	r3, #0
 8003076:	f000 80d1 	beq.w	800321c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800307a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00b      	beq.n	800309e <HAL_UART_IRQHandler+0xae>
 8003086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800308a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308e:	2b00      	cmp	r3, #0
 8003090:	d005      	beq.n	800309e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003096:	f043 0201 	orr.w	r2, r3, #1
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800309e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00b      	beq.n	80030c2 <HAL_UART_IRQHandler+0xd2>
 80030aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d005      	beq.n	80030c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ba:	f043 0202 	orr.w	r2, r3, #2
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00b      	beq.n	80030e6 <HAL_UART_IRQHandler+0xf6>
 80030ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d005      	beq.n	80030e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030de:	f043 0204 	orr.w	r2, r3, #4
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80030e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030ea:	f003 0308 	and.w	r3, r3, #8
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d011      	beq.n	8003116 <HAL_UART_IRQHandler+0x126>
 80030f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030f6:	f003 0320 	and.w	r3, r3, #32
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d105      	bne.n	800310a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80030fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	2b00      	cmp	r3, #0
 8003108:	d005      	beq.n	8003116 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	f043 0208 	orr.w	r2, r3, #8
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311a:	2b00      	cmp	r3, #0
 800311c:	f000 81f2 	beq.w	8003504 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003124:	f003 0320 	and.w	r3, r3, #32
 8003128:	2b00      	cmp	r3, #0
 800312a:	d008      	beq.n	800313e <HAL_UART_IRQHandler+0x14e>
 800312c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003130:	f003 0320 	and.w	r3, r3, #32
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 fcab 	bl	8003a94 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003148:	2b00      	cmp	r3, #0
 800314a:	bf14      	ite	ne
 800314c:	2301      	movne	r3, #1
 800314e:	2300      	moveq	r3, #0
 8003150:	b2db      	uxtb	r3, r3
 8003152:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315a:	f003 0308 	and.w	r3, r3, #8
 800315e:	2b00      	cmp	r3, #0
 8003160:	d103      	bne.n	800316a <HAL_UART_IRQHandler+0x17a>
 8003162:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003166:	2b00      	cmp	r3, #0
 8003168:	d04f      	beq.n	800320a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fbb5 	bl	80038da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800317a:	2b00      	cmp	r3, #0
 800317c:	d041      	beq.n	8003202 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	3314      	adds	r3, #20
 8003184:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003188:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800318c:	e853 3f00 	ldrex	r3, [r3]
 8003190:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003194:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003198:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800319c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	3314      	adds	r3, #20
 80031a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80031aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80031ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80031b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80031ba:	e841 2300 	strex	r3, r2, [r1]
 80031be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80031c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1d9      	bne.n	800317e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d013      	beq.n	80031fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d6:	4a7e      	ldr	r2, [pc, #504]	@ (80033d0 <HAL_UART_IRQHandler+0x3e0>)
 80031d8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031de:	4618      	mov	r0, r3
 80031e0:	f7fd ff9e 	bl	8001120 <HAL_DMA_Abort_IT>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d016      	beq.n	8003218 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80031f4:	4610      	mov	r0, r2
 80031f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031f8:	e00e      	b.n	8003218 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f9a5 	bl	800354a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003200:	e00a      	b.n	8003218 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f9a1 	bl	800354a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003208:	e006      	b.n	8003218 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f99d 	bl	800354a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003216:	e175      	b.n	8003504 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003218:	bf00      	nop
    return;
 800321a:	e173      	b.n	8003504 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003220:	2b01      	cmp	r3, #1
 8003222:	f040 814f 	bne.w	80034c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 8148 	beq.w	80034c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003238:	f003 0310 	and.w	r3, r3, #16
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 8141 	beq.w	80034c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003242:	2300      	movs	r3, #0
 8003244:	60bb      	str	r3, [r7, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	60bb      	str	r3, [r7, #8]
 8003256:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003262:	2b00      	cmp	r3, #0
 8003264:	f000 80b6 	beq.w	80033d4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003274:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 8145 	beq.w	8003508 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003282:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003286:	429a      	cmp	r2, r3
 8003288:	f080 813e 	bcs.w	8003508 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003292:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	2b20      	cmp	r3, #32
 800329c:	f000 8088 	beq.w	80033b0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	330c      	adds	r3, #12
 80032a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032ae:	e853 3f00 	ldrex	r3, [r3]
 80032b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80032b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	330c      	adds	r3, #12
 80032c8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80032cc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80032d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80032d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80032dc:	e841 2300 	strex	r3, r2, [r1]
 80032e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80032e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1d9      	bne.n	80032a0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	3314      	adds	r3, #20
 80032f2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032f6:	e853 3f00 	ldrex	r3, [r3]
 80032fa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80032fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032fe:	f023 0301 	bic.w	r3, r3, #1
 8003302:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	3314      	adds	r3, #20
 800330c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003310:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003314:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003316:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003318:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800331c:	e841 2300 	strex	r3, r2, [r1]
 8003320:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003322:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1e1      	bne.n	80032ec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	3314      	adds	r3, #20
 800332e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003330:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003332:	e853 3f00 	ldrex	r3, [r3]
 8003336:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003338:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800333a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800333e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	3314      	adds	r3, #20
 8003348:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800334c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800334e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003350:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003352:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003354:	e841 2300 	strex	r3, r2, [r1]
 8003358:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800335a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1e3      	bne.n	8003328 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	330c      	adds	r3, #12
 8003374:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003378:	e853 3f00 	ldrex	r3, [r3]
 800337c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800337e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003380:	f023 0310 	bic.w	r3, r3, #16
 8003384:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	330c      	adds	r3, #12
 800338e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003392:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003394:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003396:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003398:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800339a:	e841 2300 	strex	r3, r2, [r1]
 800339e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80033a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1e3      	bne.n	800336e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fd fe7c 	bl	80010a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2202      	movs	r2, #2
 80033b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033be:	b29b      	uxth	r3, r3
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	4619      	mov	r1, r3
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7fc ff46 	bl	8000258 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80033cc:	e09c      	b.n	8003508 <HAL_UART_IRQHandler+0x518>
 80033ce:	bf00      	nop
 80033d0:	0800399f 	.word	0x0800399f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033dc:	b29b      	uxth	r3, r3
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	f000 808e 	beq.w	800350c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80033f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 8089 	beq.w	800350c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	330c      	adds	r3, #12
 8003400:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003404:	e853 3f00 	ldrex	r3, [r3]
 8003408:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800340a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800340c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003410:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	330c      	adds	r3, #12
 800341a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800341e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003420:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003422:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003424:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003426:	e841 2300 	strex	r3, r2, [r1]
 800342a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800342c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1e3      	bne.n	80033fa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	3314      	adds	r3, #20
 8003438:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800343a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343c:	e853 3f00 	ldrex	r3, [r3]
 8003440:	623b      	str	r3, [r7, #32]
   return(result);
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	f023 0301 	bic.w	r3, r3, #1
 8003448:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	3314      	adds	r3, #20
 8003452:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003456:	633a      	str	r2, [r7, #48]	@ 0x30
 8003458:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800345a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800345c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800345e:	e841 2300 	strex	r3, r2, [r1]
 8003462:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1e3      	bne.n	8003432 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2220      	movs	r2, #32
 800346e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	330c      	adds	r3, #12
 800347e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	e853 3f00 	ldrex	r3, [r3]
 8003486:	60fb      	str	r3, [r7, #12]
   return(result);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f023 0310 	bic.w	r3, r3, #16
 800348e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	330c      	adds	r3, #12
 8003498:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800349c:	61fa      	str	r2, [r7, #28]
 800349e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a0:	69b9      	ldr	r1, [r7, #24]
 80034a2:	69fa      	ldr	r2, [r7, #28]
 80034a4:	e841 2300 	strex	r3, r2, [r1]
 80034a8:	617b      	str	r3, [r7, #20]
   return(result);
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1e3      	bne.n	8003478 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2202      	movs	r2, #2
 80034b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034ba:	4619      	mov	r1, r3
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f7fc fecb 	bl	8000258 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80034c2:	e023      	b.n	800350c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d009      	beq.n	80034e4 <HAL_UART_IRQHandler+0x4f4>
 80034d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 fa72 	bl	80039c6 <UART_Transmit_IT>
    return;
 80034e2:	e014      	b.n	800350e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80034e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00e      	beq.n	800350e <HAL_UART_IRQHandler+0x51e>
 80034f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d008      	beq.n	800350e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f000 fab1 	bl	8003a64 <UART_EndTransmit_IT>
    return;
 8003502:	e004      	b.n	800350e <HAL_UART_IRQHandler+0x51e>
    return;
 8003504:	bf00      	nop
 8003506:	e002      	b.n	800350e <HAL_UART_IRQHandler+0x51e>
      return;
 8003508:	bf00      	nop
 800350a:	e000      	b.n	800350e <HAL_UART_IRQHandler+0x51e>
      return;
 800350c:	bf00      	nop
  }
}
 800350e:	37e8      	adds	r7, #232	@ 0xe8
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	bc80      	pop	{r7}
 8003524:	4770      	bx	lr

08003526 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003526:	b480      	push	{r7}
 8003528:	b083      	sub	sp, #12
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	bc80      	pop	{r7}
 8003536:	4770      	bx	lr

08003538 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	bc80      	pop	{r7}
 8003548:	4770      	bx	lr

0800354a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr

0800355c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b09c      	sub	sp, #112	@ 0x70
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003568:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0320 	and.w	r3, r3, #32
 8003574:	2b00      	cmp	r3, #0
 8003576:	d172      	bne.n	800365e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003578:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800357a:	2200      	movs	r2, #0
 800357c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800357e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	330c      	adds	r3, #12
 8003584:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003588:	e853 3f00 	ldrex	r3, [r3]
 800358c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800358e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003590:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003594:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003596:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	330c      	adds	r3, #12
 800359c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800359e:	65ba      	str	r2, [r7, #88]	@ 0x58
 80035a0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80035a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80035a6:	e841 2300 	strex	r3, r2, [r1]
 80035aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80035ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1e5      	bne.n	800357e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	3314      	adds	r3, #20
 80035b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035bc:	e853 3f00 	ldrex	r3, [r3]
 80035c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80035c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035c4:	f023 0301 	bic.w	r3, r3, #1
 80035c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80035ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	3314      	adds	r3, #20
 80035d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80035d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80035d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80035d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035da:	e841 2300 	strex	r3, r2, [r1]
 80035de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80035e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1e5      	bne.n	80035b2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	3314      	adds	r3, #20
 80035ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f0:	e853 3f00 	ldrex	r3, [r3]
 80035f4:	623b      	str	r3, [r7, #32]
   return(result);
 80035f6:	6a3b      	ldr	r3, [r7, #32]
 80035f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80035fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	3314      	adds	r3, #20
 8003604:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003606:	633a      	str	r2, [r7, #48]	@ 0x30
 8003608:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800360c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800360e:	e841 2300 	strex	r3, r2, [r1]
 8003612:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1e5      	bne.n	80035e6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800361a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800361c:	2220      	movs	r2, #32
 800361e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003622:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003626:	2b01      	cmp	r3, #1
 8003628:	d119      	bne.n	800365e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800362a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	330c      	adds	r3, #12
 8003630:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	e853 3f00 	ldrex	r3, [r3]
 8003638:	60fb      	str	r3, [r7, #12]
   return(result);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f023 0310 	bic.w	r3, r3, #16
 8003640:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003642:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	330c      	adds	r3, #12
 8003648:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800364a:	61fa      	str	r2, [r7, #28]
 800364c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800364e:	69b9      	ldr	r1, [r7, #24]
 8003650:	69fa      	ldr	r2, [r7, #28]
 8003652:	e841 2300 	strex	r3, r2, [r1]
 8003656:	617b      	str	r3, [r7, #20]
   return(result);
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1e5      	bne.n	800362a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800365e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003660:	2200      	movs	r2, #0
 8003662:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003664:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003668:	2b01      	cmp	r3, #1
 800366a:	d106      	bne.n	800367a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800366c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800366e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003670:	4619      	mov	r1, r3
 8003672:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003674:	f7fc fdf0 	bl	8000258 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003678:	e002      	b.n	8003680 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800367a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800367c:	f7ff ff53 	bl	8003526 <HAL_UART_RxCpltCallback>
}
 8003680:	bf00      	nop
 8003682:	3770      	adds	r7, #112	@ 0x70
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003694:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2201      	movs	r2, #1
 800369a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d108      	bne.n	80036b6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80036a8:	085b      	lsrs	r3, r3, #1
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	4619      	mov	r1, r3
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	f7fc fdd2 	bl	8000258 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80036b4:	e002      	b.n	80036bc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f7ff ff3e 	bl	8003538 <HAL_UART_RxHalfCpltCallback>
}
 80036bc:	bf00      	nop
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80036cc:	2300      	movs	r3, #0
 80036ce:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	695b      	ldr	r3, [r3, #20]
 80036dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	bf14      	ite	ne
 80036e4:	2301      	movne	r3, #1
 80036e6:	2300      	moveq	r3, #0
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b21      	cmp	r3, #33	@ 0x21
 80036f6:	d108      	bne.n	800370a <UART_DMAError+0x46>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d005      	beq.n	800370a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2200      	movs	r2, #0
 8003702:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003704:	68b8      	ldr	r0, [r7, #8]
 8003706:	f000 f8c1 	bl	800388c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf14      	ite	ne
 8003718:	2301      	movne	r3, #1
 800371a:	2300      	moveq	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b22      	cmp	r3, #34	@ 0x22
 800372a:	d108      	bne.n	800373e <UART_DMAError+0x7a>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d005      	beq.n	800373e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	2200      	movs	r2, #0
 8003736:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003738:	68b8      	ldr	r0, [r7, #8]
 800373a:	f000 f8ce 	bl	80038da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003742:	f043 0210 	orr.w	r2, r3, #16
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800374a:	68b8      	ldr	r0, [r7, #8]
 800374c:	f7ff fefd 	bl	800354a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003750:	bf00      	nop
 8003752:	3710      	adds	r7, #16
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b098      	sub	sp, #96	@ 0x60
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	4613      	mov	r3, r2
 8003764:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	88fa      	ldrh	r2, [r7, #6]
 8003770:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2222      	movs	r2, #34	@ 0x22
 800377c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003784:	4a3e      	ldr	r2, [pc, #248]	@ (8003880 <UART_Start_Receive_DMA+0x128>)
 8003786:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800378c:	4a3d      	ldr	r2, [pc, #244]	@ (8003884 <UART_Start_Receive_DMA+0x12c>)
 800378e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003794:	4a3c      	ldr	r2, [pc, #240]	@ (8003888 <UART_Start_Receive_DMA+0x130>)
 8003796:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800379c:	2200      	movs	r2, #0
 800379e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80037a0:	f107 0308 	add.w	r3, r7, #8
 80037a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	3304      	adds	r3, #4
 80037b0:	4619      	mov	r1, r3
 80037b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	88fb      	ldrh	r3, [r7, #6]
 80037b8:	f7fd fc16 	bl	8000fe8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80037bc:	2300      	movs	r3, #0
 80037be:	613b      	str	r3, [r7, #16]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	613b      	str	r3, [r7, #16]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	613b      	str	r3, [r7, #16]
 80037d0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d019      	beq.n	800380e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	330c      	adds	r3, #12
 80037e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e4:	e853 3f00 	ldrex	r3, [r3]
 80037e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80037ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	330c      	adds	r3, #12
 80037f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80037fa:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80037fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003800:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003802:	e841 2300 	strex	r3, r2, [r1]
 8003806:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1e5      	bne.n	80037da <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	3314      	adds	r3, #20
 8003814:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003818:	e853 3f00 	ldrex	r3, [r3]
 800381c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800381e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003820:	f043 0301 	orr.w	r3, r3, #1
 8003824:	657b      	str	r3, [r7, #84]	@ 0x54
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3314      	adds	r3, #20
 800382c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800382e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003830:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003832:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003834:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003836:	e841 2300 	strex	r3, r2, [r1]
 800383a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800383c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1e5      	bne.n	800380e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	3314      	adds	r3, #20
 8003848:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	e853 3f00 	ldrex	r3, [r3]
 8003850:	617b      	str	r3, [r7, #20]
   return(result);
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003858:	653b      	str	r3, [r7, #80]	@ 0x50
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	3314      	adds	r3, #20
 8003860:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003862:	627a      	str	r2, [r7, #36]	@ 0x24
 8003864:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003866:	6a39      	ldr	r1, [r7, #32]
 8003868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800386a:	e841 2300 	strex	r3, r2, [r1]
 800386e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1e5      	bne.n	8003842 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3760      	adds	r7, #96	@ 0x60
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	0800355d 	.word	0x0800355d
 8003884:	08003689 	.word	0x08003689
 8003888:	080036c5 	.word	0x080036c5

0800388c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800388c:	b480      	push	{r7}
 800388e:	b089      	sub	sp, #36	@ 0x24
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	330c      	adds	r3, #12
 800389a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	e853 3f00 	ldrex	r3, [r3]
 80038a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80038aa:	61fb      	str	r3, [r7, #28]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	330c      	adds	r3, #12
 80038b2:	69fa      	ldr	r2, [r7, #28]
 80038b4:	61ba      	str	r2, [r7, #24]
 80038b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b8:	6979      	ldr	r1, [r7, #20]
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	e841 2300 	strex	r3, r2, [r1]
 80038c0:	613b      	str	r3, [r7, #16]
   return(result);
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1e5      	bne.n	8003894 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80038d0:	bf00      	nop
 80038d2:	3724      	adds	r7, #36	@ 0x24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bc80      	pop	{r7}
 80038d8:	4770      	bx	lr

080038da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038da:	b480      	push	{r7}
 80038dc:	b095      	sub	sp, #84	@ 0x54
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	330c      	adds	r3, #12
 80038e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ec:	e853 3f00 	ldrex	r3, [r3]
 80038f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	330c      	adds	r3, #12
 8003900:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003902:	643a      	str	r2, [r7, #64]	@ 0x40
 8003904:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003906:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003908:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800390a:	e841 2300 	strex	r3, r2, [r1]
 800390e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1e5      	bne.n	80038e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	3314      	adds	r3, #20
 800391c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	e853 3f00 	ldrex	r3, [r3]
 8003924:	61fb      	str	r3, [r7, #28]
   return(result);
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	f023 0301 	bic.w	r3, r3, #1
 800392c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	3314      	adds	r3, #20
 8003934:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003936:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003938:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800393c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800393e:	e841 2300 	strex	r3, r2, [r1]
 8003942:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1e5      	bne.n	8003916 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394e:	2b01      	cmp	r3, #1
 8003950:	d119      	bne.n	8003986 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	330c      	adds	r3, #12
 8003958:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	e853 3f00 	ldrex	r3, [r3]
 8003960:	60bb      	str	r3, [r7, #8]
   return(result);
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	f023 0310 	bic.w	r3, r3, #16
 8003968:	647b      	str	r3, [r7, #68]	@ 0x44
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	330c      	adds	r3, #12
 8003970:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003972:	61ba      	str	r2, [r7, #24]
 8003974:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003976:	6979      	ldr	r1, [r7, #20]
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	e841 2300 	strex	r3, r2, [r1]
 800397e:	613b      	str	r3, [r7, #16]
   return(result);
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1e5      	bne.n	8003952 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003994:	bf00      	nop
 8003996:	3754      	adds	r7, #84	@ 0x54
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr

0800399e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b084      	sub	sp, #16
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f7ff fdc6 	bl	800354a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039be:	bf00      	nop
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b085      	sub	sp, #20
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b21      	cmp	r3, #33	@ 0x21
 80039d8:	d13e      	bne.n	8003a58 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039e2:	d114      	bne.n	8003a0e <UART_Transmit_IT+0x48>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d110      	bne.n	8003a0e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	461a      	mov	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a00:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	1c9a      	adds	r2, r3, #2
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	621a      	str	r2, [r3, #32]
 8003a0c:	e008      	b.n	8003a20 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	1c59      	adds	r1, r3, #1
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6211      	str	r1, [r2, #32]
 8003a18:	781a      	ldrb	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d10f      	bne.n	8003a54 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68da      	ldr	r2, [r3, #12]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a42:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a52:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003a54:	2300      	movs	r3, #0
 8003a56:	e000      	b.n	8003a5a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003a58:	2302      	movs	r3, #2
  }
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3714      	adds	r7, #20
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bc80      	pop	{r7}
 8003a62:	4770      	bx	lr

08003a64 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68da      	ldr	r2, [r3, #12]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a7a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f7ff fd45 	bl	8003514 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08c      	sub	sp, #48	@ 0x30
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b22      	cmp	r3, #34	@ 0x22
 8003aa6:	f040 80ae 	bne.w	8003c06 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ab2:	d117      	bne.n	8003ae4 <UART_Receive_IT+0x50>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d113      	bne.n	8003ae4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003abc:	2300      	movs	r3, #0
 8003abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003adc:	1c9a      	adds	r2, r3, #2
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ae2:	e026      	b.n	8003b32 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003aea:	2300      	movs	r3, #0
 8003aec:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003af6:	d007      	beq.n	8003b08 <UART_Receive_IT+0x74>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10a      	bne.n	8003b16 <UART_Receive_IT+0x82>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d106      	bne.n	8003b16 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	b2da      	uxtb	r2, r3
 8003b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b12:	701a      	strb	r2, [r3, #0]
 8003b14:	e008      	b.n	8003b28 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b22:	b2da      	uxtb	r2, r3
 8003b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b26:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b2c:	1c5a      	adds	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	4619      	mov	r1, r3
 8003b40:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d15d      	bne.n	8003c02 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0220 	bic.w	r2, r2, #32
 8003b54:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68da      	ldr	r2, [r3, #12]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	695a      	ldr	r2, [r3, #20]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f022 0201 	bic.w	r2, r2, #1
 8003b74:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2220      	movs	r2, #32
 8003b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d135      	bne.n	8003bf8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	330c      	adds	r3, #12
 8003b98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	e853 3f00 	ldrex	r3, [r3]
 8003ba0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	f023 0310 	bic.w	r3, r3, #16
 8003ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	330c      	adds	r3, #12
 8003bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb2:	623a      	str	r2, [r7, #32]
 8003bb4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb6:	69f9      	ldr	r1, [r7, #28]
 8003bb8:	6a3a      	ldr	r2, [r7, #32]
 8003bba:	e841 2300 	strex	r3, r2, [r1]
 8003bbe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1e5      	bne.n	8003b92 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	2b10      	cmp	r3, #16
 8003bd2:	d10a      	bne.n	8003bea <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	60fb      	str	r3, [r7, #12]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	60fb      	str	r3, [r7, #12]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	60fb      	str	r3, [r7, #12]
 8003be8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003bee:	4619      	mov	r1, r3
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f7fc fb31 	bl	8000258 <HAL_UARTEx_RxEventCallback>
 8003bf6:	e002      	b.n	8003bfe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f7ff fc94 	bl	8003526 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	e002      	b.n	8003c08 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003c02:	2300      	movs	r3, #0
 8003c04:	e000      	b.n	8003c08 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003c06:	2302      	movs	r3, #2
  }
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3730      	adds	r7, #48	@ 0x30
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68da      	ldr	r2, [r3, #12]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	431a      	orrs	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003c4a:	f023 030c 	bic.w	r3, r3, #12
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6812      	ldr	r2, [r2, #0]
 8003c52:	68b9      	ldr	r1, [r7, #8]
 8003c54:	430b      	orrs	r3, r1
 8003c56:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699a      	ldr	r2, [r3, #24]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	430a      	orrs	r2, r1
 8003c6c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a2c      	ldr	r2, [pc, #176]	@ (8003d24 <UART_SetConfig+0x114>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d103      	bne.n	8003c80 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c78:	f7fe f978 	bl	8001f6c <HAL_RCC_GetPCLK2Freq>
 8003c7c:	60f8      	str	r0, [r7, #12]
 8003c7e:	e002      	b.n	8003c86 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c80:	f7fe f960 	bl	8001f44 <HAL_RCC_GetPCLK1Freq>
 8003c84:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	4613      	mov	r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	4413      	add	r3, r2
 8003c8e:	009a      	lsls	r2, r3, #2
 8003c90:	441a      	add	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9c:	4a22      	ldr	r2, [pc, #136]	@ (8003d28 <UART_SetConfig+0x118>)
 8003c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca2:	095b      	lsrs	r3, r3, #5
 8003ca4:	0119      	lsls	r1, r3, #4
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	4413      	add	r3, r2
 8003cae:	009a      	lsls	r2, r3, #2
 8003cb0:	441a      	add	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8003d28 <UART_SetConfig+0x118>)
 8003cbe:	fba3 0302 	umull	r0, r3, r3, r2
 8003cc2:	095b      	lsrs	r3, r3, #5
 8003cc4:	2064      	movs	r0, #100	@ 0x64
 8003cc6:	fb00 f303 	mul.w	r3, r0, r3
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	3332      	adds	r3, #50	@ 0x32
 8003cd0:	4a15      	ldr	r2, [pc, #84]	@ (8003d28 <UART_SetConfig+0x118>)
 8003cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd6:	095b      	lsrs	r3, r3, #5
 8003cd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cdc:	4419      	add	r1, r3
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	4413      	add	r3, r2
 8003ce6:	009a      	lsls	r2, r3, #2
 8003ce8:	441a      	add	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8003d28 <UART_SetConfig+0x118>)
 8003cf6:	fba3 0302 	umull	r0, r3, r3, r2
 8003cfa:	095b      	lsrs	r3, r3, #5
 8003cfc:	2064      	movs	r0, #100	@ 0x64
 8003cfe:	fb00 f303 	mul.w	r3, r0, r3
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	011b      	lsls	r3, r3, #4
 8003d06:	3332      	adds	r3, #50	@ 0x32
 8003d08:	4a07      	ldr	r2, [pc, #28]	@ (8003d28 <UART_SetConfig+0x118>)
 8003d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0e:	095b      	lsrs	r3, r3, #5
 8003d10:	f003 020f 	and.w	r2, r3, #15
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	440a      	add	r2, r1
 8003d1a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003d1c:	bf00      	nop
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40013800 	.word	0x40013800
 8003d28:	51eb851f 	.word	0x51eb851f

08003d2c <__NVIC_SetPriority>:
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	4603      	mov	r3, r0
 8003d34:	6039      	str	r1, [r7, #0]
 8003d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	db0a      	blt.n	8003d56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	490c      	ldr	r1, [pc, #48]	@ (8003d78 <__NVIC_SetPriority+0x4c>)
 8003d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4a:	0112      	lsls	r2, r2, #4
 8003d4c:	b2d2      	uxtb	r2, r2
 8003d4e:	440b      	add	r3, r1
 8003d50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003d54:	e00a      	b.n	8003d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	b2da      	uxtb	r2, r3
 8003d5a:	4908      	ldr	r1, [pc, #32]	@ (8003d7c <__NVIC_SetPriority+0x50>)
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	3b04      	subs	r3, #4
 8003d64:	0112      	lsls	r2, r2, #4
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	440b      	add	r3, r1
 8003d6a:	761a      	strb	r2, [r3, #24]
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	e000e100 	.word	0xe000e100
 8003d7c:	e000ed00 	.word	0xe000ed00

08003d80 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003d84:	4b05      	ldr	r3, [pc, #20]	@ (8003d9c <SysTick_Handler+0x1c>)
 8003d86:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003d88:	f001 fd0c 	bl	80057a4 <xTaskGetSchedulerState>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d001      	beq.n	8003d96 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003d92:	f002 fab1 	bl	80062f8 <xPortSysTickHandler>
  }
}
 8003d96:	bf00      	nop
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	e000e010 	.word	0xe000e010

08003da0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003da4:	2100      	movs	r1, #0
 8003da6:	f06f 0004 	mvn.w	r0, #4
 8003daa:	f7ff ffbf 	bl	8003d2c <__NVIC_SetPriority>
#endif
}
 8003dae:	bf00      	nop
 8003db0:	bd80      	pop	{r7, pc}
	...

08003db4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003dba:	f3ef 8305 	mrs	r3, IPSR
 8003dbe:	603b      	str	r3, [r7, #0]
  return(result);
 8003dc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003dc6:	f06f 0305 	mvn.w	r3, #5
 8003dca:	607b      	str	r3, [r7, #4]
 8003dcc:	e00c      	b.n	8003de8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003dce:	4b09      	ldr	r3, [pc, #36]	@ (8003df4 <osKernelInitialize+0x40>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d105      	bne.n	8003de2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003dd6:	4b07      	ldr	r3, [pc, #28]	@ (8003df4 <osKernelInitialize+0x40>)
 8003dd8:	2201      	movs	r2, #1
 8003dda:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	607b      	str	r3, [r7, #4]
 8003de0:	e002      	b.n	8003de8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003de2:	f04f 33ff 	mov.w	r3, #4294967295
 8003de6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003de8:	687b      	ldr	r3, [r7, #4]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr
 8003df4:	20000294 	.word	0x20000294

08003df8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003dfe:	f3ef 8305 	mrs	r3, IPSR
 8003e02:	603b      	str	r3, [r7, #0]
  return(result);
 8003e04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d003      	beq.n	8003e12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003e0a:	f06f 0305 	mvn.w	r3, #5
 8003e0e:	607b      	str	r3, [r7, #4]
 8003e10:	e010      	b.n	8003e34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003e12:	4b0b      	ldr	r3, [pc, #44]	@ (8003e40 <osKernelStart+0x48>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d109      	bne.n	8003e2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003e1a:	f7ff ffc1 	bl	8003da0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003e1e:	4b08      	ldr	r3, [pc, #32]	@ (8003e40 <osKernelStart+0x48>)
 8003e20:	2202      	movs	r2, #2
 8003e22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003e24:	f001 f872 	bl	8004f0c <vTaskStartScheduler>
      stat = osOK;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	607b      	str	r3, [r7, #4]
 8003e2c:	e002      	b.n	8003e34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003e34:	687b      	ldr	r3, [r7, #4]
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	20000294 	.word	0x20000294

08003e44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08e      	sub	sp, #56	@ 0x38
 8003e48:	af04      	add	r7, sp, #16
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e54:	f3ef 8305 	mrs	r3, IPSR
 8003e58:	617b      	str	r3, [r7, #20]
  return(result);
 8003e5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d17e      	bne.n	8003f5e <osThreadNew+0x11a>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d07b      	beq.n	8003f5e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003e66:	2380      	movs	r3, #128	@ 0x80
 8003e68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003e6a:	2318      	movs	r3, #24
 8003e6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003e72:	f04f 33ff 	mov.w	r3, #4294967295
 8003e76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d045      	beq.n	8003f0a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d002      	beq.n	8003e8c <osThreadNew+0x48>
        name = attr->name;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d008      	beq.n	8003eb2 <osThreadNew+0x6e>
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	2b38      	cmp	r3, #56	@ 0x38
 8003ea4:	d805      	bhi.n	8003eb2 <osThreadNew+0x6e>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <osThreadNew+0x72>
        return (NULL);
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	e054      	b.n	8003f60 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	089b      	lsrs	r3, r3, #2
 8003ec4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00e      	beq.n	8003eec <osThreadNew+0xa8>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	2b5b      	cmp	r3, #91	@ 0x5b
 8003ed4:	d90a      	bls.n	8003eec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d006      	beq.n	8003eec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <osThreadNew+0xa8>
        mem = 1;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	61bb      	str	r3, [r7, #24]
 8003eea:	e010      	b.n	8003f0e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d10c      	bne.n	8003f0e <osThreadNew+0xca>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d108      	bne.n	8003f0e <osThreadNew+0xca>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d104      	bne.n	8003f0e <osThreadNew+0xca>
          mem = 0;
 8003f04:	2300      	movs	r3, #0
 8003f06:	61bb      	str	r3, [r7, #24]
 8003f08:	e001      	b.n	8003f0e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d110      	bne.n	8003f36 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f1c:	9202      	str	r2, [sp, #8]
 8003f1e:	9301      	str	r3, [sp, #4]
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	6a3a      	ldr	r2, [r7, #32]
 8003f28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 fe12 	bl	8004b54 <xTaskCreateStatic>
 8003f30:	4603      	mov	r3, r0
 8003f32:	613b      	str	r3, [r7, #16]
 8003f34:	e013      	b.n	8003f5e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d110      	bne.n	8003f5e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003f3c:	6a3b      	ldr	r3, [r7, #32]
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	f107 0310 	add.w	r3, r7, #16
 8003f44:	9301      	str	r3, [sp, #4]
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	9300      	str	r3, [sp, #0]
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 fe60 	bl	8004c14 <xTaskCreate>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d001      	beq.n	8003f5e <osThreadNew+0x11a>
            hTask = NULL;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003f5e:	693b      	ldr	r3, [r7, #16]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3728      	adds	r7, #40	@ 0x28
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f70:	f3ef 8305 	mrs	r3, IPSR
 8003f74:	60bb      	str	r3, [r7, #8]
  return(result);
 8003f76:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <osDelay+0x1c>
    stat = osErrorISR;
 8003f7c:	f06f 0305 	mvn.w	r3, #5
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	e007      	b.n	8003f94 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d002      	beq.n	8003f94 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 ff86 	bl	8004ea0 <vTaskDelay>
    }
  }

  return (stat);
 8003f94:	68fb      	ldr	r3, [r7, #12]
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
	...

08003fa0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003fa0:	b480      	push	{r7}
 8003fa2:	b085      	sub	sp, #20
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4a06      	ldr	r2, [pc, #24]	@ (8003fc8 <vApplicationGetIdleTaskMemory+0x28>)
 8003fb0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	4a05      	ldr	r2, [pc, #20]	@ (8003fcc <vApplicationGetIdleTaskMemory+0x2c>)
 8003fb6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2280      	movs	r2, #128	@ 0x80
 8003fbc:	601a      	str	r2, [r3, #0]
}
 8003fbe:	bf00      	nop
 8003fc0:	3714      	adds	r7, #20
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bc80      	pop	{r7}
 8003fc6:	4770      	bx	lr
 8003fc8:	20000298 	.word	0x20000298
 8003fcc:	200002f4 	.word	0x200002f4

08003fd0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003fd0:	b480      	push	{r7}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4a07      	ldr	r2, [pc, #28]	@ (8003ffc <vApplicationGetTimerTaskMemory+0x2c>)
 8003fe0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	4a06      	ldr	r2, [pc, #24]	@ (8004000 <vApplicationGetTimerTaskMemory+0x30>)
 8003fe6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003fee:	601a      	str	r2, [r3, #0]
}
 8003ff0:	bf00      	nop
 8003ff2:	3714      	adds	r7, #20
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bc80      	pop	{r7}
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	200004f4 	.word	0x200004f4
 8004000:	20000550 	.word	0x20000550

08004004 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f103 0208 	add.w	r2, r3, #8
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f04f 32ff 	mov.w	r2, #4294967295
 800401c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f103 0208 	add.w	r2, r3, #8
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f103 0208 	add.w	r2, r3, #8
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004038:	bf00      	nop
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	bc80      	pop	{r7}
 8004040:	4770      	bx	lr

08004042 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004042:	b480      	push	{r7}
 8004044:	b083      	sub	sp, #12
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004050:	bf00      	nop
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	bc80      	pop	{r7}
 8004058:	4770      	bx	lr

0800405a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800405a:	b480      	push	{r7}
 800405c:	b085      	sub	sp, #20
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
 8004062:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	689a      	ldr	r2, [r3, #8]
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	601a      	str	r2, [r3, #0]
}
 8004096:	bf00      	nop
 8004098:	3714      	adds	r7, #20
 800409a:	46bd      	mov	sp, r7
 800409c:	bc80      	pop	{r7}
 800409e:	4770      	bx	lr

080040a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b6:	d103      	bne.n	80040c0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	60fb      	str	r3, [r7, #12]
 80040be:	e00c      	b.n	80040da <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3308      	adds	r3, #8
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	e002      	b.n	80040ce <vListInsert+0x2e>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	60fb      	str	r3, [r7, #12]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d2f6      	bcs.n	80040c8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	1c5a      	adds	r2, r3, #1
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	601a      	str	r2, [r3, #0]
}
 8004106:	bf00      	nop
 8004108:	3714      	adds	r7, #20
 800410a:	46bd      	mov	sp, r7
 800410c:	bc80      	pop	{r7}
 800410e:	4770      	bx	lr

08004110 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6892      	ldr	r2, [r2, #8]
 8004126:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6852      	ldr	r2, [r2, #4]
 8004130:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	429a      	cmp	r2, r3
 800413a:	d103      	bne.n	8004144 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689a      	ldr	r2, [r3, #8]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	1e5a      	subs	r2, r3, #1
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
}
 8004158:	4618      	mov	r0, r3
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	bc80      	pop	{r7}
 8004160:	4770      	bx	lr
	...

08004164 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10b      	bne.n	8004190 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800417c:	f383 8811 	msr	BASEPRI, r3
 8004180:	f3bf 8f6f 	isb	sy
 8004184:	f3bf 8f4f 	dsb	sy
 8004188:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800418a:	bf00      	nop
 800418c:	bf00      	nop
 800418e:	e7fd      	b.n	800418c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004190:	f002 f834 	bl	80061fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800419c:	68f9      	ldr	r1, [r7, #12]
 800419e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80041a0:	fb01 f303 	mul.w	r3, r1, r3
 80041a4:	441a      	add	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c0:	3b01      	subs	r3, #1
 80041c2:	68f9      	ldr	r1, [r7, #12]
 80041c4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80041c6:	fb01 f303 	mul.w	r3, r1, r3
 80041ca:	441a      	add	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	22ff      	movs	r2, #255	@ 0xff
 80041d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	22ff      	movs	r2, #255	@ 0xff
 80041dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d114      	bne.n	8004210 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d01a      	beq.n	8004224 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	3310      	adds	r3, #16
 80041f2:	4618      	mov	r0, r3
 80041f4:	f001 f916 	bl	8005424 <xTaskRemoveFromEventList>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d012      	beq.n	8004224 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004234 <xQueueGenericReset+0xd0>)
 8004200:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	f3bf 8f4f 	dsb	sy
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	e009      	b.n	8004224 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	3310      	adds	r3, #16
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff fef5 	bl	8004004 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	3324      	adds	r3, #36	@ 0x24
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff fef0 	bl	8004004 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004224:	f002 f81a 	bl	800625c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004228:	2301      	movs	r3, #1
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	e000ed04 	.word	0xe000ed04

08004238 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08e      	sub	sp, #56	@ 0x38
 800423c:	af02      	add	r7, sp, #8
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
 8004244:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10b      	bne.n	8004264 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800425e:	bf00      	nop
 8004260:	bf00      	nop
 8004262:	e7fd      	b.n	8004260 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10b      	bne.n	8004282 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800426a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800426e:	f383 8811 	msr	BASEPRI, r3
 8004272:	f3bf 8f6f 	isb	sy
 8004276:	f3bf 8f4f 	dsb	sy
 800427a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800427c:	bf00      	nop
 800427e:	bf00      	nop
 8004280:	e7fd      	b.n	800427e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d002      	beq.n	800428e <xQueueGenericCreateStatic+0x56>
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <xQueueGenericCreateStatic+0x5a>
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <xQueueGenericCreateStatic+0x5c>
 8004292:	2300      	movs	r3, #0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10b      	bne.n	80042b0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800429c:	f383 8811 	msr	BASEPRI, r3
 80042a0:	f3bf 8f6f 	isb	sy
 80042a4:	f3bf 8f4f 	dsb	sy
 80042a8:	623b      	str	r3, [r7, #32]
}
 80042aa:	bf00      	nop
 80042ac:	bf00      	nop
 80042ae:	e7fd      	b.n	80042ac <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d102      	bne.n	80042bc <xQueueGenericCreateStatic+0x84>
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <xQueueGenericCreateStatic+0x88>
 80042bc:	2301      	movs	r3, #1
 80042be:	e000      	b.n	80042c2 <xQueueGenericCreateStatic+0x8a>
 80042c0:	2300      	movs	r3, #0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10b      	bne.n	80042de <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80042c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ca:	f383 8811 	msr	BASEPRI, r3
 80042ce:	f3bf 8f6f 	isb	sy
 80042d2:	f3bf 8f4f 	dsb	sy
 80042d6:	61fb      	str	r3, [r7, #28]
}
 80042d8:	bf00      	nop
 80042da:	bf00      	nop
 80042dc:	e7fd      	b.n	80042da <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80042de:	2350      	movs	r3, #80	@ 0x50
 80042e0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	2b50      	cmp	r3, #80	@ 0x50
 80042e6:	d00b      	beq.n	8004300 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	61bb      	str	r3, [r7, #24]
}
 80042fa:	bf00      	nop
 80042fc:	bf00      	nop
 80042fe:	e7fd      	b.n	80042fc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004300:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00d      	beq.n	8004328 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800430c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004314:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	4613      	mov	r3, r2
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f000 f805 	bl	8004332 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800432a:	4618      	mov	r0, r3
 800432c:	3730      	adds	r7, #48	@ 0x30
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004332:	b580      	push	{r7, lr}
 8004334:	b084      	sub	sp, #16
 8004336:	af00      	add	r7, sp, #0
 8004338:	60f8      	str	r0, [r7, #12]
 800433a:	60b9      	str	r1, [r7, #8]
 800433c:	607a      	str	r2, [r7, #4]
 800433e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d103      	bne.n	800434e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	69ba      	ldr	r2, [r7, #24]
 800434a:	601a      	str	r2, [r3, #0]
 800434c:	e002      	b.n	8004354 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004360:	2101      	movs	r1, #1
 8004362:	69b8      	ldr	r0, [r7, #24]
 8004364:	f7ff fefe 	bl	8004164 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	78fa      	ldrb	r2, [r7, #3]
 800436c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004370:	bf00      	nop
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b08e      	sub	sp, #56	@ 0x38
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004386:	2300      	movs	r3, #0
 8004388:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800438e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10b      	bne.n	80043ac <xQueueGenericSend+0x34>
	__asm volatile
 8004394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004398:	f383 8811 	msr	BASEPRI, r3
 800439c:	f3bf 8f6f 	isb	sy
 80043a0:	f3bf 8f4f 	dsb	sy
 80043a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80043a6:	bf00      	nop
 80043a8:	bf00      	nop
 80043aa:	e7fd      	b.n	80043a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d103      	bne.n	80043ba <xQueueGenericSend+0x42>
 80043b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <xQueueGenericSend+0x46>
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <xQueueGenericSend+0x48>
 80043be:	2300      	movs	r3, #0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10b      	bne.n	80043dc <xQueueGenericSend+0x64>
	__asm volatile
 80043c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c8:	f383 8811 	msr	BASEPRI, r3
 80043cc:	f3bf 8f6f 	isb	sy
 80043d0:	f3bf 8f4f 	dsb	sy
 80043d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80043d6:	bf00      	nop
 80043d8:	bf00      	nop
 80043da:	e7fd      	b.n	80043d8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d103      	bne.n	80043ea <xQueueGenericSend+0x72>
 80043e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d101      	bne.n	80043ee <xQueueGenericSend+0x76>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e000      	b.n	80043f0 <xQueueGenericSend+0x78>
 80043ee:	2300      	movs	r3, #0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10b      	bne.n	800440c <xQueueGenericSend+0x94>
	__asm volatile
 80043f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f8:	f383 8811 	msr	BASEPRI, r3
 80043fc:	f3bf 8f6f 	isb	sy
 8004400:	f3bf 8f4f 	dsb	sy
 8004404:	623b      	str	r3, [r7, #32]
}
 8004406:	bf00      	nop
 8004408:	bf00      	nop
 800440a:	e7fd      	b.n	8004408 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800440c:	f001 f9ca 	bl	80057a4 <xTaskGetSchedulerState>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <xQueueGenericSend+0xa4>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <xQueueGenericSend+0xa8>
 800441c:	2301      	movs	r3, #1
 800441e:	e000      	b.n	8004422 <xQueueGenericSend+0xaa>
 8004420:	2300      	movs	r3, #0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10b      	bne.n	800443e <xQueueGenericSend+0xc6>
	__asm volatile
 8004426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800442a:	f383 8811 	msr	BASEPRI, r3
 800442e:	f3bf 8f6f 	isb	sy
 8004432:	f3bf 8f4f 	dsb	sy
 8004436:	61fb      	str	r3, [r7, #28]
}
 8004438:	bf00      	nop
 800443a:	bf00      	nop
 800443c:	e7fd      	b.n	800443a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800443e:	f001 fedd 	bl	80061fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004444:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800444a:	429a      	cmp	r2, r3
 800444c:	d302      	bcc.n	8004454 <xQueueGenericSend+0xdc>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	2b02      	cmp	r3, #2
 8004452:	d129      	bne.n	80044a8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	68b9      	ldr	r1, [r7, #8]
 8004458:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800445a:	f000 fa0f 	bl	800487c <prvCopyDataToQueue>
 800445e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	2b00      	cmp	r3, #0
 8004466:	d010      	beq.n	800448a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446a:	3324      	adds	r3, #36	@ 0x24
 800446c:	4618      	mov	r0, r3
 800446e:	f000 ffd9 	bl	8005424 <xTaskRemoveFromEventList>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d013      	beq.n	80044a0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004478:	4b3f      	ldr	r3, [pc, #252]	@ (8004578 <xQueueGenericSend+0x200>)
 800447a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800447e:	601a      	str	r2, [r3, #0]
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	e00a      	b.n	80044a0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800448a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d007      	beq.n	80044a0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004490:	4b39      	ldr	r3, [pc, #228]	@ (8004578 <xQueueGenericSend+0x200>)
 8004492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004496:	601a      	str	r2, [r3, #0]
 8004498:	f3bf 8f4f 	dsb	sy
 800449c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80044a0:	f001 fedc 	bl	800625c <vPortExitCritical>
				return pdPASS;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e063      	b.n	8004570 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d103      	bne.n	80044b6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80044ae:	f001 fed5 	bl	800625c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80044b2:	2300      	movs	r3, #0
 80044b4:	e05c      	b.n	8004570 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d106      	bne.n	80044ca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044bc:	f107 0314 	add.w	r3, r7, #20
 80044c0:	4618      	mov	r0, r3
 80044c2:	f001 f813 	bl	80054ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044c6:	2301      	movs	r3, #1
 80044c8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044ca:	f001 fec7 	bl	800625c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044ce:	f000 fd85 	bl	8004fdc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044d2:	f001 fe93 	bl	80061fc <vPortEnterCritical>
 80044d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80044dc:	b25b      	sxtb	r3, r3
 80044de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e2:	d103      	bne.n	80044ec <xQueueGenericSend+0x174>
 80044e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044f2:	b25b      	sxtb	r3, r3
 80044f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f8:	d103      	bne.n	8004502 <xQueueGenericSend+0x18a>
 80044fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004502:	f001 feab 	bl	800625c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004506:	1d3a      	adds	r2, r7, #4
 8004508:	f107 0314 	add.w	r3, r7, #20
 800450c:	4611      	mov	r1, r2
 800450e:	4618      	mov	r0, r3
 8004510:	f001 f802 	bl	8005518 <xTaskCheckForTimeOut>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d124      	bne.n	8004564 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800451a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800451c:	f000 faa6 	bl	8004a6c <prvIsQueueFull>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d018      	beq.n	8004558 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004528:	3310      	adds	r3, #16
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	4611      	mov	r1, r2
 800452e:	4618      	mov	r0, r3
 8004530:	f000 ff26 	bl	8005380 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004534:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004536:	f000 fa31 	bl	800499c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800453a:	f000 fd5d 	bl	8004ff8 <xTaskResumeAll>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	f47f af7c 	bne.w	800443e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004546:	4b0c      	ldr	r3, [pc, #48]	@ (8004578 <xQueueGenericSend+0x200>)
 8004548:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800454c:	601a      	str	r2, [r3, #0]
 800454e:	f3bf 8f4f 	dsb	sy
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	e772      	b.n	800443e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004558:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800455a:	f000 fa1f 	bl	800499c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800455e:	f000 fd4b 	bl	8004ff8 <xTaskResumeAll>
 8004562:	e76c      	b.n	800443e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004564:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004566:	f000 fa19 	bl	800499c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800456a:	f000 fd45 	bl	8004ff8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800456e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004570:	4618      	mov	r0, r3
 8004572:	3738      	adds	r7, #56	@ 0x38
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	e000ed04 	.word	0xe000ed04

0800457c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b090      	sub	sp, #64	@ 0x40
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]
 8004588:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800458e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10b      	bne.n	80045ac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004598:	f383 8811 	msr	BASEPRI, r3
 800459c:	f3bf 8f6f 	isb	sy
 80045a0:	f3bf 8f4f 	dsb	sy
 80045a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80045a6:	bf00      	nop
 80045a8:	bf00      	nop
 80045aa:	e7fd      	b.n	80045a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d103      	bne.n	80045ba <xQueueGenericSendFromISR+0x3e>
 80045b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <xQueueGenericSendFromISR+0x42>
 80045ba:	2301      	movs	r3, #1
 80045bc:	e000      	b.n	80045c0 <xQueueGenericSendFromISR+0x44>
 80045be:	2300      	movs	r3, #0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10b      	bne.n	80045dc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80045c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c8:	f383 8811 	msr	BASEPRI, r3
 80045cc:	f3bf 8f6f 	isb	sy
 80045d0:	f3bf 8f4f 	dsb	sy
 80045d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80045d6:	bf00      	nop
 80045d8:	bf00      	nop
 80045da:	e7fd      	b.n	80045d8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d103      	bne.n	80045ea <xQueueGenericSendFromISR+0x6e>
 80045e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d101      	bne.n	80045ee <xQueueGenericSendFromISR+0x72>
 80045ea:	2301      	movs	r3, #1
 80045ec:	e000      	b.n	80045f0 <xQueueGenericSendFromISR+0x74>
 80045ee:	2300      	movs	r3, #0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10b      	bne.n	800460c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80045f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f8:	f383 8811 	msr	BASEPRI, r3
 80045fc:	f3bf 8f6f 	isb	sy
 8004600:	f3bf 8f4f 	dsb	sy
 8004604:	623b      	str	r3, [r7, #32]
}
 8004606:	bf00      	nop
 8004608:	bf00      	nop
 800460a:	e7fd      	b.n	8004608 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800460c:	f001 feb8 	bl	8006380 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004610:	f3ef 8211 	mrs	r2, BASEPRI
 8004614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004618:	f383 8811 	msr	BASEPRI, r3
 800461c:	f3bf 8f6f 	isb	sy
 8004620:	f3bf 8f4f 	dsb	sy
 8004624:	61fa      	str	r2, [r7, #28]
 8004626:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004628:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800462a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800462c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800462e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004634:	429a      	cmp	r2, r3
 8004636:	d302      	bcc.n	800463e <xQueueGenericSendFromISR+0xc2>
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d12f      	bne.n	800469e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800463e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004640:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004644:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800464a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	68b9      	ldr	r1, [r7, #8]
 8004652:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004654:	f000 f912 	bl	800487c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004658:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800465c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004660:	d112      	bne.n	8004688 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004666:	2b00      	cmp	r3, #0
 8004668:	d016      	beq.n	8004698 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800466a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800466c:	3324      	adds	r3, #36	@ 0x24
 800466e:	4618      	mov	r0, r3
 8004670:	f000 fed8 	bl	8005424 <xTaskRemoveFromEventList>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00e      	beq.n	8004698 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00b      	beq.n	8004698 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	601a      	str	r2, [r3, #0]
 8004686:	e007      	b.n	8004698 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004688:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800468c:	3301      	adds	r3, #1
 800468e:	b2db      	uxtb	r3, r3
 8004690:	b25a      	sxtb	r2, r3
 8004692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004694:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004698:	2301      	movs	r3, #1
 800469a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800469c:	e001      	b.n	80046a2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800469e:	2300      	movs	r3, #0
 80046a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046a4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80046ac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80046ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3740      	adds	r7, #64	@ 0x40
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b08c      	sub	sp, #48	@ 0x30
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80046c4:	2300      	movs	r3, #0
 80046c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80046cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10b      	bne.n	80046ea <xQueueReceive+0x32>
	__asm volatile
 80046d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d6:	f383 8811 	msr	BASEPRI, r3
 80046da:	f3bf 8f6f 	isb	sy
 80046de:	f3bf 8f4f 	dsb	sy
 80046e2:	623b      	str	r3, [r7, #32]
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop
 80046e8:	e7fd      	b.n	80046e6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d103      	bne.n	80046f8 <xQueueReceive+0x40>
 80046f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d101      	bne.n	80046fc <xQueueReceive+0x44>
 80046f8:	2301      	movs	r3, #1
 80046fa:	e000      	b.n	80046fe <xQueueReceive+0x46>
 80046fc:	2300      	movs	r3, #0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10b      	bne.n	800471a <xQueueReceive+0x62>
	__asm volatile
 8004702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004706:	f383 8811 	msr	BASEPRI, r3
 800470a:	f3bf 8f6f 	isb	sy
 800470e:	f3bf 8f4f 	dsb	sy
 8004712:	61fb      	str	r3, [r7, #28]
}
 8004714:	bf00      	nop
 8004716:	bf00      	nop
 8004718:	e7fd      	b.n	8004716 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800471a:	f001 f843 	bl	80057a4 <xTaskGetSchedulerState>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d102      	bne.n	800472a <xQueueReceive+0x72>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <xQueueReceive+0x76>
 800472a:	2301      	movs	r3, #1
 800472c:	e000      	b.n	8004730 <xQueueReceive+0x78>
 800472e:	2300      	movs	r3, #0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10b      	bne.n	800474c <xQueueReceive+0x94>
	__asm volatile
 8004734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004738:	f383 8811 	msr	BASEPRI, r3
 800473c:	f3bf 8f6f 	isb	sy
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	61bb      	str	r3, [r7, #24]
}
 8004746:	bf00      	nop
 8004748:	bf00      	nop
 800474a:	e7fd      	b.n	8004748 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800474c:	f001 fd56 	bl	80061fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004754:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004758:	2b00      	cmp	r3, #0
 800475a:	d01f      	beq.n	800479c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800475c:	68b9      	ldr	r1, [r7, #8]
 800475e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004760:	f000 f8f6 	bl	8004950 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004766:	1e5a      	subs	r2, r3, #1
 8004768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800476c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00f      	beq.n	8004794 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004776:	3310      	adds	r3, #16
 8004778:	4618      	mov	r0, r3
 800477a:	f000 fe53 	bl	8005424 <xTaskRemoveFromEventList>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d007      	beq.n	8004794 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004784:	4b3c      	ldr	r3, [pc, #240]	@ (8004878 <xQueueReceive+0x1c0>)
 8004786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	f3bf 8f4f 	dsb	sy
 8004790:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004794:	f001 fd62 	bl	800625c <vPortExitCritical>
				return pdPASS;
 8004798:	2301      	movs	r3, #1
 800479a:	e069      	b.n	8004870 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d103      	bne.n	80047aa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047a2:	f001 fd5b 	bl	800625c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80047a6:	2300      	movs	r3, #0
 80047a8:	e062      	b.n	8004870 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80047aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d106      	bne.n	80047be <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80047b0:	f107 0310 	add.w	r3, r7, #16
 80047b4:	4618      	mov	r0, r3
 80047b6:	f000 fe99 	bl	80054ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80047ba:	2301      	movs	r3, #1
 80047bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80047be:	f001 fd4d 	bl	800625c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80047c2:	f000 fc0b 	bl	8004fdc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80047c6:	f001 fd19 	bl	80061fc <vPortEnterCritical>
 80047ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047d0:	b25b      	sxtb	r3, r3
 80047d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d6:	d103      	bne.n	80047e0 <xQueueReceive+0x128>
 80047d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047e6:	b25b      	sxtb	r3, r3
 80047e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ec:	d103      	bne.n	80047f6 <xQueueReceive+0x13e>
 80047ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047f6:	f001 fd31 	bl	800625c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047fa:	1d3a      	adds	r2, r7, #4
 80047fc:	f107 0310 	add.w	r3, r7, #16
 8004800:	4611      	mov	r1, r2
 8004802:	4618      	mov	r0, r3
 8004804:	f000 fe88 	bl	8005518 <xTaskCheckForTimeOut>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d123      	bne.n	8004856 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800480e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004810:	f000 f916 	bl	8004a40 <prvIsQueueEmpty>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d017      	beq.n	800484a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800481a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481c:	3324      	adds	r3, #36	@ 0x24
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	4611      	mov	r1, r2
 8004822:	4618      	mov	r0, r3
 8004824:	f000 fdac 	bl	8005380 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800482a:	f000 f8b7 	bl	800499c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800482e:	f000 fbe3 	bl	8004ff8 <xTaskResumeAll>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d189      	bne.n	800474c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004838:	4b0f      	ldr	r3, [pc, #60]	@ (8004878 <xQueueReceive+0x1c0>)
 800483a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800483e:	601a      	str	r2, [r3, #0]
 8004840:	f3bf 8f4f 	dsb	sy
 8004844:	f3bf 8f6f 	isb	sy
 8004848:	e780      	b.n	800474c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800484a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800484c:	f000 f8a6 	bl	800499c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004850:	f000 fbd2 	bl	8004ff8 <xTaskResumeAll>
 8004854:	e77a      	b.n	800474c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004858:	f000 f8a0 	bl	800499c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800485c:	f000 fbcc 	bl	8004ff8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004860:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004862:	f000 f8ed 	bl	8004a40 <prvIsQueueEmpty>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	f43f af6f 	beq.w	800474c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800486e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004870:	4618      	mov	r0, r3
 8004872:	3730      	adds	r7, #48	@ 0x30
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	e000ed04 	.word	0xe000ed04

0800487c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004888:	2300      	movs	r3, #0
 800488a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004890:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10d      	bne.n	80048b6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d14d      	bne.n	800493e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 ff9a 	bl	80057e0 <xTaskPriorityDisinherit>
 80048ac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	609a      	str	r2, [r3, #8]
 80048b4:	e043      	b.n	800493e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d119      	bne.n	80048f0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6858      	ldr	r0, [r3, #4]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c4:	461a      	mov	r2, r3
 80048c6:	68b9      	ldr	r1, [r7, #8]
 80048c8:	f001 ffcc 	bl	8006864 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d4:	441a      	add	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d32b      	bcc.n	800493e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	605a      	str	r2, [r3, #4]
 80048ee:	e026      	b.n	800493e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	68d8      	ldr	r0, [r3, #12]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f8:	461a      	mov	r2, r3
 80048fa:	68b9      	ldr	r1, [r7, #8]
 80048fc:	f001 ffb2 	bl	8006864 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	68da      	ldr	r2, [r3, #12]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004908:	425b      	negs	r3, r3
 800490a:	441a      	add	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	68da      	ldr	r2, [r3, #12]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	429a      	cmp	r2, r3
 800491a:	d207      	bcs.n	800492c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004924:	425b      	negs	r3, r3
 8004926:	441a      	add	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d105      	bne.n	800493e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d002      	beq.n	800493e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	3b01      	subs	r3, #1
 800493c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1c5a      	adds	r2, r3, #1
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004946:	697b      	ldr	r3, [r7, #20]
}
 8004948:	4618      	mov	r0, r3
 800494a:	3718      	adds	r7, #24
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	2b00      	cmp	r3, #0
 8004960:	d018      	beq.n	8004994 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68da      	ldr	r2, [r3, #12]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496a:	441a      	add	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	429a      	cmp	r2, r3
 800497a:	d303      	bcc.n	8004984 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68d9      	ldr	r1, [r3, #12]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498c:	461a      	mov	r2, r3
 800498e:	6838      	ldr	r0, [r7, #0]
 8004990:	f001 ff68 	bl	8006864 <memcpy>
	}
}
 8004994:	bf00      	nop
 8004996:	3708      	adds	r7, #8
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80049a4:	f001 fc2a 	bl	80061fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049ae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80049b0:	e011      	b.n	80049d6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d012      	beq.n	80049e0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	3324      	adds	r3, #36	@ 0x24
 80049be:	4618      	mov	r0, r3
 80049c0:	f000 fd30 	bl	8005424 <xTaskRemoveFromEventList>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80049ca:	f000 fe09 	bl	80055e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80049ce:	7bfb      	ldrb	r3, [r7, #15]
 80049d0:	3b01      	subs	r3, #1
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80049d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	dce9      	bgt.n	80049b2 <prvUnlockQueue+0x16>
 80049de:	e000      	b.n	80049e2 <prvUnlockQueue+0x46>
					break;
 80049e0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	22ff      	movs	r2, #255	@ 0xff
 80049e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80049ea:	f001 fc37 	bl	800625c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80049ee:	f001 fc05 	bl	80061fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049f8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049fa:	e011      	b.n	8004a20 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d012      	beq.n	8004a2a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3310      	adds	r3, #16
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f000 fd0b 	bl	8005424 <xTaskRemoveFromEventList>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004a14:	f000 fde4 	bl	80055e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004a18:	7bbb      	ldrb	r3, [r7, #14]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	dce9      	bgt.n	80049fc <prvUnlockQueue+0x60>
 8004a28:	e000      	b.n	8004a2c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004a2a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	22ff      	movs	r2, #255	@ 0xff
 8004a30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004a34:	f001 fc12 	bl	800625c <vPortExitCritical>
}
 8004a38:	bf00      	nop
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a48:	f001 fbd8 	bl	80061fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d102      	bne.n	8004a5a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004a54:	2301      	movs	r3, #1
 8004a56:	60fb      	str	r3, [r7, #12]
 8004a58:	e001      	b.n	8004a5e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a5e:	f001 fbfd 	bl	800625c <vPortExitCritical>

	return xReturn;
 8004a62:	68fb      	ldr	r3, [r7, #12]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a74:	f001 fbc2 	bl	80061fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d102      	bne.n	8004a8a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004a84:	2301      	movs	r3, #1
 8004a86:	60fb      	str	r3, [r7, #12]
 8004a88:	e001      	b.n	8004a8e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a8e:	f001 fbe5 	bl	800625c <vPortExitCritical>

	return xReturn;
 8004a92:	68fb      	ldr	r3, [r7, #12]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b085      	sub	sp, #20
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	60fb      	str	r3, [r7, #12]
 8004aaa:	e014      	b.n	8004ad6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004aac:	4a0e      	ldr	r2, [pc, #56]	@ (8004ae8 <vQueueAddToRegistry+0x4c>)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10b      	bne.n	8004ad0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004ab8:	490b      	ldr	r1, [pc, #44]	@ (8004ae8 <vQueueAddToRegistry+0x4c>)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004ac2:	4a09      	ldr	r2, [pc, #36]	@ (8004ae8 <vQueueAddToRegistry+0x4c>)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	00db      	lsls	r3, r3, #3
 8004ac8:	4413      	add	r3, r2
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004ace:	e006      	b.n	8004ade <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	60fb      	str	r3, [r7, #12]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2b07      	cmp	r3, #7
 8004ada:	d9e7      	bls.n	8004aac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004adc:	bf00      	nop
 8004ade:	bf00      	nop
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bc80      	pop	{r7}
 8004ae6:	4770      	bx	lr
 8004ae8:	20000950 	.word	0x20000950

08004aec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004afc:	f001 fb7e 	bl	80061fc <vPortEnterCritical>
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b06:	b25b      	sxtb	r3, r3
 8004b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0c:	d103      	bne.n	8004b16 <vQueueWaitForMessageRestricted+0x2a>
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b1c:	b25b      	sxtb	r3, r3
 8004b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b22:	d103      	bne.n	8004b2c <vQueueWaitForMessageRestricted+0x40>
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b2c:	f001 fb96 	bl	800625c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d106      	bne.n	8004b46 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	3324      	adds	r3, #36	@ 0x24
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	68b9      	ldr	r1, [r7, #8]
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 fc43 	bl	80053cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004b46:	6978      	ldr	r0, [r7, #20]
 8004b48:	f7ff ff28 	bl	800499c <prvUnlockQueue>
	}
 8004b4c:	bf00      	nop
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08e      	sub	sp, #56	@ 0x38
 8004b58:	af04      	add	r7, sp, #16
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]
 8004b60:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10b      	bne.n	8004b80 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b6c:	f383 8811 	msr	BASEPRI, r3
 8004b70:	f3bf 8f6f 	isb	sy
 8004b74:	f3bf 8f4f 	dsb	sy
 8004b78:	623b      	str	r3, [r7, #32]
}
 8004b7a:	bf00      	nop
 8004b7c:	bf00      	nop
 8004b7e:	e7fd      	b.n	8004b7c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10b      	bne.n	8004b9e <xTaskCreateStatic+0x4a>
	__asm volatile
 8004b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8a:	f383 8811 	msr	BASEPRI, r3
 8004b8e:	f3bf 8f6f 	isb	sy
 8004b92:	f3bf 8f4f 	dsb	sy
 8004b96:	61fb      	str	r3, [r7, #28]
}
 8004b98:	bf00      	nop
 8004b9a:	bf00      	nop
 8004b9c:	e7fd      	b.n	8004b9a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004b9e:	235c      	movs	r3, #92	@ 0x5c
 8004ba0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	2b5c      	cmp	r3, #92	@ 0x5c
 8004ba6:	d00b      	beq.n	8004bc0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bac:	f383 8811 	msr	BASEPRI, r3
 8004bb0:	f3bf 8f6f 	isb	sy
 8004bb4:	f3bf 8f4f 	dsb	sy
 8004bb8:	61bb      	str	r3, [r7, #24]
}
 8004bba:	bf00      	nop
 8004bbc:	bf00      	nop
 8004bbe:	e7fd      	b.n	8004bbc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004bc0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d01e      	beq.n	8004c06 <xTaskCreateStatic+0xb2>
 8004bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d01b      	beq.n	8004c06 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004bd6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004be0:	2300      	movs	r3, #0
 8004be2:	9303      	str	r3, [sp, #12]
 8004be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be6:	9302      	str	r3, [sp, #8]
 8004be8:	f107 0314 	add.w	r3, r7, #20
 8004bec:	9301      	str	r3, [sp, #4]
 8004bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	68b9      	ldr	r1, [r7, #8]
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f000 f850 	bl	8004c9e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004bfe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004c00:	f000 f8de 	bl	8004dc0 <prvAddNewTaskToReadyList>
 8004c04:	e001      	b.n	8004c0a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004c06:	2300      	movs	r3, #0
 8004c08:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004c0a:	697b      	ldr	r3, [r7, #20]
	}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3728      	adds	r7, #40	@ 0x28
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b08c      	sub	sp, #48	@ 0x30
 8004c18:	af04      	add	r7, sp, #16
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	603b      	str	r3, [r7, #0]
 8004c20:	4613      	mov	r3, r2
 8004c22:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004c24:	88fb      	ldrh	r3, [r7, #6]
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f001 fbe9 	bl	8006400 <pvPortMalloc>
 8004c2e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00e      	beq.n	8004c54 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c36:	205c      	movs	r0, #92	@ 0x5c
 8004c38:	f001 fbe2 	bl	8006400 <pvPortMalloc>
 8004c3c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d003      	beq.n	8004c4c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c4a:	e005      	b.n	8004c58 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c4c:	6978      	ldr	r0, [r7, #20]
 8004c4e:	f001 fca5 	bl	800659c <vPortFree>
 8004c52:	e001      	b.n	8004c58 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d017      	beq.n	8004c8e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c66:	88fa      	ldrh	r2, [r7, #6]
 8004c68:	2300      	movs	r3, #0
 8004c6a:	9303      	str	r3, [sp, #12]
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	9302      	str	r3, [sp, #8]
 8004c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c72:	9301      	str	r3, [sp, #4]
 8004c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c76:	9300      	str	r3, [sp, #0]
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	68b9      	ldr	r1, [r7, #8]
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 f80e 	bl	8004c9e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c82:	69f8      	ldr	r0, [r7, #28]
 8004c84:	f000 f89c 	bl	8004dc0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	61bb      	str	r3, [r7, #24]
 8004c8c:	e002      	b.n	8004c94 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c92:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004c94:	69bb      	ldr	r3, [r7, #24]
	}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3720      	adds	r7, #32
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}

08004c9e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c9e:	b580      	push	{r7, lr}
 8004ca0:	b088      	sub	sp, #32
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	60f8      	str	r0, [r7, #12]
 8004ca6:	60b9      	str	r1, [r7, #8]
 8004ca8:	607a      	str	r2, [r7, #4]
 8004caa:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cae:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	21a5      	movs	r1, #165	@ 0xa5
 8004cb8:	f001 fda8 	bl	800680c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4413      	add	r3, r2
 8004ccc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	f023 0307 	bic.w	r3, r3, #7
 8004cd4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	f003 0307 	and.w	r3, r3, #7
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d00b      	beq.n	8004cf8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	617b      	str	r3, [r7, #20]
}
 8004cf2:	bf00      	nop
 8004cf4:	bf00      	nop
 8004cf6:	e7fd      	b.n	8004cf4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d01f      	beq.n	8004d3e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cfe:	2300      	movs	r3, #0
 8004d00:	61fb      	str	r3, [r7, #28]
 8004d02:	e012      	b.n	8004d2a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004d04:	68ba      	ldr	r2, [r7, #8]
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	4413      	add	r3, r2
 8004d0a:	7819      	ldrb	r1, [r3, #0]
 8004d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	4413      	add	r3, r2
 8004d12:	3334      	adds	r3, #52	@ 0x34
 8004d14:	460a      	mov	r2, r1
 8004d16:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d006      	beq.n	8004d32 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	3301      	adds	r3, #1
 8004d28:	61fb      	str	r3, [r7, #28]
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	2b0f      	cmp	r3, #15
 8004d2e:	d9e9      	bls.n	8004d04 <prvInitialiseNewTask+0x66>
 8004d30:	e000      	b.n	8004d34 <prvInitialiseNewTask+0x96>
			{
				break;
 8004d32:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d3c:	e003      	b.n	8004d46 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d48:	2b37      	cmp	r3, #55	@ 0x37
 8004d4a:	d901      	bls.n	8004d50 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d4c:	2337      	movs	r3, #55	@ 0x37
 8004d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d54:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d5a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d5e:	2200      	movs	r2, #0
 8004d60:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d64:	3304      	adds	r3, #4
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff f96b 	bl	8004042 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6e:	3318      	adds	r3, #24
 8004d70:	4618      	mov	r0, r3
 8004d72:	f7ff f966 	bl	8004042 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d7a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d84:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d8a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d8e:	2200      	movs	r2, #0
 8004d90:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d9a:	683a      	ldr	r2, [r7, #0]
 8004d9c:	68f9      	ldr	r1, [r7, #12]
 8004d9e:	69b8      	ldr	r0, [r7, #24]
 8004da0:	f001 f93a 	bl	8006018 <pxPortInitialiseStack>
 8004da4:	4602      	mov	r2, r0
 8004da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d002      	beq.n	8004db6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004db2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004db4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004db6:	bf00      	nop
 8004db8:	3720      	adds	r7, #32
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
	...

08004dc0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004dc8:	f001 fa18 	bl	80061fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004dcc:	4b2d      	ldr	r3, [pc, #180]	@ (8004e84 <prvAddNewTaskToReadyList+0xc4>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	4a2c      	ldr	r2, [pc, #176]	@ (8004e84 <prvAddNewTaskToReadyList+0xc4>)
 8004dd4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8004e88 <prvAddNewTaskToReadyList+0xc8>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d109      	bne.n	8004df2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004dde:	4a2a      	ldr	r2, [pc, #168]	@ (8004e88 <prvAddNewTaskToReadyList+0xc8>)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004de4:	4b27      	ldr	r3, [pc, #156]	@ (8004e84 <prvAddNewTaskToReadyList+0xc4>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d110      	bne.n	8004e0e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004dec:	f000 fc1c 	bl	8005628 <prvInitialiseTaskLists>
 8004df0:	e00d      	b.n	8004e0e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004df2:	4b26      	ldr	r3, [pc, #152]	@ (8004e8c <prvAddNewTaskToReadyList+0xcc>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d109      	bne.n	8004e0e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004dfa:	4b23      	ldr	r3, [pc, #140]	@ (8004e88 <prvAddNewTaskToReadyList+0xc8>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d802      	bhi.n	8004e0e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004e08:	4a1f      	ldr	r2, [pc, #124]	@ (8004e88 <prvAddNewTaskToReadyList+0xc8>)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004e0e:	4b20      	ldr	r3, [pc, #128]	@ (8004e90 <prvAddNewTaskToReadyList+0xd0>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	3301      	adds	r3, #1
 8004e14:	4a1e      	ldr	r2, [pc, #120]	@ (8004e90 <prvAddNewTaskToReadyList+0xd0>)
 8004e16:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004e18:	4b1d      	ldr	r3, [pc, #116]	@ (8004e90 <prvAddNewTaskToReadyList+0xd0>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e24:	4b1b      	ldr	r3, [pc, #108]	@ (8004e94 <prvAddNewTaskToReadyList+0xd4>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d903      	bls.n	8004e34 <prvAddNewTaskToReadyList+0x74>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e30:	4a18      	ldr	r2, [pc, #96]	@ (8004e94 <prvAddNewTaskToReadyList+0xd4>)
 8004e32:	6013      	str	r3, [r2, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e38:	4613      	mov	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	4413      	add	r3, r2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4a15      	ldr	r2, [pc, #84]	@ (8004e98 <prvAddNewTaskToReadyList+0xd8>)
 8004e42:	441a      	add	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	3304      	adds	r3, #4
 8004e48:	4619      	mov	r1, r3
 8004e4a:	4610      	mov	r0, r2
 8004e4c:	f7ff f905 	bl	800405a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004e50:	f001 fa04 	bl	800625c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004e54:	4b0d      	ldr	r3, [pc, #52]	@ (8004e8c <prvAddNewTaskToReadyList+0xcc>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00e      	beq.n	8004e7a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e88 <prvAddNewTaskToReadyList+0xc8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d207      	bcs.n	8004e7a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8004e9c <prvAddNewTaskToReadyList+0xdc>)
 8004e6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e70:	601a      	str	r2, [r3, #0]
 8004e72:	f3bf 8f4f 	dsb	sy
 8004e76:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e7a:	bf00      	nop
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20000e64 	.word	0x20000e64
 8004e88:	20000990 	.word	0x20000990
 8004e8c:	20000e70 	.word	0x20000e70
 8004e90:	20000e80 	.word	0x20000e80
 8004e94:	20000e6c 	.word	0x20000e6c
 8004e98:	20000994 	.word	0x20000994
 8004e9c:	e000ed04 	.word	0xe000ed04

08004ea0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d018      	beq.n	8004ee4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004eb2:	4b14      	ldr	r3, [pc, #80]	@ (8004f04 <vTaskDelay+0x64>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00b      	beq.n	8004ed2 <vTaskDelay+0x32>
	__asm volatile
 8004eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ebe:	f383 8811 	msr	BASEPRI, r3
 8004ec2:	f3bf 8f6f 	isb	sy
 8004ec6:	f3bf 8f4f 	dsb	sy
 8004eca:	60bb      	str	r3, [r7, #8]
}
 8004ecc:	bf00      	nop
 8004ece:	bf00      	nop
 8004ed0:	e7fd      	b.n	8004ece <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004ed2:	f000 f883 	bl	8004fdc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 fcf1 	bl	80058c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004ede:	f000 f88b 	bl	8004ff8 <xTaskResumeAll>
 8004ee2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d107      	bne.n	8004efa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004eea:	4b07      	ldr	r3, [pc, #28]	@ (8004f08 <vTaskDelay+0x68>)
 8004eec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ef0:	601a      	str	r2, [r3, #0]
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004efa:	bf00      	nop
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	20000e8c 	.word	0x20000e8c
 8004f08:	e000ed04 	.word	0xe000ed04

08004f0c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b08a      	sub	sp, #40	@ 0x28
 8004f10:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004f12:	2300      	movs	r3, #0
 8004f14:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004f16:	2300      	movs	r3, #0
 8004f18:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004f1a:	463a      	mov	r2, r7
 8004f1c:	1d39      	adds	r1, r7, #4
 8004f1e:	f107 0308 	add.w	r3, r7, #8
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7ff f83c 	bl	8003fa0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004f28:	6839      	ldr	r1, [r7, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	9202      	str	r2, [sp, #8]
 8004f30:	9301      	str	r3, [sp, #4]
 8004f32:	2300      	movs	r3, #0
 8004f34:	9300      	str	r3, [sp, #0]
 8004f36:	2300      	movs	r3, #0
 8004f38:	460a      	mov	r2, r1
 8004f3a:	4922      	ldr	r1, [pc, #136]	@ (8004fc4 <vTaskStartScheduler+0xb8>)
 8004f3c:	4822      	ldr	r0, [pc, #136]	@ (8004fc8 <vTaskStartScheduler+0xbc>)
 8004f3e:	f7ff fe09 	bl	8004b54 <xTaskCreateStatic>
 8004f42:	4603      	mov	r3, r0
 8004f44:	4a21      	ldr	r2, [pc, #132]	@ (8004fcc <vTaskStartScheduler+0xc0>)
 8004f46:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004f48:	4b20      	ldr	r3, [pc, #128]	@ (8004fcc <vTaskStartScheduler+0xc0>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d002      	beq.n	8004f56 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004f50:	2301      	movs	r3, #1
 8004f52:	617b      	str	r3, [r7, #20]
 8004f54:	e001      	b.n	8004f5a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004f56:	2300      	movs	r3, #0
 8004f58:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d102      	bne.n	8004f66 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004f60:	f000 fd02 	bl	8005968 <xTimerCreateTimerTask>
 8004f64:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d116      	bne.n	8004f9a <vTaskStartScheduler+0x8e>
	__asm volatile
 8004f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f70:	f383 8811 	msr	BASEPRI, r3
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	613b      	str	r3, [r7, #16]
}
 8004f7e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004f80:	4b13      	ldr	r3, [pc, #76]	@ (8004fd0 <vTaskStartScheduler+0xc4>)
 8004f82:	f04f 32ff 	mov.w	r2, #4294967295
 8004f86:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004f88:	4b12      	ldr	r3, [pc, #72]	@ (8004fd4 <vTaskStartScheduler+0xc8>)
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004f8e:	4b12      	ldr	r3, [pc, #72]	@ (8004fd8 <vTaskStartScheduler+0xcc>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004f94:	f001 f8c0 	bl	8006118 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004f98:	e00f      	b.n	8004fba <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa0:	d10b      	bne.n	8004fba <vTaskStartScheduler+0xae>
	__asm volatile
 8004fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa6:	f383 8811 	msr	BASEPRI, r3
 8004faa:	f3bf 8f6f 	isb	sy
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	60fb      	str	r3, [r7, #12]
}
 8004fb4:	bf00      	nop
 8004fb6:	bf00      	nop
 8004fb8:	e7fd      	b.n	8004fb6 <vTaskStartScheduler+0xaa>
}
 8004fba:	bf00      	nop
 8004fbc:	3718      	adds	r7, #24
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	080068b4 	.word	0x080068b4
 8004fc8:	080055f9 	.word	0x080055f9
 8004fcc:	20000e88 	.word	0x20000e88
 8004fd0:	20000e84 	.word	0x20000e84
 8004fd4:	20000e70 	.word	0x20000e70
 8004fd8:	20000e68 	.word	0x20000e68

08004fdc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004fe0:	4b04      	ldr	r3, [pc, #16]	@ (8004ff4 <vTaskSuspendAll+0x18>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	3301      	adds	r3, #1
 8004fe6:	4a03      	ldr	r2, [pc, #12]	@ (8004ff4 <vTaskSuspendAll+0x18>)
 8004fe8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004fea:	bf00      	nop
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bc80      	pop	{r7}
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	20000e8c 	.word	0x20000e8c

08004ff8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004ffe:	2300      	movs	r3, #0
 8005000:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005002:	2300      	movs	r3, #0
 8005004:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005006:	4b42      	ldr	r3, [pc, #264]	@ (8005110 <xTaskResumeAll+0x118>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10b      	bne.n	8005026 <xTaskResumeAll+0x2e>
	__asm volatile
 800500e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	603b      	str	r3, [r7, #0]
}
 8005020:	bf00      	nop
 8005022:	bf00      	nop
 8005024:	e7fd      	b.n	8005022 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005026:	f001 f8e9 	bl	80061fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800502a:	4b39      	ldr	r3, [pc, #228]	@ (8005110 <xTaskResumeAll+0x118>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	3b01      	subs	r3, #1
 8005030:	4a37      	ldr	r2, [pc, #220]	@ (8005110 <xTaskResumeAll+0x118>)
 8005032:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005034:	4b36      	ldr	r3, [pc, #216]	@ (8005110 <xTaskResumeAll+0x118>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d162      	bne.n	8005102 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800503c:	4b35      	ldr	r3, [pc, #212]	@ (8005114 <xTaskResumeAll+0x11c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d05e      	beq.n	8005102 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005044:	e02f      	b.n	80050a6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005046:	4b34      	ldr	r3, [pc, #208]	@ (8005118 <xTaskResumeAll+0x120>)
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3318      	adds	r3, #24
 8005052:	4618      	mov	r0, r3
 8005054:	f7ff f85c 	bl	8004110 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	3304      	adds	r3, #4
 800505c:	4618      	mov	r0, r3
 800505e:	f7ff f857 	bl	8004110 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005066:	4b2d      	ldr	r3, [pc, #180]	@ (800511c <xTaskResumeAll+0x124>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	429a      	cmp	r2, r3
 800506c:	d903      	bls.n	8005076 <xTaskResumeAll+0x7e>
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005072:	4a2a      	ldr	r2, [pc, #168]	@ (800511c <xTaskResumeAll+0x124>)
 8005074:	6013      	str	r3, [r2, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800507a:	4613      	mov	r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	4413      	add	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4a27      	ldr	r2, [pc, #156]	@ (8005120 <xTaskResumeAll+0x128>)
 8005084:	441a      	add	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	3304      	adds	r3, #4
 800508a:	4619      	mov	r1, r3
 800508c:	4610      	mov	r0, r2
 800508e:	f7fe ffe4 	bl	800405a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005096:	4b23      	ldr	r3, [pc, #140]	@ (8005124 <xTaskResumeAll+0x12c>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509c:	429a      	cmp	r2, r3
 800509e:	d302      	bcc.n	80050a6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80050a0:	4b21      	ldr	r3, [pc, #132]	@ (8005128 <xTaskResumeAll+0x130>)
 80050a2:	2201      	movs	r2, #1
 80050a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050a6:	4b1c      	ldr	r3, [pc, #112]	@ (8005118 <xTaskResumeAll+0x120>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1cb      	bne.n	8005046 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d001      	beq.n	80050b8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80050b4:	f000 fb56 	bl	8005764 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80050b8:	4b1c      	ldr	r3, [pc, #112]	@ (800512c <xTaskResumeAll+0x134>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d010      	beq.n	80050e6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80050c4:	f000 f844 	bl	8005150 <xTaskIncrementTick>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80050ce:	4b16      	ldr	r3, [pc, #88]	@ (8005128 <xTaskResumeAll+0x130>)
 80050d0:	2201      	movs	r2, #1
 80050d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	3b01      	subs	r3, #1
 80050d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d1f1      	bne.n	80050c4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80050e0:	4b12      	ldr	r3, [pc, #72]	@ (800512c <xTaskResumeAll+0x134>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80050e6:	4b10      	ldr	r3, [pc, #64]	@ (8005128 <xTaskResumeAll+0x130>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d009      	beq.n	8005102 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80050ee:	2301      	movs	r3, #1
 80050f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80050f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005130 <xTaskResumeAll+0x138>)
 80050f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050f8:	601a      	str	r2, [r3, #0]
 80050fa:	f3bf 8f4f 	dsb	sy
 80050fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005102:	f001 f8ab 	bl	800625c <vPortExitCritical>

	return xAlreadyYielded;
 8005106:	68bb      	ldr	r3, [r7, #8]
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	20000e8c 	.word	0x20000e8c
 8005114:	20000e64 	.word	0x20000e64
 8005118:	20000e24 	.word	0x20000e24
 800511c:	20000e6c 	.word	0x20000e6c
 8005120:	20000994 	.word	0x20000994
 8005124:	20000990 	.word	0x20000990
 8005128:	20000e78 	.word	0x20000e78
 800512c:	20000e74 	.word	0x20000e74
 8005130:	e000ed04 	.word	0xe000ed04

08005134 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800513a:	4b04      	ldr	r3, [pc, #16]	@ (800514c <xTaskGetTickCount+0x18>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005140:	687b      	ldr	r3, [r7, #4]
}
 8005142:	4618      	mov	r0, r3
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	bc80      	pop	{r7}
 800514a:	4770      	bx	lr
 800514c:	20000e68 	.word	0x20000e68

08005150 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005156:	2300      	movs	r3, #0
 8005158:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800515a:	4b4f      	ldr	r3, [pc, #316]	@ (8005298 <xTaskIncrementTick+0x148>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	f040 8090 	bne.w	8005284 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005164:	4b4d      	ldr	r3, [pc, #308]	@ (800529c <xTaskIncrementTick+0x14c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	3301      	adds	r3, #1
 800516a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800516c:	4a4b      	ldr	r2, [pc, #300]	@ (800529c <xTaskIncrementTick+0x14c>)
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d121      	bne.n	80051bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005178:	4b49      	ldr	r3, [pc, #292]	@ (80052a0 <xTaskIncrementTick+0x150>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00b      	beq.n	800519a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005186:	f383 8811 	msr	BASEPRI, r3
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	603b      	str	r3, [r7, #0]
}
 8005194:	bf00      	nop
 8005196:	bf00      	nop
 8005198:	e7fd      	b.n	8005196 <xTaskIncrementTick+0x46>
 800519a:	4b41      	ldr	r3, [pc, #260]	@ (80052a0 <xTaskIncrementTick+0x150>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	4b40      	ldr	r3, [pc, #256]	@ (80052a4 <xTaskIncrementTick+0x154>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a3e      	ldr	r2, [pc, #248]	@ (80052a0 <xTaskIncrementTick+0x150>)
 80051a6:	6013      	str	r3, [r2, #0]
 80051a8:	4a3e      	ldr	r2, [pc, #248]	@ (80052a4 <xTaskIncrementTick+0x154>)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6013      	str	r3, [r2, #0]
 80051ae:	4b3e      	ldr	r3, [pc, #248]	@ (80052a8 <xTaskIncrementTick+0x158>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	3301      	adds	r3, #1
 80051b4:	4a3c      	ldr	r2, [pc, #240]	@ (80052a8 <xTaskIncrementTick+0x158>)
 80051b6:	6013      	str	r3, [r2, #0]
 80051b8:	f000 fad4 	bl	8005764 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051bc:	4b3b      	ldr	r3, [pc, #236]	@ (80052ac <xTaskIncrementTick+0x15c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d349      	bcc.n	800525a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051c6:	4b36      	ldr	r3, [pc, #216]	@ (80052a0 <xTaskIncrementTick+0x150>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d104      	bne.n	80051da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051d0:	4b36      	ldr	r3, [pc, #216]	@ (80052ac <xTaskIncrementTick+0x15c>)
 80051d2:	f04f 32ff 	mov.w	r2, #4294967295
 80051d6:	601a      	str	r2, [r3, #0]
					break;
 80051d8:	e03f      	b.n	800525a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051da:	4b31      	ldr	r3, [pc, #196]	@ (80052a0 <xTaskIncrementTick+0x150>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d203      	bcs.n	80051fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80051f2:	4a2e      	ldr	r2, [pc, #184]	@ (80052ac <xTaskIncrementTick+0x15c>)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80051f8:	e02f      	b.n	800525a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	3304      	adds	r3, #4
 80051fe:	4618      	mov	r0, r3
 8005200:	f7fe ff86 	bl	8004110 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005208:	2b00      	cmp	r3, #0
 800520a:	d004      	beq.n	8005216 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	3318      	adds	r3, #24
 8005210:	4618      	mov	r0, r3
 8005212:	f7fe ff7d 	bl	8004110 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800521a:	4b25      	ldr	r3, [pc, #148]	@ (80052b0 <xTaskIncrementTick+0x160>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	429a      	cmp	r2, r3
 8005220:	d903      	bls.n	800522a <xTaskIncrementTick+0xda>
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005226:	4a22      	ldr	r2, [pc, #136]	@ (80052b0 <xTaskIncrementTick+0x160>)
 8005228:	6013      	str	r3, [r2, #0]
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800522e:	4613      	mov	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4a1f      	ldr	r2, [pc, #124]	@ (80052b4 <xTaskIncrementTick+0x164>)
 8005238:	441a      	add	r2, r3
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	3304      	adds	r3, #4
 800523e:	4619      	mov	r1, r3
 8005240:	4610      	mov	r0, r2
 8005242:	f7fe ff0a 	bl	800405a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800524a:	4b1b      	ldr	r3, [pc, #108]	@ (80052b8 <xTaskIncrementTick+0x168>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	429a      	cmp	r2, r3
 8005252:	d3b8      	bcc.n	80051c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005254:	2301      	movs	r3, #1
 8005256:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005258:	e7b5      	b.n	80051c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800525a:	4b17      	ldr	r3, [pc, #92]	@ (80052b8 <xTaskIncrementTick+0x168>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005260:	4914      	ldr	r1, [pc, #80]	@ (80052b4 <xTaskIncrementTick+0x164>)
 8005262:	4613      	mov	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4413      	add	r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d901      	bls.n	8005276 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005272:	2301      	movs	r3, #1
 8005274:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005276:	4b11      	ldr	r3, [pc, #68]	@ (80052bc <xTaskIncrementTick+0x16c>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d007      	beq.n	800528e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800527e:	2301      	movs	r3, #1
 8005280:	617b      	str	r3, [r7, #20]
 8005282:	e004      	b.n	800528e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005284:	4b0e      	ldr	r3, [pc, #56]	@ (80052c0 <xTaskIncrementTick+0x170>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	3301      	adds	r3, #1
 800528a:	4a0d      	ldr	r2, [pc, #52]	@ (80052c0 <xTaskIncrementTick+0x170>)
 800528c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800528e:	697b      	ldr	r3, [r7, #20]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3718      	adds	r7, #24
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	20000e8c 	.word	0x20000e8c
 800529c:	20000e68 	.word	0x20000e68
 80052a0:	20000e1c 	.word	0x20000e1c
 80052a4:	20000e20 	.word	0x20000e20
 80052a8:	20000e7c 	.word	0x20000e7c
 80052ac:	20000e84 	.word	0x20000e84
 80052b0:	20000e6c 	.word	0x20000e6c
 80052b4:	20000994 	.word	0x20000994
 80052b8:	20000990 	.word	0x20000990
 80052bc:	20000e78 	.word	0x20000e78
 80052c0:	20000e74 	.word	0x20000e74

080052c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80052c4:	b480      	push	{r7}
 80052c6:	b085      	sub	sp, #20
 80052c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80052ca:	4b28      	ldr	r3, [pc, #160]	@ (800536c <vTaskSwitchContext+0xa8>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d003      	beq.n	80052da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80052d2:	4b27      	ldr	r3, [pc, #156]	@ (8005370 <vTaskSwitchContext+0xac>)
 80052d4:	2201      	movs	r2, #1
 80052d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80052d8:	e042      	b.n	8005360 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80052da:	4b25      	ldr	r3, [pc, #148]	@ (8005370 <vTaskSwitchContext+0xac>)
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052e0:	4b24      	ldr	r3, [pc, #144]	@ (8005374 <vTaskSwitchContext+0xb0>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	60fb      	str	r3, [r7, #12]
 80052e6:	e011      	b.n	800530c <vTaskSwitchContext+0x48>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10b      	bne.n	8005306 <vTaskSwitchContext+0x42>
	__asm volatile
 80052ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f2:	f383 8811 	msr	BASEPRI, r3
 80052f6:	f3bf 8f6f 	isb	sy
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	607b      	str	r3, [r7, #4]
}
 8005300:	bf00      	nop
 8005302:	bf00      	nop
 8005304:	e7fd      	b.n	8005302 <vTaskSwitchContext+0x3e>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	3b01      	subs	r3, #1
 800530a:	60fb      	str	r3, [r7, #12]
 800530c:	491a      	ldr	r1, [pc, #104]	@ (8005378 <vTaskSwitchContext+0xb4>)
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	4613      	mov	r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	4413      	add	r3, r2
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	440b      	add	r3, r1
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0e3      	beq.n	80052e8 <vTaskSwitchContext+0x24>
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	4613      	mov	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4413      	add	r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	4a13      	ldr	r2, [pc, #76]	@ (8005378 <vTaskSwitchContext+0xb4>)
 800532c:	4413      	add	r3, r2
 800532e:	60bb      	str	r3, [r7, #8]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	605a      	str	r2, [r3, #4]
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	685a      	ldr	r2, [r3, #4]
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	3308      	adds	r3, #8
 8005342:	429a      	cmp	r2, r3
 8005344:	d104      	bne.n	8005350 <vTaskSwitchContext+0x8c>
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	605a      	str	r2, [r3, #4]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	4a09      	ldr	r2, [pc, #36]	@ (800537c <vTaskSwitchContext+0xb8>)
 8005358:	6013      	str	r3, [r2, #0]
 800535a:	4a06      	ldr	r2, [pc, #24]	@ (8005374 <vTaskSwitchContext+0xb0>)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6013      	str	r3, [r2, #0]
}
 8005360:	bf00      	nop
 8005362:	3714      	adds	r7, #20
 8005364:	46bd      	mov	sp, r7
 8005366:	bc80      	pop	{r7}
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	20000e8c 	.word	0x20000e8c
 8005370:	20000e78 	.word	0x20000e78
 8005374:	20000e6c 	.word	0x20000e6c
 8005378:	20000994 	.word	0x20000994
 800537c:	20000990 	.word	0x20000990

08005380 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d10b      	bne.n	80053a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005394:	f383 8811 	msr	BASEPRI, r3
 8005398:	f3bf 8f6f 	isb	sy
 800539c:	f3bf 8f4f 	dsb	sy
 80053a0:	60fb      	str	r3, [r7, #12]
}
 80053a2:	bf00      	nop
 80053a4:	bf00      	nop
 80053a6:	e7fd      	b.n	80053a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053a8:	4b07      	ldr	r3, [pc, #28]	@ (80053c8 <vTaskPlaceOnEventList+0x48>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	3318      	adds	r3, #24
 80053ae:	4619      	mov	r1, r3
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7fe fe75 	bl	80040a0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80053b6:	2101      	movs	r1, #1
 80053b8:	6838      	ldr	r0, [r7, #0]
 80053ba:	f000 fa81 	bl	80058c0 <prvAddCurrentTaskToDelayedList>
}
 80053be:	bf00      	nop
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	20000990 	.word	0x20000990

080053cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b086      	sub	sp, #24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d10b      	bne.n	80053f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80053de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e2:	f383 8811 	msr	BASEPRI, r3
 80053e6:	f3bf 8f6f 	isb	sy
 80053ea:	f3bf 8f4f 	dsb	sy
 80053ee:	617b      	str	r3, [r7, #20]
}
 80053f0:	bf00      	nop
 80053f2:	bf00      	nop
 80053f4:	e7fd      	b.n	80053f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005420 <vTaskPlaceOnEventListRestricted+0x54>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3318      	adds	r3, #24
 80053fc:	4619      	mov	r1, r3
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f7fe fe2b 	bl	800405a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d002      	beq.n	8005410 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800540a:	f04f 33ff 	mov.w	r3, #4294967295
 800540e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005410:	6879      	ldr	r1, [r7, #4]
 8005412:	68b8      	ldr	r0, [r7, #8]
 8005414:	f000 fa54 	bl	80058c0 <prvAddCurrentTaskToDelayedList>
	}
 8005418:	bf00      	nop
 800541a:	3718      	adds	r7, #24
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	20000990 	.word	0x20000990

08005424 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10b      	bne.n	8005452 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800543a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800543e:	f383 8811 	msr	BASEPRI, r3
 8005442:	f3bf 8f6f 	isb	sy
 8005446:	f3bf 8f4f 	dsb	sy
 800544a:	60fb      	str	r3, [r7, #12]
}
 800544c:	bf00      	nop
 800544e:	bf00      	nop
 8005450:	e7fd      	b.n	800544e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	3318      	adds	r3, #24
 8005456:	4618      	mov	r0, r3
 8005458:	f7fe fe5a 	bl	8004110 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800545c:	4b1d      	ldr	r3, [pc, #116]	@ (80054d4 <xTaskRemoveFromEventList+0xb0>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d11d      	bne.n	80054a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	3304      	adds	r3, #4
 8005468:	4618      	mov	r0, r3
 800546a:	f7fe fe51 	bl	8004110 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005472:	4b19      	ldr	r3, [pc, #100]	@ (80054d8 <xTaskRemoveFromEventList+0xb4>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	429a      	cmp	r2, r3
 8005478:	d903      	bls.n	8005482 <xTaskRemoveFromEventList+0x5e>
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547e:	4a16      	ldr	r2, [pc, #88]	@ (80054d8 <xTaskRemoveFromEventList+0xb4>)
 8005480:	6013      	str	r3, [r2, #0]
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005486:	4613      	mov	r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	4413      	add	r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	4a13      	ldr	r2, [pc, #76]	@ (80054dc <xTaskRemoveFromEventList+0xb8>)
 8005490:	441a      	add	r2, r3
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	3304      	adds	r3, #4
 8005496:	4619      	mov	r1, r3
 8005498:	4610      	mov	r0, r2
 800549a:	f7fe fdde 	bl	800405a <vListInsertEnd>
 800549e:	e005      	b.n	80054ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	3318      	adds	r3, #24
 80054a4:	4619      	mov	r1, r3
 80054a6:	480e      	ldr	r0, [pc, #56]	@ (80054e0 <xTaskRemoveFromEventList+0xbc>)
 80054a8:	f7fe fdd7 	bl	800405a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054b0:	4b0c      	ldr	r3, [pc, #48]	@ (80054e4 <xTaskRemoveFromEventList+0xc0>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d905      	bls.n	80054c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80054ba:	2301      	movs	r3, #1
 80054bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80054be:	4b0a      	ldr	r3, [pc, #40]	@ (80054e8 <xTaskRemoveFromEventList+0xc4>)
 80054c0:	2201      	movs	r2, #1
 80054c2:	601a      	str	r2, [r3, #0]
 80054c4:	e001      	b.n	80054ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80054c6:	2300      	movs	r3, #0
 80054c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80054ca:	697b      	ldr	r3, [r7, #20]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3718      	adds	r7, #24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	20000e8c 	.word	0x20000e8c
 80054d8:	20000e6c 	.word	0x20000e6c
 80054dc:	20000994 	.word	0x20000994
 80054e0:	20000e24 	.word	0x20000e24
 80054e4:	20000990 	.word	0x20000990
 80054e8:	20000e78 	.word	0x20000e78

080054ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054f4:	4b06      	ldr	r3, [pc, #24]	@ (8005510 <vTaskInternalSetTimeOutState+0x24>)
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054fc:	4b05      	ldr	r3, [pc, #20]	@ (8005514 <vTaskInternalSetTimeOutState+0x28>)
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	605a      	str	r2, [r3, #4]
}
 8005504:	bf00      	nop
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	bc80      	pop	{r7}
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	20000e7c 	.word	0x20000e7c
 8005514:	20000e68 	.word	0x20000e68

08005518 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b088      	sub	sp, #32
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10b      	bne.n	8005540 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	613b      	str	r3, [r7, #16]
}
 800553a:	bf00      	nop
 800553c:	bf00      	nop
 800553e:	e7fd      	b.n	800553c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10b      	bne.n	800555e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	60fb      	str	r3, [r7, #12]
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	e7fd      	b.n	800555a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800555e:	f000 fe4d 	bl	80061fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005562:	4b1d      	ldr	r3, [pc, #116]	@ (80055d8 <xTaskCheckForTimeOut+0xc0>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557a:	d102      	bne.n	8005582 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800557c:	2300      	movs	r3, #0
 800557e:	61fb      	str	r3, [r7, #28]
 8005580:	e023      	b.n	80055ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	4b15      	ldr	r3, [pc, #84]	@ (80055dc <xTaskCheckForTimeOut+0xc4>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	429a      	cmp	r2, r3
 800558c:	d007      	beq.n	800559e <xTaskCheckForTimeOut+0x86>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	429a      	cmp	r2, r3
 8005596:	d302      	bcc.n	800559e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005598:	2301      	movs	r3, #1
 800559a:	61fb      	str	r3, [r7, #28]
 800559c:	e015      	b.n	80055ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d20b      	bcs.n	80055c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	1ad2      	subs	r2, r2, r3
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f7ff ff99 	bl	80054ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80055ba:	2300      	movs	r3, #0
 80055bc:	61fb      	str	r3, [r7, #28]
 80055be:	e004      	b.n	80055ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2200      	movs	r2, #0
 80055c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80055c6:	2301      	movs	r3, #1
 80055c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80055ca:	f000 fe47 	bl	800625c <vPortExitCritical>

	return xReturn;
 80055ce:	69fb      	ldr	r3, [r7, #28]
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3720      	adds	r7, #32
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	20000e68 	.word	0x20000e68
 80055dc:	20000e7c 	.word	0x20000e7c

080055e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80055e0:	b480      	push	{r7}
 80055e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80055e4:	4b03      	ldr	r3, [pc, #12]	@ (80055f4 <vTaskMissedYield+0x14>)
 80055e6:	2201      	movs	r2, #1
 80055e8:	601a      	str	r2, [r3, #0]
}
 80055ea:	bf00      	nop
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bc80      	pop	{r7}
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	20000e78 	.word	0x20000e78

080055f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005600:	f000 f852 	bl	80056a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005604:	4b06      	ldr	r3, [pc, #24]	@ (8005620 <prvIdleTask+0x28>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d9f9      	bls.n	8005600 <prvIdleTask+0x8>
			{
				taskYIELD();
 800560c:	4b05      	ldr	r3, [pc, #20]	@ (8005624 <prvIdleTask+0x2c>)
 800560e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	f3bf 8f4f 	dsb	sy
 8005618:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800561c:	e7f0      	b.n	8005600 <prvIdleTask+0x8>
 800561e:	bf00      	nop
 8005620:	20000994 	.word	0x20000994
 8005624:	e000ed04 	.word	0xe000ed04

08005628 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b082      	sub	sp, #8
 800562c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800562e:	2300      	movs	r3, #0
 8005630:	607b      	str	r3, [r7, #4]
 8005632:	e00c      	b.n	800564e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	4613      	mov	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	4413      	add	r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4a12      	ldr	r2, [pc, #72]	@ (8005688 <prvInitialiseTaskLists+0x60>)
 8005640:	4413      	add	r3, r2
 8005642:	4618      	mov	r0, r3
 8005644:	f7fe fcde 	bl	8004004 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	3301      	adds	r3, #1
 800564c:	607b      	str	r3, [r7, #4]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2b37      	cmp	r3, #55	@ 0x37
 8005652:	d9ef      	bls.n	8005634 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005654:	480d      	ldr	r0, [pc, #52]	@ (800568c <prvInitialiseTaskLists+0x64>)
 8005656:	f7fe fcd5 	bl	8004004 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800565a:	480d      	ldr	r0, [pc, #52]	@ (8005690 <prvInitialiseTaskLists+0x68>)
 800565c:	f7fe fcd2 	bl	8004004 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005660:	480c      	ldr	r0, [pc, #48]	@ (8005694 <prvInitialiseTaskLists+0x6c>)
 8005662:	f7fe fccf 	bl	8004004 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005666:	480c      	ldr	r0, [pc, #48]	@ (8005698 <prvInitialiseTaskLists+0x70>)
 8005668:	f7fe fccc 	bl	8004004 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800566c:	480b      	ldr	r0, [pc, #44]	@ (800569c <prvInitialiseTaskLists+0x74>)
 800566e:	f7fe fcc9 	bl	8004004 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005672:	4b0b      	ldr	r3, [pc, #44]	@ (80056a0 <prvInitialiseTaskLists+0x78>)
 8005674:	4a05      	ldr	r2, [pc, #20]	@ (800568c <prvInitialiseTaskLists+0x64>)
 8005676:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005678:	4b0a      	ldr	r3, [pc, #40]	@ (80056a4 <prvInitialiseTaskLists+0x7c>)
 800567a:	4a05      	ldr	r2, [pc, #20]	@ (8005690 <prvInitialiseTaskLists+0x68>)
 800567c:	601a      	str	r2, [r3, #0]
}
 800567e:	bf00      	nop
 8005680:	3708      	adds	r7, #8
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	20000994 	.word	0x20000994
 800568c:	20000df4 	.word	0x20000df4
 8005690:	20000e08 	.word	0x20000e08
 8005694:	20000e24 	.word	0x20000e24
 8005698:	20000e38 	.word	0x20000e38
 800569c:	20000e50 	.word	0x20000e50
 80056a0:	20000e1c 	.word	0x20000e1c
 80056a4:	20000e20 	.word	0x20000e20

080056a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056ae:	e019      	b.n	80056e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80056b0:	f000 fda4 	bl	80061fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056b4:	4b10      	ldr	r3, [pc, #64]	@ (80056f8 <prvCheckTasksWaitingTermination+0x50>)
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3304      	adds	r3, #4
 80056c0:	4618      	mov	r0, r3
 80056c2:	f7fe fd25 	bl	8004110 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80056c6:	4b0d      	ldr	r3, [pc, #52]	@ (80056fc <prvCheckTasksWaitingTermination+0x54>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	4a0b      	ldr	r2, [pc, #44]	@ (80056fc <prvCheckTasksWaitingTermination+0x54>)
 80056ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80056d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005700 <prvCheckTasksWaitingTermination+0x58>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	3b01      	subs	r3, #1
 80056d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005700 <prvCheckTasksWaitingTermination+0x58>)
 80056d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80056da:	f000 fdbf 	bl	800625c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f810 	bl	8005704 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056e4:	4b06      	ldr	r3, [pc, #24]	@ (8005700 <prvCheckTasksWaitingTermination+0x58>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1e1      	bne.n	80056b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80056ec:	bf00      	nop
 80056ee:	bf00      	nop
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	20000e38 	.word	0x20000e38
 80056fc:	20000e64 	.word	0x20000e64
 8005700:	20000e4c 	.word	0x20000e4c

08005704 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005712:	2b00      	cmp	r3, #0
 8005714:	d108      	bne.n	8005728 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571a:	4618      	mov	r0, r3
 800571c:	f000 ff3e 	bl	800659c <vPortFree>
				vPortFree( pxTCB );
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 ff3b 	bl	800659c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005726:	e019      	b.n	800575c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800572e:	2b01      	cmp	r3, #1
 8005730:	d103      	bne.n	800573a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 ff32 	bl	800659c <vPortFree>
	}
 8005738:	e010      	b.n	800575c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005740:	2b02      	cmp	r3, #2
 8005742:	d00b      	beq.n	800575c <prvDeleteTCB+0x58>
	__asm volatile
 8005744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005748:	f383 8811 	msr	BASEPRI, r3
 800574c:	f3bf 8f6f 	isb	sy
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	60fb      	str	r3, [r7, #12]
}
 8005756:	bf00      	nop
 8005758:	bf00      	nop
 800575a:	e7fd      	b.n	8005758 <prvDeleteTCB+0x54>
	}
 800575c:	bf00      	nop
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800576a:	4b0c      	ldr	r3, [pc, #48]	@ (800579c <prvResetNextTaskUnblockTime+0x38>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d104      	bne.n	800577e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005774:	4b0a      	ldr	r3, [pc, #40]	@ (80057a0 <prvResetNextTaskUnblockTime+0x3c>)
 8005776:	f04f 32ff 	mov.w	r2, #4294967295
 800577a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800577c:	e008      	b.n	8005790 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800577e:	4b07      	ldr	r3, [pc, #28]	@ (800579c <prvResetNextTaskUnblockTime+0x38>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	4a04      	ldr	r2, [pc, #16]	@ (80057a0 <prvResetNextTaskUnblockTime+0x3c>)
 800578e:	6013      	str	r3, [r2, #0]
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	bc80      	pop	{r7}
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	20000e1c 	.word	0x20000e1c
 80057a0:	20000e84 	.word	0x20000e84

080057a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80057aa:	4b0b      	ldr	r3, [pc, #44]	@ (80057d8 <xTaskGetSchedulerState+0x34>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d102      	bne.n	80057b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80057b2:	2301      	movs	r3, #1
 80057b4:	607b      	str	r3, [r7, #4]
 80057b6:	e008      	b.n	80057ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057b8:	4b08      	ldr	r3, [pc, #32]	@ (80057dc <xTaskGetSchedulerState+0x38>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d102      	bne.n	80057c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80057c0:	2302      	movs	r3, #2
 80057c2:	607b      	str	r3, [r7, #4]
 80057c4:	e001      	b.n	80057ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80057c6:	2300      	movs	r3, #0
 80057c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80057ca:	687b      	ldr	r3, [r7, #4]
	}
 80057cc:	4618      	mov	r0, r3
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bc80      	pop	{r7}
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	20000e70 	.word	0x20000e70
 80057dc:	20000e8c 	.word	0x20000e8c

080057e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80057ec:	2300      	movs	r3, #0
 80057ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d058      	beq.n	80058a8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80057f6:	4b2f      	ldr	r3, [pc, #188]	@ (80058b4 <xTaskPriorityDisinherit+0xd4>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d00b      	beq.n	8005818 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005804:	f383 8811 	msr	BASEPRI, r3
 8005808:	f3bf 8f6f 	isb	sy
 800580c:	f3bf 8f4f 	dsb	sy
 8005810:	60fb      	str	r3, [r7, #12]
}
 8005812:	bf00      	nop
 8005814:	bf00      	nop
 8005816:	e7fd      	b.n	8005814 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10b      	bne.n	8005838 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005824:	f383 8811 	msr	BASEPRI, r3
 8005828:	f3bf 8f6f 	isb	sy
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	60bb      	str	r3, [r7, #8]
}
 8005832:	bf00      	nop
 8005834:	bf00      	nop
 8005836:	e7fd      	b.n	8005834 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800583c:	1e5a      	subs	r2, r3, #1
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800584a:	429a      	cmp	r2, r3
 800584c:	d02c      	beq.n	80058a8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005852:	2b00      	cmp	r3, #0
 8005854:	d128      	bne.n	80058a8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	3304      	adds	r3, #4
 800585a:	4618      	mov	r0, r3
 800585c:	f7fe fc58 	bl	8004110 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800586c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005878:	4b0f      	ldr	r3, [pc, #60]	@ (80058b8 <xTaskPriorityDisinherit+0xd8>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	429a      	cmp	r2, r3
 800587e:	d903      	bls.n	8005888 <xTaskPriorityDisinherit+0xa8>
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005884:	4a0c      	ldr	r2, [pc, #48]	@ (80058b8 <xTaskPriorityDisinherit+0xd8>)
 8005886:	6013      	str	r3, [r2, #0]
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800588c:	4613      	mov	r3, r2
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	4413      	add	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4a09      	ldr	r2, [pc, #36]	@ (80058bc <xTaskPriorityDisinherit+0xdc>)
 8005896:	441a      	add	r2, r3
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	3304      	adds	r3, #4
 800589c:	4619      	mov	r1, r3
 800589e:	4610      	mov	r0, r2
 80058a0:	f7fe fbdb 	bl	800405a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80058a4:	2301      	movs	r3, #1
 80058a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80058a8:	697b      	ldr	r3, [r7, #20]
	}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3718      	adds	r7, #24
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	20000990 	.word	0x20000990
 80058b8:	20000e6c 	.word	0x20000e6c
 80058bc:	20000994 	.word	0x20000994

080058c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80058ca:	4b21      	ldr	r3, [pc, #132]	@ (8005950 <prvAddCurrentTaskToDelayedList+0x90>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058d0:	4b20      	ldr	r3, [pc, #128]	@ (8005954 <prvAddCurrentTaskToDelayedList+0x94>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3304      	adds	r3, #4
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fe fc1a 	bl	8004110 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e2:	d10a      	bne.n	80058fa <prvAddCurrentTaskToDelayedList+0x3a>
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d007      	beq.n	80058fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058ea:	4b1a      	ldr	r3, [pc, #104]	@ (8005954 <prvAddCurrentTaskToDelayedList+0x94>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	3304      	adds	r3, #4
 80058f0:	4619      	mov	r1, r3
 80058f2:	4819      	ldr	r0, [pc, #100]	@ (8005958 <prvAddCurrentTaskToDelayedList+0x98>)
 80058f4:	f7fe fbb1 	bl	800405a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80058f8:	e026      	b.n	8005948 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4413      	add	r3, r2
 8005900:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005902:	4b14      	ldr	r3, [pc, #80]	@ (8005954 <prvAddCurrentTaskToDelayedList+0x94>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800590a:	68ba      	ldr	r2, [r7, #8]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	429a      	cmp	r2, r3
 8005910:	d209      	bcs.n	8005926 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005912:	4b12      	ldr	r3, [pc, #72]	@ (800595c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	4b0f      	ldr	r3, [pc, #60]	@ (8005954 <prvAddCurrentTaskToDelayedList+0x94>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	3304      	adds	r3, #4
 800591c:	4619      	mov	r1, r3
 800591e:	4610      	mov	r0, r2
 8005920:	f7fe fbbe 	bl	80040a0 <vListInsert>
}
 8005924:	e010      	b.n	8005948 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005926:	4b0e      	ldr	r3, [pc, #56]	@ (8005960 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	4b0a      	ldr	r3, [pc, #40]	@ (8005954 <prvAddCurrentTaskToDelayedList+0x94>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	3304      	adds	r3, #4
 8005930:	4619      	mov	r1, r3
 8005932:	4610      	mov	r0, r2
 8005934:	f7fe fbb4 	bl	80040a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005938:	4b0a      	ldr	r3, [pc, #40]	@ (8005964 <prvAddCurrentTaskToDelayedList+0xa4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	429a      	cmp	r2, r3
 8005940:	d202      	bcs.n	8005948 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005942:	4a08      	ldr	r2, [pc, #32]	@ (8005964 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	6013      	str	r3, [r2, #0]
}
 8005948:	bf00      	nop
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}
 8005950:	20000e68 	.word	0x20000e68
 8005954:	20000990 	.word	0x20000990
 8005958:	20000e50 	.word	0x20000e50
 800595c:	20000e20 	.word	0x20000e20
 8005960:	20000e1c 	.word	0x20000e1c
 8005964:	20000e84 	.word	0x20000e84

08005968 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b08a      	sub	sp, #40	@ 0x28
 800596c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800596e:	2300      	movs	r3, #0
 8005970:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005972:	f000 fb11 	bl	8005f98 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005976:	4b1d      	ldr	r3, [pc, #116]	@ (80059ec <xTimerCreateTimerTask+0x84>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d021      	beq.n	80059c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800597e:	2300      	movs	r3, #0
 8005980:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005982:	2300      	movs	r3, #0
 8005984:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005986:	1d3a      	adds	r2, r7, #4
 8005988:	f107 0108 	add.w	r1, r7, #8
 800598c:	f107 030c 	add.w	r3, r7, #12
 8005990:	4618      	mov	r0, r3
 8005992:	f7fe fb1d 	bl	8003fd0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005996:	6879      	ldr	r1, [r7, #4]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	9202      	str	r2, [sp, #8]
 800599e:	9301      	str	r3, [sp, #4]
 80059a0:	2302      	movs	r3, #2
 80059a2:	9300      	str	r3, [sp, #0]
 80059a4:	2300      	movs	r3, #0
 80059a6:	460a      	mov	r2, r1
 80059a8:	4911      	ldr	r1, [pc, #68]	@ (80059f0 <xTimerCreateTimerTask+0x88>)
 80059aa:	4812      	ldr	r0, [pc, #72]	@ (80059f4 <xTimerCreateTimerTask+0x8c>)
 80059ac:	f7ff f8d2 	bl	8004b54 <xTaskCreateStatic>
 80059b0:	4603      	mov	r3, r0
 80059b2:	4a11      	ldr	r2, [pc, #68]	@ (80059f8 <xTimerCreateTimerTask+0x90>)
 80059b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80059b6:	4b10      	ldr	r3, [pc, #64]	@ (80059f8 <xTimerCreateTimerTask+0x90>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80059be:	2301      	movs	r3, #1
 80059c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d10b      	bne.n	80059e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80059c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059cc:	f383 8811 	msr	BASEPRI, r3
 80059d0:	f3bf 8f6f 	isb	sy
 80059d4:	f3bf 8f4f 	dsb	sy
 80059d8:	613b      	str	r3, [r7, #16]
}
 80059da:	bf00      	nop
 80059dc:	bf00      	nop
 80059de:	e7fd      	b.n	80059dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80059e0:	697b      	ldr	r3, [r7, #20]
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3718      	adds	r7, #24
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20000ec0 	.word	0x20000ec0
 80059f0:	080068bc 	.word	0x080068bc
 80059f4:	08005b35 	.word	0x08005b35
 80059f8:	20000ec4 	.word	0x20000ec4

080059fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08a      	sub	sp, #40	@ 0x28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
 8005a08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10b      	bne.n	8005a2c <xTimerGenericCommand+0x30>
	__asm volatile
 8005a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a18:	f383 8811 	msr	BASEPRI, r3
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	f3bf 8f4f 	dsb	sy
 8005a24:	623b      	str	r3, [r7, #32]
}
 8005a26:	bf00      	nop
 8005a28:	bf00      	nop
 8005a2a:	e7fd      	b.n	8005a28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005a2c:	4b19      	ldr	r3, [pc, #100]	@ (8005a94 <xTimerGenericCommand+0x98>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d02a      	beq.n	8005a8a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	2b05      	cmp	r3, #5
 8005a44:	dc18      	bgt.n	8005a78 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005a46:	f7ff fead 	bl	80057a4 <xTaskGetSchedulerState>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d109      	bne.n	8005a64 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005a50:	4b10      	ldr	r3, [pc, #64]	@ (8005a94 <xTimerGenericCommand+0x98>)
 8005a52:	6818      	ldr	r0, [r3, #0]
 8005a54:	f107 0110 	add.w	r1, r7, #16
 8005a58:	2300      	movs	r3, #0
 8005a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a5c:	f7fe fc8c 	bl	8004378 <xQueueGenericSend>
 8005a60:	6278      	str	r0, [r7, #36]	@ 0x24
 8005a62:	e012      	b.n	8005a8a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005a64:	4b0b      	ldr	r3, [pc, #44]	@ (8005a94 <xTimerGenericCommand+0x98>)
 8005a66:	6818      	ldr	r0, [r3, #0]
 8005a68:	f107 0110 	add.w	r1, r7, #16
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f7fe fc82 	bl	8004378 <xQueueGenericSend>
 8005a74:	6278      	str	r0, [r7, #36]	@ 0x24
 8005a76:	e008      	b.n	8005a8a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005a78:	4b06      	ldr	r3, [pc, #24]	@ (8005a94 <xTimerGenericCommand+0x98>)
 8005a7a:	6818      	ldr	r0, [r3, #0]
 8005a7c:	f107 0110 	add.w	r1, r7, #16
 8005a80:	2300      	movs	r3, #0
 8005a82:	683a      	ldr	r2, [r7, #0]
 8005a84:	f7fe fd7a 	bl	800457c <xQueueGenericSendFromISR>
 8005a88:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3728      	adds	r7, #40	@ 0x28
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	20000ec0 	.word	0x20000ec0

08005a98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aa2:	4b23      	ldr	r3, [pc, #140]	@ (8005b30 <prvProcessExpiredTimer+0x98>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	3304      	adds	r3, #4
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f7fe fb2d 	bl	8004110 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005abc:	f003 0304 	and.w	r3, r3, #4
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d023      	beq.n	8005b0c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	699a      	ldr	r2, [r3, #24]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	18d1      	adds	r1, r2, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	683a      	ldr	r2, [r7, #0]
 8005ad0:	6978      	ldr	r0, [r7, #20]
 8005ad2:	f000 f8d3 	bl	8005c7c <prvInsertTimerInActiveList>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d020      	beq.n	8005b1e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005adc:	2300      	movs	r3, #0
 8005ade:	9300      	str	r3, [sp, #0]
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	2100      	movs	r1, #0
 8005ae6:	6978      	ldr	r0, [r7, #20]
 8005ae8:	f7ff ff88 	bl	80059fc <xTimerGenericCommand>
 8005aec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d114      	bne.n	8005b1e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af8:	f383 8811 	msr	BASEPRI, r3
 8005afc:	f3bf 8f6f 	isb	sy
 8005b00:	f3bf 8f4f 	dsb	sy
 8005b04:	60fb      	str	r3, [r7, #12]
}
 8005b06:	bf00      	nop
 8005b08:	bf00      	nop
 8005b0a:	e7fd      	b.n	8005b08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b12:	f023 0301 	bic.w	r3, r3, #1
 8005b16:	b2da      	uxtb	r2, r3
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	6978      	ldr	r0, [r7, #20]
 8005b24:	4798      	blx	r3
}
 8005b26:	bf00      	nop
 8005b28:	3718      	adds	r7, #24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	20000eb8 	.word	0x20000eb8

08005b34 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005b3c:	f107 0308 	add.w	r3, r7, #8
 8005b40:	4618      	mov	r0, r3
 8005b42:	f000 f859 	bl	8005bf8 <prvGetNextExpireTime>
 8005b46:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f000 f805 	bl	8005b5c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005b52:	f000 f8d5 	bl	8005d00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005b56:	bf00      	nop
 8005b58:	e7f0      	b.n	8005b3c <prvTimerTask+0x8>
	...

08005b5c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005b66:	f7ff fa39 	bl	8004fdc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005b6a:	f107 0308 	add.w	r3, r7, #8
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 f864 	bl	8005c3c <prvSampleTimeNow>
 8005b74:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d130      	bne.n	8005bde <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10a      	bne.n	8005b98 <prvProcessTimerOrBlockTask+0x3c>
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d806      	bhi.n	8005b98 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005b8a:	f7ff fa35 	bl	8004ff8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005b8e:	68f9      	ldr	r1, [r7, #12]
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f7ff ff81 	bl	8005a98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005b96:	e024      	b.n	8005be2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d008      	beq.n	8005bb0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005b9e:	4b13      	ldr	r3, [pc, #76]	@ (8005bec <prvProcessTimerOrBlockTask+0x90>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d101      	bne.n	8005bac <prvProcessTimerOrBlockTask+0x50>
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e000      	b.n	8005bae <prvProcessTimerOrBlockTask+0x52>
 8005bac:	2300      	movs	r3, #0
 8005bae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf0 <prvProcessTimerOrBlockTask+0x94>)
 8005bb2:	6818      	ldr	r0, [r3, #0]
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	683a      	ldr	r2, [r7, #0]
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	f7fe ff95 	bl	8004aec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005bc2:	f7ff fa19 	bl	8004ff8 <xTaskResumeAll>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10a      	bne.n	8005be2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005bcc:	4b09      	ldr	r3, [pc, #36]	@ (8005bf4 <prvProcessTimerOrBlockTask+0x98>)
 8005bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bd2:	601a      	str	r2, [r3, #0]
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	f3bf 8f6f 	isb	sy
}
 8005bdc:	e001      	b.n	8005be2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005bde:	f7ff fa0b 	bl	8004ff8 <xTaskResumeAll>
}
 8005be2:	bf00      	nop
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	20000ebc 	.word	0x20000ebc
 8005bf0:	20000ec0 	.word	0x20000ec0
 8005bf4:	e000ed04 	.word	0xe000ed04

08005bf8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005c00:	4b0d      	ldr	r3, [pc, #52]	@ (8005c38 <prvGetNextExpireTime+0x40>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d101      	bne.n	8005c0e <prvGetNextExpireTime+0x16>
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	e000      	b.n	8005c10 <prvGetNextExpireTime+0x18>
 8005c0e:	2200      	movs	r2, #0
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d105      	bne.n	8005c28 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c1c:	4b06      	ldr	r3, [pc, #24]	@ (8005c38 <prvGetNextExpireTime+0x40>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	60fb      	str	r3, [r7, #12]
 8005c26:	e001      	b.n	8005c2c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3714      	adds	r7, #20
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr
 8005c38:	20000eb8 	.word	0x20000eb8

08005c3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005c44:	f7ff fa76 	bl	8005134 <xTaskGetTickCount>
 8005c48:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c78 <prvSampleTimeNow+0x3c>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d205      	bcs.n	8005c60 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005c54:	f000 f93a 	bl	8005ecc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]
 8005c5e:	e002      	b.n	8005c66 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005c66:	4a04      	ldr	r2, [pc, #16]	@ (8005c78 <prvSampleTimeNow+0x3c>)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3710      	adds	r7, #16
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	20000ec8 	.word	0x20000ec8

08005c7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
 8005c88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d812      	bhi.n	8005cc8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	1ad2      	subs	r2, r2, r3
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	699b      	ldr	r3, [r3, #24]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d302      	bcc.n	8005cb6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	617b      	str	r3, [r7, #20]
 8005cb4:	e01b      	b.n	8005cee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005cb6:	4b10      	ldr	r3, [pc, #64]	@ (8005cf8 <prvInsertTimerInActiveList+0x7c>)
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	3304      	adds	r3, #4
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	f7fe f9ed 	bl	80040a0 <vListInsert>
 8005cc6:	e012      	b.n	8005cee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d206      	bcs.n	8005cde <prvInsertTimerInActiveList+0x62>
 8005cd0:	68ba      	ldr	r2, [r7, #8]
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d302      	bcc.n	8005cde <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	617b      	str	r3, [r7, #20]
 8005cdc:	e007      	b.n	8005cee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005cde:	4b07      	ldr	r3, [pc, #28]	@ (8005cfc <prvInsertTimerInActiveList+0x80>)
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	4610      	mov	r0, r2
 8005cea:	f7fe f9d9 	bl	80040a0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005cee:	697b      	ldr	r3, [r7, #20]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3718      	adds	r7, #24
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	20000ebc 	.word	0x20000ebc
 8005cfc:	20000eb8 	.word	0x20000eb8

08005d00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b08e      	sub	sp, #56	@ 0x38
 8005d04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005d06:	e0ce      	b.n	8005ea6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	da19      	bge.n	8005d42 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005d0e:	1d3b      	adds	r3, r7, #4
 8005d10:	3304      	adds	r3, #4
 8005d12:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10b      	bne.n	8005d32 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	61fb      	str	r3, [r7, #28]
}
 8005d2c:	bf00      	nop
 8005d2e:	bf00      	nop
 8005d30:	e7fd      	b.n	8005d2e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d38:	6850      	ldr	r0, [r2, #4]
 8005d3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d3c:	6892      	ldr	r2, [r2, #8]
 8005d3e:	4611      	mov	r1, r2
 8005d40:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f2c0 80ae 	blt.w	8005ea6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d004      	beq.n	8005d60 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d58:	3304      	adds	r3, #4
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fe f9d8 	bl	8004110 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d60:	463b      	mov	r3, r7
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7ff ff6a 	bl	8005c3c <prvSampleTimeNow>
 8005d68:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b09      	cmp	r3, #9
 8005d6e:	f200 8097 	bhi.w	8005ea0 <prvProcessReceivedCommands+0x1a0>
 8005d72:	a201      	add	r2, pc, #4	@ (adr r2, 8005d78 <prvProcessReceivedCommands+0x78>)
 8005d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d78:	08005da1 	.word	0x08005da1
 8005d7c:	08005da1 	.word	0x08005da1
 8005d80:	08005da1 	.word	0x08005da1
 8005d84:	08005e17 	.word	0x08005e17
 8005d88:	08005e2b 	.word	0x08005e2b
 8005d8c:	08005e77 	.word	0x08005e77
 8005d90:	08005da1 	.word	0x08005da1
 8005d94:	08005da1 	.word	0x08005da1
 8005d98:	08005e17 	.word	0x08005e17
 8005d9c:	08005e2b 	.word	0x08005e2b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005da6:	f043 0301 	orr.w	r3, r3, #1
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db6:	699b      	ldr	r3, [r3, #24]
 8005db8:	18d1      	adds	r1, r2, r3
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005dc0:	f7ff ff5c 	bl	8005c7c <prvInsertTimerInActiveList>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d06c      	beq.n	8005ea4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005dd0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dd8:	f003 0304 	and.w	r3, r3, #4
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d061      	beq.n	8005ea4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	441a      	add	r2, r3
 8005de8:	2300      	movs	r3, #0
 8005dea:	9300      	str	r3, [sp, #0]
 8005dec:	2300      	movs	r3, #0
 8005dee:	2100      	movs	r1, #0
 8005df0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005df2:	f7ff fe03 	bl	80059fc <xTimerGenericCommand>
 8005df6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005df8:	6a3b      	ldr	r3, [r7, #32]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d152      	bne.n	8005ea4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	61bb      	str	r3, [r7, #24]
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	e7fd      	b.n	8005e12 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e1c:	f023 0301 	bic.w	r3, r3, #1
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005e28:	e03d      	b.n	8005ea6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e30:	f043 0301 	orr.w	r3, r3, #1
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005e3c:	68ba      	ldr	r2, [r7, #8]
 8005e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e40:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10b      	bne.n	8005e62 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e4e:	f383 8811 	msr	BASEPRI, r3
 8005e52:	f3bf 8f6f 	isb	sy
 8005e56:	f3bf 8f4f 	dsb	sy
 8005e5a:	617b      	str	r3, [r7, #20]
}
 8005e5c:	bf00      	nop
 8005e5e:	bf00      	nop
 8005e60:	e7fd      	b.n	8005e5e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e64:	699a      	ldr	r2, [r3, #24]
 8005e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e68:	18d1      	adds	r1, r2, r3
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e70:	f7ff ff04 	bl	8005c7c <prvInsertTimerInActiveList>
					break;
 8005e74:	e017      	b.n	8005ea6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d103      	bne.n	8005e8c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005e84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e86:	f000 fb89 	bl	800659c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005e8a:	e00c      	b.n	8005ea6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e92:	f023 0301 	bic.w	r3, r3, #1
 8005e96:	b2da      	uxtb	r2, r3
 8005e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005e9e:	e002      	b.n	8005ea6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005ea0:	bf00      	nop
 8005ea2:	e000      	b.n	8005ea6 <prvProcessReceivedCommands+0x1a6>
					break;
 8005ea4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ea6:	4b08      	ldr	r3, [pc, #32]	@ (8005ec8 <prvProcessReceivedCommands+0x1c8>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	1d39      	adds	r1, r7, #4
 8005eac:	2200      	movs	r2, #0
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7fe fc02 	bl	80046b8 <xQueueReceive>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f47f af26 	bne.w	8005d08 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005ebc:	bf00      	nop
 8005ebe:	bf00      	nop
 8005ec0:	3730      	adds	r7, #48	@ 0x30
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20000ec0 	.word	0x20000ec0

08005ecc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b088      	sub	sp, #32
 8005ed0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005ed2:	e049      	b.n	8005f68 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8005f90 <prvSwitchTimerLists+0xc4>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ede:	4b2c      	ldr	r3, [pc, #176]	@ (8005f90 <prvSwitchTimerLists+0xc4>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	3304      	adds	r3, #4
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7fe f90f 	bl	8004110 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d02f      	beq.n	8005f68 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	4413      	add	r3, r2
 8005f10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005f12:	68ba      	ldr	r2, [r7, #8]
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d90e      	bls.n	8005f38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f26:	4b1a      	ldr	r3, [pc, #104]	@ (8005f90 <prvSwitchTimerLists+0xc4>)
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	4619      	mov	r1, r3
 8005f30:	4610      	mov	r0, r2
 8005f32:	f7fe f8b5 	bl	80040a0 <vListInsert>
 8005f36:	e017      	b.n	8005f68 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005f38:	2300      	movs	r3, #0
 8005f3a:	9300      	str	r3, [sp, #0]
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	693a      	ldr	r2, [r7, #16]
 8005f40:	2100      	movs	r1, #0
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f7ff fd5a 	bl	80059fc <xTimerGenericCommand>
 8005f48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d10b      	bne.n	8005f68 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f54:	f383 8811 	msr	BASEPRI, r3
 8005f58:	f3bf 8f6f 	isb	sy
 8005f5c:	f3bf 8f4f 	dsb	sy
 8005f60:	603b      	str	r3, [r7, #0]
}
 8005f62:	bf00      	nop
 8005f64:	bf00      	nop
 8005f66:	e7fd      	b.n	8005f64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f68:	4b09      	ldr	r3, [pc, #36]	@ (8005f90 <prvSwitchTimerLists+0xc4>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d1b0      	bne.n	8005ed4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005f72:	4b07      	ldr	r3, [pc, #28]	@ (8005f90 <prvSwitchTimerLists+0xc4>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005f78:	4b06      	ldr	r3, [pc, #24]	@ (8005f94 <prvSwitchTimerLists+0xc8>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a04      	ldr	r2, [pc, #16]	@ (8005f90 <prvSwitchTimerLists+0xc4>)
 8005f7e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005f80:	4a04      	ldr	r2, [pc, #16]	@ (8005f94 <prvSwitchTimerLists+0xc8>)
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	6013      	str	r3, [r2, #0]
}
 8005f86:	bf00      	nop
 8005f88:	3718      	adds	r7, #24
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	20000eb8 	.word	0x20000eb8
 8005f94:	20000ebc 	.word	0x20000ebc

08005f98 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005f9e:	f000 f92d 	bl	80061fc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005fa2:	4b15      	ldr	r3, [pc, #84]	@ (8005ff8 <prvCheckForValidListAndQueue+0x60>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d120      	bne.n	8005fec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005faa:	4814      	ldr	r0, [pc, #80]	@ (8005ffc <prvCheckForValidListAndQueue+0x64>)
 8005fac:	f7fe f82a 	bl	8004004 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005fb0:	4813      	ldr	r0, [pc, #76]	@ (8006000 <prvCheckForValidListAndQueue+0x68>)
 8005fb2:	f7fe f827 	bl	8004004 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005fb6:	4b13      	ldr	r3, [pc, #76]	@ (8006004 <prvCheckForValidListAndQueue+0x6c>)
 8005fb8:	4a10      	ldr	r2, [pc, #64]	@ (8005ffc <prvCheckForValidListAndQueue+0x64>)
 8005fba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005fbc:	4b12      	ldr	r3, [pc, #72]	@ (8006008 <prvCheckForValidListAndQueue+0x70>)
 8005fbe:	4a10      	ldr	r2, [pc, #64]	@ (8006000 <prvCheckForValidListAndQueue+0x68>)
 8005fc0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	9300      	str	r3, [sp, #0]
 8005fc6:	4b11      	ldr	r3, [pc, #68]	@ (800600c <prvCheckForValidListAndQueue+0x74>)
 8005fc8:	4a11      	ldr	r2, [pc, #68]	@ (8006010 <prvCheckForValidListAndQueue+0x78>)
 8005fca:	2110      	movs	r1, #16
 8005fcc:	200a      	movs	r0, #10
 8005fce:	f7fe f933 	bl	8004238 <xQueueGenericCreateStatic>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	4a08      	ldr	r2, [pc, #32]	@ (8005ff8 <prvCheckForValidListAndQueue+0x60>)
 8005fd6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005fd8:	4b07      	ldr	r3, [pc, #28]	@ (8005ff8 <prvCheckForValidListAndQueue+0x60>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d005      	beq.n	8005fec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005fe0:	4b05      	ldr	r3, [pc, #20]	@ (8005ff8 <prvCheckForValidListAndQueue+0x60>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	490b      	ldr	r1, [pc, #44]	@ (8006014 <prvCheckForValidListAndQueue+0x7c>)
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7fe fd58 	bl	8004a9c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005fec:	f000 f936 	bl	800625c <vPortExitCritical>
}
 8005ff0:	bf00      	nop
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	20000ec0 	.word	0x20000ec0
 8005ffc:	20000e90 	.word	0x20000e90
 8006000:	20000ea4 	.word	0x20000ea4
 8006004:	20000eb8 	.word	0x20000eb8
 8006008:	20000ebc 	.word	0x20000ebc
 800600c:	20000f6c 	.word	0x20000f6c
 8006010:	20000ecc 	.word	0x20000ecc
 8006014:	080068c4 	.word	0x080068c4

08006018 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	3b04      	subs	r3, #4
 8006028:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006030:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	3b04      	subs	r3, #4
 8006036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	f023 0201 	bic.w	r2, r3, #1
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	3b04      	subs	r3, #4
 8006046:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006048:	4a08      	ldr	r2, [pc, #32]	@ (800606c <pxPortInitialiseStack+0x54>)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	3b14      	subs	r3, #20
 8006052:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	3b20      	subs	r3, #32
 800605e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006060:	68fb      	ldr	r3, [r7, #12]
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	bc80      	pop	{r7}
 800606a:	4770      	bx	lr
 800606c:	08006071 	.word	0x08006071

08006070 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006076:	2300      	movs	r3, #0
 8006078:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800607a:	4b12      	ldr	r3, [pc, #72]	@ (80060c4 <prvTaskExitError+0x54>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006082:	d00b      	beq.n	800609c <prvTaskExitError+0x2c>
	__asm volatile
 8006084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006088:	f383 8811 	msr	BASEPRI, r3
 800608c:	f3bf 8f6f 	isb	sy
 8006090:	f3bf 8f4f 	dsb	sy
 8006094:	60fb      	str	r3, [r7, #12]
}
 8006096:	bf00      	nop
 8006098:	bf00      	nop
 800609a:	e7fd      	b.n	8006098 <prvTaskExitError+0x28>
	__asm volatile
 800609c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a0:	f383 8811 	msr	BASEPRI, r3
 80060a4:	f3bf 8f6f 	isb	sy
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	60bb      	str	r3, [r7, #8]
}
 80060ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80060b0:	bf00      	nop
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0fc      	beq.n	80060b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80060b8:	bf00      	nop
 80060ba:	bf00      	nop
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	bc80      	pop	{r7}
 80060c2:	4770      	bx	lr
 80060c4:	2000000c 	.word	0x2000000c
	...

080060d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80060d0:	4b07      	ldr	r3, [pc, #28]	@ (80060f0 <pxCurrentTCBConst2>)
 80060d2:	6819      	ldr	r1, [r3, #0]
 80060d4:	6808      	ldr	r0, [r1, #0]
 80060d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80060da:	f380 8809 	msr	PSP, r0
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f04f 0000 	mov.w	r0, #0
 80060e6:	f380 8811 	msr	BASEPRI, r0
 80060ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80060ee:	4770      	bx	lr

080060f0 <pxCurrentTCBConst2>:
 80060f0:	20000990 	.word	0x20000990
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop

080060f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80060f8:	4806      	ldr	r0, [pc, #24]	@ (8006114 <prvPortStartFirstTask+0x1c>)
 80060fa:	6800      	ldr	r0, [r0, #0]
 80060fc:	6800      	ldr	r0, [r0, #0]
 80060fe:	f380 8808 	msr	MSP, r0
 8006102:	b662      	cpsie	i
 8006104:	b661      	cpsie	f
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	f3bf 8f6f 	isb	sy
 800610e:	df00      	svc	0
 8006110:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006112:	bf00      	nop
 8006114:	e000ed08 	.word	0xe000ed08

08006118 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800611e:	4b32      	ldr	r3, [pc, #200]	@ (80061e8 <xPortStartScheduler+0xd0>)
 8006120:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	b2db      	uxtb	r3, r3
 8006128:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	22ff      	movs	r2, #255	@ 0xff
 800612e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	b2db      	uxtb	r3, r3
 8006136:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006138:	78fb      	ldrb	r3, [r7, #3]
 800613a:	b2db      	uxtb	r3, r3
 800613c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006140:	b2da      	uxtb	r2, r3
 8006142:	4b2a      	ldr	r3, [pc, #168]	@ (80061ec <xPortStartScheduler+0xd4>)
 8006144:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006146:	4b2a      	ldr	r3, [pc, #168]	@ (80061f0 <xPortStartScheduler+0xd8>)
 8006148:	2207      	movs	r2, #7
 800614a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800614c:	e009      	b.n	8006162 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800614e:	4b28      	ldr	r3, [pc, #160]	@ (80061f0 <xPortStartScheduler+0xd8>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	3b01      	subs	r3, #1
 8006154:	4a26      	ldr	r2, [pc, #152]	@ (80061f0 <xPortStartScheduler+0xd8>)
 8006156:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006158:	78fb      	ldrb	r3, [r7, #3]
 800615a:	b2db      	uxtb	r3, r3
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	b2db      	uxtb	r3, r3
 8006160:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006162:	78fb      	ldrb	r3, [r7, #3]
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800616a:	2b80      	cmp	r3, #128	@ 0x80
 800616c:	d0ef      	beq.n	800614e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800616e:	4b20      	ldr	r3, [pc, #128]	@ (80061f0 <xPortStartScheduler+0xd8>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f1c3 0307 	rsb	r3, r3, #7
 8006176:	2b04      	cmp	r3, #4
 8006178:	d00b      	beq.n	8006192 <xPortStartScheduler+0x7a>
	__asm volatile
 800617a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	60bb      	str	r3, [r7, #8]
}
 800618c:	bf00      	nop
 800618e:	bf00      	nop
 8006190:	e7fd      	b.n	800618e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006192:	4b17      	ldr	r3, [pc, #92]	@ (80061f0 <xPortStartScheduler+0xd8>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	021b      	lsls	r3, r3, #8
 8006198:	4a15      	ldr	r2, [pc, #84]	@ (80061f0 <xPortStartScheduler+0xd8>)
 800619a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800619c:	4b14      	ldr	r3, [pc, #80]	@ (80061f0 <xPortStartScheduler+0xd8>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80061a4:	4a12      	ldr	r2, [pc, #72]	@ (80061f0 <xPortStartScheduler+0xd8>)
 80061a6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	b2da      	uxtb	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80061b0:	4b10      	ldr	r3, [pc, #64]	@ (80061f4 <xPortStartScheduler+0xdc>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a0f      	ldr	r2, [pc, #60]	@ (80061f4 <xPortStartScheduler+0xdc>)
 80061b6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80061ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80061bc:	4b0d      	ldr	r3, [pc, #52]	@ (80061f4 <xPortStartScheduler+0xdc>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a0c      	ldr	r2, [pc, #48]	@ (80061f4 <xPortStartScheduler+0xdc>)
 80061c2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80061c6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80061c8:	f000 f8b8 	bl	800633c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80061cc:	4b0a      	ldr	r3, [pc, #40]	@ (80061f8 <xPortStartScheduler+0xe0>)
 80061ce:	2200      	movs	r2, #0
 80061d0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80061d2:	f7ff ff91 	bl	80060f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80061d6:	f7ff f875 	bl	80052c4 <vTaskSwitchContext>
	prvTaskExitError();
 80061da:	f7ff ff49 	bl	8006070 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	e000e400 	.word	0xe000e400
 80061ec:	20000fbc 	.word	0x20000fbc
 80061f0:	20000fc0 	.word	0x20000fc0
 80061f4:	e000ed20 	.word	0xe000ed20
 80061f8:	2000000c 	.word	0x2000000c

080061fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
	__asm volatile
 8006202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006206:	f383 8811 	msr	BASEPRI, r3
 800620a:	f3bf 8f6f 	isb	sy
 800620e:	f3bf 8f4f 	dsb	sy
 8006212:	607b      	str	r3, [r7, #4]
}
 8006214:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006216:	4b0f      	ldr	r3, [pc, #60]	@ (8006254 <vPortEnterCritical+0x58>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	3301      	adds	r3, #1
 800621c:	4a0d      	ldr	r2, [pc, #52]	@ (8006254 <vPortEnterCritical+0x58>)
 800621e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006220:	4b0c      	ldr	r3, [pc, #48]	@ (8006254 <vPortEnterCritical+0x58>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d110      	bne.n	800624a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006228:	4b0b      	ldr	r3, [pc, #44]	@ (8006258 <vPortEnterCritical+0x5c>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	b2db      	uxtb	r3, r3
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00b      	beq.n	800624a <vPortEnterCritical+0x4e>
	__asm volatile
 8006232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006236:	f383 8811 	msr	BASEPRI, r3
 800623a:	f3bf 8f6f 	isb	sy
 800623e:	f3bf 8f4f 	dsb	sy
 8006242:	603b      	str	r3, [r7, #0]
}
 8006244:	bf00      	nop
 8006246:	bf00      	nop
 8006248:	e7fd      	b.n	8006246 <vPortEnterCritical+0x4a>
	}
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr
 8006254:	2000000c 	.word	0x2000000c
 8006258:	e000ed04 	.word	0xe000ed04

0800625c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006262:	4b12      	ldr	r3, [pc, #72]	@ (80062ac <vPortExitCritical+0x50>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10b      	bne.n	8006282 <vPortExitCritical+0x26>
	__asm volatile
 800626a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	607b      	str	r3, [r7, #4]
}
 800627c:	bf00      	nop
 800627e:	bf00      	nop
 8006280:	e7fd      	b.n	800627e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006282:	4b0a      	ldr	r3, [pc, #40]	@ (80062ac <vPortExitCritical+0x50>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	3b01      	subs	r3, #1
 8006288:	4a08      	ldr	r2, [pc, #32]	@ (80062ac <vPortExitCritical+0x50>)
 800628a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800628c:	4b07      	ldr	r3, [pc, #28]	@ (80062ac <vPortExitCritical+0x50>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d105      	bne.n	80062a0 <vPortExitCritical+0x44>
 8006294:	2300      	movs	r3, #0
 8006296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	f383 8811 	msr	BASEPRI, r3
}
 800629e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bc80      	pop	{r7}
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	2000000c 	.word	0x2000000c

080062b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80062b0:	f3ef 8009 	mrs	r0, PSP
 80062b4:	f3bf 8f6f 	isb	sy
 80062b8:	4b0d      	ldr	r3, [pc, #52]	@ (80062f0 <pxCurrentTCBConst>)
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80062c0:	6010      	str	r0, [r2, #0]
 80062c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80062c6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80062ca:	f380 8811 	msr	BASEPRI, r0
 80062ce:	f7fe fff9 	bl	80052c4 <vTaskSwitchContext>
 80062d2:	f04f 0000 	mov.w	r0, #0
 80062d6:	f380 8811 	msr	BASEPRI, r0
 80062da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80062de:	6819      	ldr	r1, [r3, #0]
 80062e0:	6808      	ldr	r0, [r1, #0]
 80062e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80062e6:	f380 8809 	msr	PSP, r0
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	4770      	bx	lr

080062f0 <pxCurrentTCBConst>:
 80062f0:	20000990 	.word	0x20000990
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80062f4:	bf00      	nop
 80062f6:	bf00      	nop

080062f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
	__asm volatile
 80062fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006302:	f383 8811 	msr	BASEPRI, r3
 8006306:	f3bf 8f6f 	isb	sy
 800630a:	f3bf 8f4f 	dsb	sy
 800630e:	607b      	str	r3, [r7, #4]
}
 8006310:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006312:	f7fe ff1d 	bl	8005150 <xTaskIncrementTick>
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d003      	beq.n	8006324 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800631c:	4b06      	ldr	r3, [pc, #24]	@ (8006338 <xPortSysTickHandler+0x40>)
 800631e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006322:	601a      	str	r2, [r3, #0]
 8006324:	2300      	movs	r3, #0
 8006326:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	f383 8811 	msr	BASEPRI, r3
}
 800632e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006330:	bf00      	nop
 8006332:	3708      	adds	r7, #8
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	e000ed04 	.word	0xe000ed04

0800633c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006340:	4b0a      	ldr	r3, [pc, #40]	@ (800636c <vPortSetupTimerInterrupt+0x30>)
 8006342:	2200      	movs	r2, #0
 8006344:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006346:	4b0a      	ldr	r3, [pc, #40]	@ (8006370 <vPortSetupTimerInterrupt+0x34>)
 8006348:	2200      	movs	r2, #0
 800634a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800634c:	4b09      	ldr	r3, [pc, #36]	@ (8006374 <vPortSetupTimerInterrupt+0x38>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a09      	ldr	r2, [pc, #36]	@ (8006378 <vPortSetupTimerInterrupt+0x3c>)
 8006352:	fba2 2303 	umull	r2, r3, r2, r3
 8006356:	099b      	lsrs	r3, r3, #6
 8006358:	4a08      	ldr	r2, [pc, #32]	@ (800637c <vPortSetupTimerInterrupt+0x40>)
 800635a:	3b01      	subs	r3, #1
 800635c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800635e:	4b03      	ldr	r3, [pc, #12]	@ (800636c <vPortSetupTimerInterrupt+0x30>)
 8006360:	2207      	movs	r2, #7
 8006362:	601a      	str	r2, [r3, #0]
}
 8006364:	bf00      	nop
 8006366:	46bd      	mov	sp, r7
 8006368:	bc80      	pop	{r7}
 800636a:	4770      	bx	lr
 800636c:	e000e010 	.word	0xe000e010
 8006370:	e000e018 	.word	0xe000e018
 8006374:	20000000 	.word	0x20000000
 8006378:	10624dd3 	.word	0x10624dd3
 800637c:	e000e014 	.word	0xe000e014

08006380 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006386:	f3ef 8305 	mrs	r3, IPSR
 800638a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b0f      	cmp	r3, #15
 8006390:	d915      	bls.n	80063be <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006392:	4a17      	ldr	r2, [pc, #92]	@ (80063f0 <vPortValidateInterruptPriority+0x70>)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4413      	add	r3, r2
 8006398:	781b      	ldrb	r3, [r3, #0]
 800639a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800639c:	4b15      	ldr	r3, [pc, #84]	@ (80063f4 <vPortValidateInterruptPriority+0x74>)
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	7afa      	ldrb	r2, [r7, #11]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d20b      	bcs.n	80063be <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80063a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063aa:	f383 8811 	msr	BASEPRI, r3
 80063ae:	f3bf 8f6f 	isb	sy
 80063b2:	f3bf 8f4f 	dsb	sy
 80063b6:	607b      	str	r3, [r7, #4]
}
 80063b8:	bf00      	nop
 80063ba:	bf00      	nop
 80063bc:	e7fd      	b.n	80063ba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80063be:	4b0e      	ldr	r3, [pc, #56]	@ (80063f8 <vPortValidateInterruptPriority+0x78>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80063c6:	4b0d      	ldr	r3, [pc, #52]	@ (80063fc <vPortValidateInterruptPriority+0x7c>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d90b      	bls.n	80063e6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80063ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d2:	f383 8811 	msr	BASEPRI, r3
 80063d6:	f3bf 8f6f 	isb	sy
 80063da:	f3bf 8f4f 	dsb	sy
 80063de:	603b      	str	r3, [r7, #0]
}
 80063e0:	bf00      	nop
 80063e2:	bf00      	nop
 80063e4:	e7fd      	b.n	80063e2 <vPortValidateInterruptPriority+0x62>
	}
 80063e6:	bf00      	nop
 80063e8:	3714      	adds	r7, #20
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bc80      	pop	{r7}
 80063ee:	4770      	bx	lr
 80063f0:	e000e3f0 	.word	0xe000e3f0
 80063f4:	20000fbc 	.word	0x20000fbc
 80063f8:	e000ed0c 	.word	0xe000ed0c
 80063fc:	20000fc0 	.word	0x20000fc0

08006400 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b08a      	sub	sp, #40	@ 0x28
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006408:	2300      	movs	r3, #0
 800640a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800640c:	f7fe fde6 	bl	8004fdc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006410:	4b5c      	ldr	r3, [pc, #368]	@ (8006584 <pvPortMalloc+0x184>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006418:	f000 f924 	bl	8006664 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800641c:	4b5a      	ldr	r3, [pc, #360]	@ (8006588 <pvPortMalloc+0x188>)
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4013      	ands	r3, r2
 8006424:	2b00      	cmp	r3, #0
 8006426:	f040 8095 	bne.w	8006554 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d01e      	beq.n	800646e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006430:	2208      	movs	r2, #8
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4413      	add	r3, r2
 8006436:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f003 0307 	and.w	r3, r3, #7
 800643e:	2b00      	cmp	r3, #0
 8006440:	d015      	beq.n	800646e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f023 0307 	bic.w	r3, r3, #7
 8006448:	3308      	adds	r3, #8
 800644a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f003 0307 	and.w	r3, r3, #7
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00b      	beq.n	800646e <pvPortMalloc+0x6e>
	__asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	617b      	str	r3, [r7, #20]
}
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	e7fd      	b.n	800646a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d06f      	beq.n	8006554 <pvPortMalloc+0x154>
 8006474:	4b45      	ldr	r3, [pc, #276]	@ (800658c <pvPortMalloc+0x18c>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	429a      	cmp	r2, r3
 800647c:	d86a      	bhi.n	8006554 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800647e:	4b44      	ldr	r3, [pc, #272]	@ (8006590 <pvPortMalloc+0x190>)
 8006480:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006482:	4b43      	ldr	r3, [pc, #268]	@ (8006590 <pvPortMalloc+0x190>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006488:	e004      	b.n	8006494 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800648a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800648e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	429a      	cmp	r2, r3
 800649c:	d903      	bls.n	80064a6 <pvPortMalloc+0xa6>
 800649e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d1f1      	bne.n	800648a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80064a6:	4b37      	ldr	r3, [pc, #220]	@ (8006584 <pvPortMalloc+0x184>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d051      	beq.n	8006554 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80064b0:	6a3b      	ldr	r3, [r7, #32]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2208      	movs	r2, #8
 80064b6:	4413      	add	r3, r2
 80064b8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80064ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	6a3b      	ldr	r3, [r7, #32]
 80064c0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80064c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	1ad2      	subs	r2, r2, r3
 80064ca:	2308      	movs	r3, #8
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d920      	bls.n	8006514 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80064d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4413      	add	r3, r2
 80064d8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	f003 0307 	and.w	r3, r3, #7
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d00b      	beq.n	80064fc <pvPortMalloc+0xfc>
	__asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	613b      	str	r3, [r7, #16]
}
 80064f6:	bf00      	nop
 80064f8:	bf00      	nop
 80064fa:	e7fd      	b.n	80064f8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80064fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fe:	685a      	ldr	r2, [r3, #4]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	1ad2      	subs	r2, r2, r3
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800650e:	69b8      	ldr	r0, [r7, #24]
 8006510:	f000 f90a 	bl	8006728 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006514:	4b1d      	ldr	r3, [pc, #116]	@ (800658c <pvPortMalloc+0x18c>)
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	4a1b      	ldr	r2, [pc, #108]	@ (800658c <pvPortMalloc+0x18c>)
 8006520:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006522:	4b1a      	ldr	r3, [pc, #104]	@ (800658c <pvPortMalloc+0x18c>)
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	4b1b      	ldr	r3, [pc, #108]	@ (8006594 <pvPortMalloc+0x194>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	429a      	cmp	r2, r3
 800652c:	d203      	bcs.n	8006536 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800652e:	4b17      	ldr	r3, [pc, #92]	@ (800658c <pvPortMalloc+0x18c>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a18      	ldr	r2, [pc, #96]	@ (8006594 <pvPortMalloc+0x194>)
 8006534:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006538:	685a      	ldr	r2, [r3, #4]
 800653a:	4b13      	ldr	r3, [pc, #76]	@ (8006588 <pvPortMalloc+0x188>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	431a      	orrs	r2, r3
 8006540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006542:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006546:	2200      	movs	r2, #0
 8006548:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800654a:	4b13      	ldr	r3, [pc, #76]	@ (8006598 <pvPortMalloc+0x198>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	3301      	adds	r3, #1
 8006550:	4a11      	ldr	r2, [pc, #68]	@ (8006598 <pvPortMalloc+0x198>)
 8006552:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006554:	f7fe fd50 	bl	8004ff8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	f003 0307 	and.w	r3, r3, #7
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00b      	beq.n	800657a <pvPortMalloc+0x17a>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	60fb      	str	r3, [r7, #12]
}
 8006574:	bf00      	nop
 8006576:	bf00      	nop
 8006578:	e7fd      	b.n	8006576 <pvPortMalloc+0x176>
	return pvReturn;
 800657a:	69fb      	ldr	r3, [r7, #28]
}
 800657c:	4618      	mov	r0, r3
 800657e:	3728      	adds	r7, #40	@ 0x28
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	20001bcc 	.word	0x20001bcc
 8006588:	20001be0 	.word	0x20001be0
 800658c:	20001bd0 	.word	0x20001bd0
 8006590:	20001bc4 	.word	0x20001bc4
 8006594:	20001bd4 	.word	0x20001bd4
 8006598:	20001bd8 	.word	0x20001bd8

0800659c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d04f      	beq.n	800664e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80065ae:	2308      	movs	r3, #8
 80065b0:	425b      	negs	r3, r3
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	4413      	add	r3, r2
 80065b6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	4b25      	ldr	r3, [pc, #148]	@ (8006658 <vPortFree+0xbc>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4013      	ands	r3, r2
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d10b      	bne.n	80065e2 <vPortFree+0x46>
	__asm volatile
 80065ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ce:	f383 8811 	msr	BASEPRI, r3
 80065d2:	f3bf 8f6f 	isb	sy
 80065d6:	f3bf 8f4f 	dsb	sy
 80065da:	60fb      	str	r3, [r7, #12]
}
 80065dc:	bf00      	nop
 80065de:	bf00      	nop
 80065e0:	e7fd      	b.n	80065de <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00b      	beq.n	8006602 <vPortFree+0x66>
	__asm volatile
 80065ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ee:	f383 8811 	msr	BASEPRI, r3
 80065f2:	f3bf 8f6f 	isb	sy
 80065f6:	f3bf 8f4f 	dsb	sy
 80065fa:	60bb      	str	r3, [r7, #8]
}
 80065fc:	bf00      	nop
 80065fe:	bf00      	nop
 8006600:	e7fd      	b.n	80065fe <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	4b14      	ldr	r3, [pc, #80]	@ (8006658 <vPortFree+0xbc>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4013      	ands	r3, r2
 800660c:	2b00      	cmp	r3, #0
 800660e:	d01e      	beq.n	800664e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d11a      	bne.n	800664e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	685a      	ldr	r2, [r3, #4]
 800661c:	4b0e      	ldr	r3, [pc, #56]	@ (8006658 <vPortFree+0xbc>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	43db      	mvns	r3, r3
 8006622:	401a      	ands	r2, r3
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006628:	f7fe fcd8 	bl	8004fdc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	685a      	ldr	r2, [r3, #4]
 8006630:	4b0a      	ldr	r3, [pc, #40]	@ (800665c <vPortFree+0xc0>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4413      	add	r3, r2
 8006636:	4a09      	ldr	r2, [pc, #36]	@ (800665c <vPortFree+0xc0>)
 8006638:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800663a:	6938      	ldr	r0, [r7, #16]
 800663c:	f000 f874 	bl	8006728 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006640:	4b07      	ldr	r3, [pc, #28]	@ (8006660 <vPortFree+0xc4>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	3301      	adds	r3, #1
 8006646:	4a06      	ldr	r2, [pc, #24]	@ (8006660 <vPortFree+0xc4>)
 8006648:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800664a:	f7fe fcd5 	bl	8004ff8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800664e:	bf00      	nop
 8006650:	3718      	adds	r7, #24
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	20001be0 	.word	0x20001be0
 800665c:	20001bd0 	.word	0x20001bd0
 8006660:	20001bdc 	.word	0x20001bdc

08006664 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006664:	b480      	push	{r7}
 8006666:	b085      	sub	sp, #20
 8006668:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800666a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800666e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006670:	4b27      	ldr	r3, [pc, #156]	@ (8006710 <prvHeapInit+0xac>)
 8006672:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f003 0307 	and.w	r3, r3, #7
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00c      	beq.n	8006698 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	3307      	adds	r3, #7
 8006682:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f023 0307 	bic.w	r3, r3, #7
 800668a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	4a1f      	ldr	r2, [pc, #124]	@ (8006710 <prvHeapInit+0xac>)
 8006694:	4413      	add	r3, r2
 8006696:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800669c:	4a1d      	ldr	r2, [pc, #116]	@ (8006714 <prvHeapInit+0xb0>)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80066a2:	4b1c      	ldr	r3, [pc, #112]	@ (8006714 <prvHeapInit+0xb0>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	68ba      	ldr	r2, [r7, #8]
 80066ac:	4413      	add	r3, r2
 80066ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80066b0:	2208      	movs	r2, #8
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	1a9b      	subs	r3, r3, r2
 80066b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f023 0307 	bic.w	r3, r3, #7
 80066be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	4a15      	ldr	r2, [pc, #84]	@ (8006718 <prvHeapInit+0xb4>)
 80066c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80066c6:	4b14      	ldr	r3, [pc, #80]	@ (8006718 <prvHeapInit+0xb4>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2200      	movs	r2, #0
 80066cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80066ce:	4b12      	ldr	r3, [pc, #72]	@ (8006718 <prvHeapInit+0xb4>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	1ad2      	subs	r2, r2, r3
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80066e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006718 <prvHeapInit+0xb4>)
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	4a0a      	ldr	r2, [pc, #40]	@ (800671c <prvHeapInit+0xb8>)
 80066f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	4a09      	ldr	r2, [pc, #36]	@ (8006720 <prvHeapInit+0xbc>)
 80066fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80066fc:	4b09      	ldr	r3, [pc, #36]	@ (8006724 <prvHeapInit+0xc0>)
 80066fe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006702:	601a      	str	r2, [r3, #0]
}
 8006704:	bf00      	nop
 8006706:	3714      	adds	r7, #20
 8006708:	46bd      	mov	sp, r7
 800670a:	bc80      	pop	{r7}
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	20000fc4 	.word	0x20000fc4
 8006714:	20001bc4 	.word	0x20001bc4
 8006718:	20001bcc 	.word	0x20001bcc
 800671c:	20001bd4 	.word	0x20001bd4
 8006720:	20001bd0 	.word	0x20001bd0
 8006724:	20001be0 	.word	0x20001be0

08006728 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006730:	4b27      	ldr	r3, [pc, #156]	@ (80067d0 <prvInsertBlockIntoFreeList+0xa8>)
 8006732:	60fb      	str	r3, [r7, #12]
 8006734:	e002      	b.n	800673c <prvInsertBlockIntoFreeList+0x14>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	60fb      	str	r3, [r7, #12]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	429a      	cmp	r2, r3
 8006744:	d8f7      	bhi.n	8006736 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	68ba      	ldr	r2, [r7, #8]
 8006750:	4413      	add	r3, r2
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	429a      	cmp	r2, r3
 8006756:	d108      	bne.n	800676a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	685a      	ldr	r2, [r3, #4]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	441a      	add	r2, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	441a      	add	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	429a      	cmp	r2, r3
 800677c:	d118      	bne.n	80067b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	4b14      	ldr	r3, [pc, #80]	@ (80067d4 <prvInsertBlockIntoFreeList+0xac>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	429a      	cmp	r2, r3
 8006788:	d00d      	beq.n	80067a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	685a      	ldr	r2, [r3, #4]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	441a      	add	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	601a      	str	r2, [r3, #0]
 80067a4:	e008      	b.n	80067b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80067a6:	4b0b      	ldr	r3, [pc, #44]	@ (80067d4 <prvInsertBlockIntoFreeList+0xac>)
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	601a      	str	r2, [r3, #0]
 80067ae:	e003      	b.n	80067b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80067b8:	68fa      	ldr	r2, [r7, #12]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d002      	beq.n	80067c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067c6:	bf00      	nop
 80067c8:	3714      	adds	r7, #20
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bc80      	pop	{r7}
 80067ce:	4770      	bx	lr
 80067d0:	20001bc4 	.word	0x20001bc4
 80067d4:	20001bcc 	.word	0x20001bcc

080067d8 <memmove>:
 80067d8:	4288      	cmp	r0, r1
 80067da:	b510      	push	{r4, lr}
 80067dc:	eb01 0402 	add.w	r4, r1, r2
 80067e0:	d902      	bls.n	80067e8 <memmove+0x10>
 80067e2:	4284      	cmp	r4, r0
 80067e4:	4623      	mov	r3, r4
 80067e6:	d807      	bhi.n	80067f8 <memmove+0x20>
 80067e8:	1e43      	subs	r3, r0, #1
 80067ea:	42a1      	cmp	r1, r4
 80067ec:	d008      	beq.n	8006800 <memmove+0x28>
 80067ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067f6:	e7f8      	b.n	80067ea <memmove+0x12>
 80067f8:	4601      	mov	r1, r0
 80067fa:	4402      	add	r2, r0
 80067fc:	428a      	cmp	r2, r1
 80067fe:	d100      	bne.n	8006802 <memmove+0x2a>
 8006800:	bd10      	pop	{r4, pc}
 8006802:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006806:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800680a:	e7f7      	b.n	80067fc <memmove+0x24>

0800680c <memset>:
 800680c:	4603      	mov	r3, r0
 800680e:	4402      	add	r2, r0
 8006810:	4293      	cmp	r3, r2
 8006812:	d100      	bne.n	8006816 <memset+0xa>
 8006814:	4770      	bx	lr
 8006816:	f803 1b01 	strb.w	r1, [r3], #1
 800681a:	e7f9      	b.n	8006810 <memset+0x4>

0800681c <__libc_init_array>:
 800681c:	b570      	push	{r4, r5, r6, lr}
 800681e:	2600      	movs	r6, #0
 8006820:	4d0c      	ldr	r5, [pc, #48]	@ (8006854 <__libc_init_array+0x38>)
 8006822:	4c0d      	ldr	r4, [pc, #52]	@ (8006858 <__libc_init_array+0x3c>)
 8006824:	1b64      	subs	r4, r4, r5
 8006826:	10a4      	asrs	r4, r4, #2
 8006828:	42a6      	cmp	r6, r4
 800682a:	d109      	bne.n	8006840 <__libc_init_array+0x24>
 800682c:	f000 f828 	bl	8006880 <_init>
 8006830:	2600      	movs	r6, #0
 8006832:	4d0a      	ldr	r5, [pc, #40]	@ (800685c <__libc_init_array+0x40>)
 8006834:	4c0a      	ldr	r4, [pc, #40]	@ (8006860 <__libc_init_array+0x44>)
 8006836:	1b64      	subs	r4, r4, r5
 8006838:	10a4      	asrs	r4, r4, #2
 800683a:	42a6      	cmp	r6, r4
 800683c:	d105      	bne.n	800684a <__libc_init_array+0x2e>
 800683e:	bd70      	pop	{r4, r5, r6, pc}
 8006840:	f855 3b04 	ldr.w	r3, [r5], #4
 8006844:	4798      	blx	r3
 8006846:	3601      	adds	r6, #1
 8006848:	e7ee      	b.n	8006828 <__libc_init_array+0xc>
 800684a:	f855 3b04 	ldr.w	r3, [r5], #4
 800684e:	4798      	blx	r3
 8006850:	3601      	adds	r6, #1
 8006852:	e7f2      	b.n	800683a <__libc_init_array+0x1e>
 8006854:	08006a40 	.word	0x08006a40
 8006858:	08006a40 	.word	0x08006a40
 800685c:	08006a40 	.word	0x08006a40
 8006860:	08006a44 	.word	0x08006a44

08006864 <memcpy>:
 8006864:	440a      	add	r2, r1
 8006866:	4291      	cmp	r1, r2
 8006868:	f100 33ff 	add.w	r3, r0, #4294967295
 800686c:	d100      	bne.n	8006870 <memcpy+0xc>
 800686e:	4770      	bx	lr
 8006870:	b510      	push	{r4, lr}
 8006872:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006876:	4291      	cmp	r1, r2
 8006878:	f803 4f01 	strb.w	r4, [r3, #1]!
 800687c:	d1f9      	bne.n	8006872 <memcpy+0xe>
 800687e:	bd10      	pop	{r4, pc}

08006880 <_init>:
 8006880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006882:	bf00      	nop
 8006884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006886:	bc08      	pop	{r3}
 8006888:	469e      	mov	lr, r3
 800688a:	4770      	bx	lr

0800688c <_fini>:
 800688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688e:	bf00      	nop
 8006890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006892:	bc08      	pop	{r3}
 8006894:	469e      	mov	lr, r3
 8006896:	4770      	bx	lr
