<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 16 20:23:18 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>15667</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8039</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1553</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>13</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>mem_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam_pclk_ibuf/I </td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_timing/o_vs_s0/Q </td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_cmos_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>u_mem_pll/rpll_inst/CLKOUT</td>
<td>mem_clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>97.028(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam_pclk</td>
<td>100.000(MHz)</td>
<td>124.267(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>vtc_vs_out</td>
<td>100.000(MHz)</td>
<td>653.370(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>96.322(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>102.330(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>26.731</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.271</td>
</tr>
<tr>
<td>2</td>
<td>27.179</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.823</td>
</tr>
<tr>
<td>3</td>
<td>27.622</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.380</td>
</tr>
<tr>
<td>4</td>
<td>27.760</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.242</td>
</tr>
<tr>
<td>5</td>
<td>27.829</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.173</td>
</tr>
<tr>
<td>6</td>
<td>27.898</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.104</td>
</tr>
<tr>
<td>7</td>
<td>28.128</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.874</td>
</tr>
<tr>
<td>8</td>
<td>28.456</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.546</td>
</tr>
<tr>
<td>9</td>
<td>29.113</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.889</td>
</tr>
<tr>
<td>10</td>
<td>29.453</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.549</td>
</tr>
<tr>
<td>11</td>
<td>29.635</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.367</td>
</tr>
<tr>
<td>12</td>
<td>29.975</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.027</td>
</tr>
<tr>
<td>13</td>
<td>30.064</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.938</td>
</tr>
<tr>
<td>14</td>
<td>31.242</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.760</td>
</tr>
<tr>
<td>15</td>
<td>31.472</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.530</td>
</tr>
<tr>
<td>16</td>
<td>31.543</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.459</td>
</tr>
<tr>
<td>17</td>
<td>31.974</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.028</td>
</tr>
<tr>
<td>18</td>
<td>32.173</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/al_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.829</td>
</tr>
<tr>
<td>19</td>
<td>32.325</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_0_s1/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.677</td>
</tr>
<tr>
<td>20</td>
<td>32.325</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_0_s1/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.677</td>
</tr>
<tr>
<td>21</td>
<td>32.385</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.617</td>
</tr>
<tr>
<td>22</td>
<td>32.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.577</td>
</tr>
<tr>
<td>23</td>
<td>32.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.577</td>
</tr>
<tr>
<td>24</td>
<td>32.438</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.564</td>
</tr>
<tr>
<td>25</td>
<td>32.444</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.558</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.324</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.429</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>19</td>
<td>0.430</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>20</td>
<td>0.430</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>21</td>
<td>0.430</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>22</td>
<td>0.434</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>23</td>
<td>0.459</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>24</td>
<td>0.459</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>25</td>
<td>0.459</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.365</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.365</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.365</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.365</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.365</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.365</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.977</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Empty_s0/PRESET</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.977</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.977</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.977</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.977</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.977</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_7_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.977</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.977</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.969</td>
<td>u_ov5640_rx/vs_cnt_6_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.606</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.536</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.586</td>
</tr>
<tr>
<td>2</td>
<td>0.536</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.586</td>
</tr>
<tr>
<td>3</td>
<td>0.658</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.658</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.974</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.211</td>
</tr>
<tr>
<td>6</td>
<td>0.974</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.211</td>
</tr>
<tr>
<td>7</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>8</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>9</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>10</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>11</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>12</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>13</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>14</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>15</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>16</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>17</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>18</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>19</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>20</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>21</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>22</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>23</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>24</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
<tr>
<td>25</td>
<td>1.018</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.216</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/rstn2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_href_r1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_href_r2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td>5</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2</td>
</tr>
<tr>
<td>9</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.598</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s25/I1</td>
</tr>
<tr>
<td>2.153</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s25/F</td>
</tr>
<tr>
<td>4.481</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s65/I2</td>
</tr>
<tr>
<td>5.036</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s65/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s88/I2</td>
</tr>
<tr>
<td>6.431</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C31[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s88/F</td>
</tr>
<tr>
<td>7.642</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s54/I1</td>
</tr>
<tr>
<td>8.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s54/F</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s20/I2</td>
</tr>
<tr>
<td>9.416</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s20/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s10/I1</td>
</tr>
<tr>
<td>10.455</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s10/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s6/I3</td>
</tr>
<tr>
<td>11.197</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.424, 33.336%; route: 6.615, 64.406%; tC2Q: 0.232, 2.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>108</td>
<td>R9C33[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s31/I1</td>
</tr>
<tr>
<td>3.548</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s31/F</td>
</tr>
<tr>
<td>4.588</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s95/I0</td>
</tr>
<tr>
<td>4.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s95/F</td>
</tr>
<tr>
<td>5.923</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s120/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s120/F</td>
</tr>
<tr>
<td>7.667</td>
<td>1.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s49/I3</td>
</tr>
<tr>
<td>8.129</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s49/F</td>
</tr>
<tr>
<td>8.302</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s18/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s18/F</td>
</tr>
<tr>
<td>9.070</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s10/I2</td>
</tr>
<tr>
<td>9.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s10/F</td>
</tr>
<tr>
<td>10.179</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s6/I3</td>
</tr>
<tr>
<td>10.749</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.235, 32.933%; route: 6.356, 64.705%; tC2Q: 0.232, 2.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s21/I1</td>
</tr>
<tr>
<td>2.648</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s21/F</td>
</tr>
<tr>
<td>3.963</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s150/I2</td>
</tr>
<tr>
<td>4.518</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s150/F</td>
</tr>
<tr>
<td>6.053</td>
<td>1.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s102/I1</td>
</tr>
<tr>
<td>6.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s102/F</td>
</tr>
<tr>
<td>7.264</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s42/I2</td>
</tr>
<tr>
<td>7.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s42/F</td>
</tr>
<tr>
<td>8.830</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s17/I1</td>
</tr>
<tr>
<td>9.292</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s17/F</td>
</tr>
<tr>
<td>9.293</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s9/I2</td>
</tr>
<tr>
<td>9.755</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s9/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s6/I2</td>
</tr>
<tr>
<td>10.305</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>10.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.655, 38.968%; route: 5.493, 58.559%; tC2Q: 0.232, 2.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>3.080</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s19/I2</td>
</tr>
<tr>
<td>3.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s19/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s83/I0</td>
</tr>
<tr>
<td>4.797</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s83/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s53/I0</td>
</tr>
<tr>
<td>5.526</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s53/F</td>
</tr>
<tr>
<td>6.736</td>
<td>1.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s23/I0</td>
</tr>
<tr>
<td>7.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s23/F</td>
</tr>
<tr>
<td>7.937</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s12/I2</td>
</tr>
<tr>
<td>8.454</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s12/F</td>
</tr>
<tr>
<td>8.867</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s8/I0</td>
</tr>
<tr>
<td>9.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s8/F</td>
</tr>
<tr>
<td>9.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s7/I0</td>
</tr>
<tr>
<td>10.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s7/F</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.479, 37.643%; route: 5.531, 59.847%; tC2Q: 0.232, 2.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s21/I1</td>
</tr>
<tr>
<td>2.648</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s21/F</td>
</tr>
<tr>
<td>3.357</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s145/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s145/F</td>
</tr>
<tr>
<td>5.794</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s96/I1</td>
</tr>
<tr>
<td>6.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s96/F</td>
</tr>
<tr>
<td>6.924</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s19/I3</td>
</tr>
<tr>
<td>7.295</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s19/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s11/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s11/F</td>
</tr>
<tr>
<td>8.700</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s8/I1</td>
</tr>
<tr>
<td>9.153</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s8/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s7/I0</td>
</tr>
<tr>
<td>10.099</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>10.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.511, 38.274%; route: 5.430, 59.197%; tC2Q: 0.232, 2.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>2.837</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s30/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>4.656</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s57/I1</td>
</tr>
<tr>
<td>5.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C34[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s57/F</td>
</tr>
<tr>
<td>6.446</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s37/I2</td>
</tr>
<tr>
<td>7.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s37/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s18/I0</td>
</tr>
<tr>
<td>8.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s18/F</td>
</tr>
<tr>
<td>9.105</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s9/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s6/I3</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>10.030</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.004, 32.995%; route: 5.868, 64.457%; tC2Q: 0.232, 2.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.598</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s25/I1</td>
</tr>
<tr>
<td>2.153</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s25/F</td>
</tr>
<tr>
<td>4.481</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s65/I2</td>
</tr>
<tr>
<td>5.036</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s65/F</td>
</tr>
<tr>
<td>5.718</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s25/I1</td>
</tr>
<tr>
<td>6.171</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s25/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s26/I2</td>
</tr>
<tr>
<td>7.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s26/F</td>
</tr>
<tr>
<td>8.074</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s15/I2</td>
</tr>
<tr>
<td>8.644</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s15/F</td>
</tr>
<tr>
<td>8.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s9/I0</td>
</tr>
<tr>
<td>9.016</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s9/F</td>
</tr>
<tr>
<td>9.429</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s7/I2</td>
</tr>
<tr>
<td>9.800</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s7/F</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 37.502%; route: 5.314, 59.884%; tC2Q: 0.232, 2.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.598</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s25/I1</td>
</tr>
<tr>
<td>2.153</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s25/F</td>
</tr>
<tr>
<td>4.481</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s65/I2</td>
</tr>
<tr>
<td>5.036</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s65/F</td>
</tr>
<tr>
<td>6.303</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s27/I2</td>
</tr>
<tr>
<td>6.873</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s27/F</td>
</tr>
<tr>
<td>7.047</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s31/I2</td>
</tr>
<tr>
<td>7.617</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s31/F</td>
</tr>
<tr>
<td>7.618</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s14/I3</td>
</tr>
<tr>
<td>8.188</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s14/F</td>
</tr>
<tr>
<td>8.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s8/I3</td>
</tr>
<tr>
<td>8.732</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s8/F</td>
</tr>
<tr>
<td>8.902</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s7/I0</td>
</tr>
<tr>
<td>9.472</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s7/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.761, 44.007%; route: 4.553, 53.278%; tC2Q: 0.232, 2.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>2.831</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s47/I1</td>
</tr>
<tr>
<td>3.202</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s47/F</td>
</tr>
<tr>
<td>3.680</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s29/I0</td>
</tr>
<tr>
<td>4.142</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s29/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s23/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s23/F</td>
</tr>
<tr>
<td>5.975</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s12/I2</td>
</tr>
<tr>
<td>6.437</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s12/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s8/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>7.558</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s14/I1</td>
</tr>
<tr>
<td>7.929</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s14/F</td>
</tr>
<tr>
<td>7.938</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s4/I2</td>
</tr>
<tr>
<td>8.487</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s4/F</td>
</tr>
<tr>
<td>8.814</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.185, 40.374%; route: 4.472, 56.685%; tC2Q: 0.232, 2.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>2.831</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s47/I1</td>
</tr>
<tr>
<td>3.202</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s47/F</td>
</tr>
<tr>
<td>3.680</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s29/I0</td>
</tr>
<tr>
<td>4.142</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s29/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s23/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s23/F</td>
</tr>
<tr>
<td>5.975</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s12/I2</td>
</tr>
<tr>
<td>6.437</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s12/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s8/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>7.558</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s14/I1</td>
</tr>
<tr>
<td>7.929</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s14/F</td>
</tr>
<tr>
<td>8.475</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.636, 34.919%; route: 4.681, 62.007%; tC2Q: 0.232, 3.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.514</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I3</td>
</tr>
<tr>
<td>3.967</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>4.391</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s0/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s0/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/I0</td>
</tr>
<tr>
<td>5.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/F</td>
</tr>
<tr>
<td>6.714</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/I3</td>
</tr>
<tr>
<td>7.085</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/F</td>
</tr>
<tr>
<td>7.502</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s5/I3</td>
</tr>
<tr>
<td>7.964</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s5/F</td>
</tr>
<tr>
<td>8.292</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.322, 45.096%; route: 3.813, 51.755%; tC2Q: 0.232, 3.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.514</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I3</td>
</tr>
<tr>
<td>3.967</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>4.391</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s0/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s0/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/I0</td>
</tr>
<tr>
<td>5.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/F</td>
</tr>
<tr>
<td>6.714</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/I3</td>
</tr>
<tr>
<td>7.085</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I1</td>
</tr>
<tr>
<td>7.809</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>7.953</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.409, 48.512%; route: 3.386, 48.186%; tC2Q: 0.232, 3.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>2.831</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s47/I1</td>
</tr>
<tr>
<td>3.202</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s47/F</td>
</tr>
<tr>
<td>3.680</td>
<td>0.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s29/I0</td>
</tr>
<tr>
<td>4.142</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s29/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s23/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s23/F</td>
</tr>
<tr>
<td>5.975</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s12/I2</td>
</tr>
<tr>
<td>6.437</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s12/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s8/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>7.315</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n100_s8/I1</td>
</tr>
<tr>
<td>7.864</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n100_s8/F</td>
</tr>
<tr>
<td>7.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.814, 40.558%; route: 3.892, 56.099%; tC2Q: 0.232, 3.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I1</td>
</tr>
<tr>
<td>2.644</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>2.821</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/I2</td>
</tr>
<tr>
<td>3.391</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/F</td>
</tr>
<tr>
<td>3.565</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/F</td>
</tr>
<tr>
<td>4.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n298_s0/I3</td>
</tr>
<tr>
<td>4.708</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n298_s0/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I0</td>
</tr>
<tr>
<td>5.437</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/I1</td>
</tr>
<tr>
<td>5.971</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/F</td>
</tr>
<tr>
<td>6.223</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/I3</td>
</tr>
<tr>
<td>6.685</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/F</td>
</tr>
<tr>
<td>6.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.668, 63.686%; route: 1.860, 32.286%; tC2Q: 0.232, 4.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.763</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s3/I0</td>
</tr>
<tr>
<td>4.134</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s3/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n306_s1/I2</td>
</tr>
<tr>
<td>4.933</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n306_s1/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n306_s0/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C46[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n306_s0/F</td>
</tr>
<tr>
<td>6.456</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 43.526%; route: 2.891, 52.278%; tC2Q: 0.232, 4.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.514</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I3</td>
</tr>
<tr>
<td>3.967</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>4.391</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s0/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s0/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/I0</td>
</tr>
<tr>
<td>5.749</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/F</td>
</tr>
<tr>
<td>5.923</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I2</td>
</tr>
<tr>
<td>6.385</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>6.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.966, 54.330%; route: 2.261, 41.420%; tC2Q: 0.232, 4.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.763</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s3/I0</td>
</tr>
<tr>
<td>4.134</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s3/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n306_s1/I2</td>
</tr>
<tr>
<td>4.933</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n306_s1/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I1</td>
</tr>
<tr>
<td>5.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C46[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/I2</td>
</tr>
<tr>
<td>5.954</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/F</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.685, 53.399%; route: 2.111, 41.987%; tC2Q: 0.232, 4.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/al_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.514</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I3</td>
</tr>
<tr>
<td>3.967</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>4.391</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C44[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/F</td>
</tr>
<tr>
<td>5.293</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s0/I1</td>
</tr>
<tr>
<td>5.755</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/al_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/al_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/al_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.396, 49.617%; route: 2.201, 45.579%; tC2Q: 0.232, 4.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_0_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C47[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_0_s1/Q</td>
</tr>
<tr>
<td>1.846</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I0</td>
</tr>
<tr>
<td>2.363</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.625</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>3.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/I1</td>
</tr>
<tr>
<td>3.802</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/F</td>
</tr>
<tr>
<td>3.804</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>4.257</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>4.670</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>5.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>5.141</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/I0</td>
</tr>
<tr>
<td>5.603</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>5.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.800, 59.867%; route: 1.645, 35.173%; tC2Q: 0.232, 4.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_0_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C47[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_0_s1/Q</td>
</tr>
<tr>
<td>1.846</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I0</td>
</tr>
<tr>
<td>2.363</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.625</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>3.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/I1</td>
</tr>
<tr>
<td>3.802</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/F</td>
</tr>
<tr>
<td>3.804</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>4.257</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>4.670</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>5.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>5.141</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n203_s10/I0</td>
</tr>
<tr>
<td>5.603</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n203_s10/F</td>
</tr>
<tr>
<td>5.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.800, 59.867%; route: 1.645, 35.173%; tC2Q: 0.232, 4.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.514</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I3</td>
</tr>
<tr>
<td>3.967</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>4.391</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C44[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/F</td>
</tr>
<tr>
<td>5.172</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n345_s1/I3</td>
</tr>
<tr>
<td>5.543</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C46[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n345_s1/F</td>
</tr>
<tr>
<td>5.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.305, 49.925%; route: 2.080, 45.051%; tC2Q: 0.232, 5.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.514</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I3</td>
</tr>
<tr>
<td>3.967</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>4.391</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C44[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/F</td>
</tr>
<tr>
<td>4.954</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s1/I3</td>
</tr>
<tr>
<td>5.503</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s1/F</td>
</tr>
<tr>
<td>5.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.483, 54.244%; route: 1.862, 40.688%; tC2Q: 0.232, 5.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.514</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I3</td>
</tr>
<tr>
<td>3.967</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>4.391</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C44[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/F</td>
</tr>
<tr>
<td>4.954</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n332_s1/I3</td>
</tr>
<tr>
<td>5.503</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n332_s1/F</td>
</tr>
<tr>
<td>5.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.483, 54.244%; route: 1.862, 40.688%; tC2Q: 0.232, 5.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I1</td>
</tr>
<tr>
<td>2.644</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>2.821</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/I2</td>
</tr>
<tr>
<td>3.391</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/F</td>
</tr>
<tr>
<td>3.565</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/F</td>
</tr>
<tr>
<td>4.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s0/I3</td>
</tr>
<tr>
<td>4.693</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s0/F</td>
</tr>
<tr>
<td>5.490</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.265, 49.623%; route: 2.067, 45.295%; tC2Q: 0.232, 5.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>2.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>3.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>3.514</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I3</td>
</tr>
<tr>
<td>3.967</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>4.391</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C44[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/F</td>
</tr>
<tr>
<td>5.022</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n340_s1/I1</td>
</tr>
<tr>
<td>5.484</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n340_s1/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.396, 52.566%; route: 1.930, 42.345%; tC2Q: 0.232, 5.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/Q</td>
</tr>
<tr>
<td>1.195</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.771%; tC2Q: 0.202, 60.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n146_s2/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n146_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n42_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n42_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n38_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n38_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n36_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n36_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n32_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n32_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n30_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n30_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n68_s3/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n68_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n154_s1/I0</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n154_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s9/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s9/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s6/I0</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s6/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>108</td>
<td>R9C33[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n122_s10/I0</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n122_s10/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s0/I0</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s0/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n73_s1/I2</td>
</tr>
<tr>
<td>1.300</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n73_s1/F</td>
</tr>
<tr>
<td>1.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n75_s1/I2</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n75_s1/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n74_s3/I0</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n74_s3/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n100_s8/I2</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n100_s8/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/next_state_3_s26/I3</td>
</tr>
<tr>
<td>1.305</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/next_state_3_s26/F</td>
</tr>
<tr>
<td>1.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.135%; route: 0.011, 2.472%; tC2Q: 0.202, 45.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C47[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/Q</td>
</tr>
<tr>
<td>1.329</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.981%; tC2Q: 0.202, 43.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C47[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/Q</td>
</tr>
<tr>
<td>1.329</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.981%; tC2Q: 0.202, 43.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C47[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/Q</td>
</tr>
<tr>
<td>1.329</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.981%; tC2Q: 0.202, 43.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.498</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.757%; route: 2.446, 53.197%; tC2Q: 0.232, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.498</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.757%; route: 2.446, 53.197%; tC2Q: 0.232, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.498</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.757%; route: 2.446, 53.197%; tC2Q: 0.232, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.498</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.757%; route: 2.446, 53.197%; tC2Q: 0.232, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.498</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.757%; route: 2.446, 53.197%; tC2Q: 0.232, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.498</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.757%; route: 2.446, 53.197%; tC2Q: 0.232, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.513</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>u_resize_fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>u_resize_fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.615%; route: 2.462, 53.356%; tC2Q: 0.232, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.513</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.615%; route: 2.462, 53.356%; tC2Q: 0.232, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.513</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.615%; route: 2.462, 53.356%; tC2Q: 0.232, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.513</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.615%; route: 2.462, 53.356%; tC2Q: 0.232, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.513</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.615%; route: 2.462, 53.356%; tC2Q: 0.232, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.513</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.615%; route: 2.462, 53.356%; tC2Q: 0.232, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.513</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.615%; route: 2.462, 53.356%; tC2Q: 0.232, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.513</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.615%; route: 2.462, 53.356%; tC2Q: 0.232, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_ov5640_rx/vs_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1672.288</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_ov5640_rx/n239_s3/I0</td>
</tr>
<tr>
<td>1672.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s3/F</td>
</tr>
<tr>
<td>1673.030</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>u_ov5640_rx/n239_s2/I3</td>
</tr>
<tr>
<td>1673.492</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n239_s2/F</td>
</tr>
<tr>
<td>1673.666</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1674.037</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.474</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.505</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.686%; route: 2.454, 53.277%; tC2Q: 0.232, 5.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C15[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>836.115</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C15[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>836.115</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>836.237</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 71.453%; tC2Q: 0.202, 28.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>836.237</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 71.453%; tC2Q: 0.202, 28.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>0.751</td>
<td>0.192</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>0.751</td>
<td>0.192</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB36[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL53[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB3[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>558</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1189</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1674</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 83.387%; tC2Q: 0.202, 16.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/rstn2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/rstn2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/rstn2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_href_r1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_href_r1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_href_r1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_href_r2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_href_r2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_href_r2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1674</td>
<td>dma_clk</td>
<td>-2.409</td>
<td>0.261</td>
</tr>
<tr>
<td>1189</td>
<td>ddr_rst</td>
<td>-3.005</td>
<td>1.521</td>
</tr>
<tr>
<td>558</td>
<td>video_clk</td>
<td>-3.005</td>
<td>0.261</td>
</tr>
<tr>
<td>507</td>
<td>state_led_d_9[0]</td>
<td>0.465</td>
<td>2.285</td>
</tr>
<tr>
<td>160</td>
<td>mc_wrdata_dly_0_9</td>
<td>5.825</td>
<td>2.488</td>
</tr>
<tr>
<td>160</td>
<td>mc_wrdata_dly_0_10</td>
<td>6.325</td>
<td>2.742</td>
</tr>
<tr>
<td>155</td>
<td>next_state.ST_IFF0_WRITE_DDR</td>
<td>0.465</td>
<td>1.320</td>
</tr>
<tr>
<td>154</td>
<td>n28_6</td>
<td>2.269</td>
<td>1.416</td>
</tr>
<tr>
<td>143</td>
<td>n68_5</td>
<td>0.228</td>
<td>2.169</td>
</tr>
<tr>
<td>137</td>
<td>n48_5</td>
<td>-5.786</td>
<td>1.086</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C31</td>
<td>91.67%</td>
</tr>
<tr>
<td>R21C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R39C41</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C12</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R43C23</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37.037 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
