package edu.berkeley.cs.iris

import os.Path
import circt.stage.ChiselStage
import java.nio.file.Paths
import testchipip.dram.SimDRAM
import org.chipsalliance.cde.config.Parameters

object Utils {
  val root = Path(
    Paths.get(sys.env("MILL_TEST_RESOURCE_DIR")).toAbsolutePath
  ) / os.up / os.up
  val buildRoot = root / "build"

  def writeSourceFilesList(path: Path, sourceFiles: Seq[Path]) = {
    os.makeDir.all(path / os.up)
    os.write.over(path, sourceFiles.map(_.toString).mkString("\n"))
  }

  def writeVerilatorSimScript(
      path: Path,
      topModule: String,
      sourceFilesList: Path,
      incDirs: Seq[Path] = Seq.empty,
      optLevel: Option[String] = None
  ) = {
    os.makeDir.all(path / os.up)
    os.write.over(
      path,
      s"""#!/bin/bash
set -ex -o pipefail
verilator \\
  --cc \\
  --exe \\
  --build \\
  --main \\
  -o ../simulation \\
  --top-module ${topModule} \\
  --Mdir verilated-sources \\
  --assert \\
  --timing \\
  --max-num-width 1048576 \\${optLevel match {
          case Some(v) => s"\n  $v \\"
          case None    => ""
        }}${incDirs.map(dir => s"\n  +incdir+$dir \\").mkString("")}
  --vpi \\
  +define+layer$$Verification$$Assert$$Temporal \\
  +define+layer$$Verification$$Assume$$Temporal \\
  +define+layer$$Verification$$Cover$$Temporal \\
  +define+VERILATOR \\
  -Wno-fatal \\
  -CFLAGS "$$CXXFLAGS -O3 -std=c++17 -DVERILATOR -I$$RISCV/include" \\
  -LDFLAGS "$$LDFLAGS -L$$RISCV/lib -Wl,-rpath,$$RISCV/lib -lriscv -lfesvr" \\
  -F ${sourceFilesList.toString}
script -f -c "./simulation </dev/null 2> >(spike-dasm > simulation.out)" simulation.log
"""
    )
    path.toIO.setExecutable(true)
  }

  def writeVcsSimScript(
      path: Path,
      topModule: String,
      sourceFilesList: Path,
      incDirs: Seq[Path] = Seq.empty,
      loadmem: Option[Path] = None
  ) = {
    // val dramsim_ini =
    //   getClass.getResource("/dramsim2_ini").getPath
    // FIXME: nono hardcode
    val dramsim_ini = root / "testchipip" / "src" / "main" / "resources" / "dramsim2_ini"
    os.makeDir.all(path / os.up)
    os.write.over(
      path,
      s"""#!/bin/bash
set -ex -o pipefail
vcs \\
  -full64\\
  -CFLAGS "$$CXXFLAGS -O3 -std=c++17 -I$$RISCV/include -I${root.toString}/DRAMSim2" \\
  -LDFLAGS "$$LDFLAGS -L$$RISCV/lib -Wl,-rpath,$$RISCV/lib" \\
  -lriscv -lfesvr -ldramsim \\
  -notice -line +lint=all,noVCDE,noONGS,noUI -error=PCWM-L -error=noZMMCM \\
  -timescale=1ns/10ps -quiet -q +rad +vcs+lic+wait +vc+list \\
  -f ${sourceFilesList.toString} -sverilog +systemverilogext+.sv+.svi+.svh+.svt -assert svaext +libext+.sv +v2k +verilog2001ext+.v95+.vt+.vp +libext+.v \\
  -debug_pp \\
  -top $topModule \\${incDirs.map(dir => s"\n  +incdir+$dir \\").mkString("")}
  +define+layer$$Verification$$Assert$$Temporal \\
  +define+layer$$Verification$$Assume$$Temporal \\
  +define+layer$$Verification$$Cover$$Temporal \\
  +define+VCS +define+FSDB +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_INVALID_ASSIGN \\
  -o simulation -Mdir=vcs-sources
script -f -c "./simulation +permissive +dramsim +dramsim_ini_dir=${dramsim_ini.toString}${loadmem.map(p => s" +loadmem=${p.toString}").getOrElse("")} +permissive-off placeholder-binary </dev/null 2> >(spike-dasm > simulation.out)" simulation.log
"""
    )
    path.toIO.setExecutable(true)
  }

  /** Finds source files within a given source directory with the given file
    * extensions.
    */
  def getSourceFiles(
      sourceDir: Path,
      fileExtensions: Seq[String] = Seq(".v", ".sv", ".cc", ".vams")
  ): Seq[Path] = {
    os
      .walk(sourceDir)
      .filter(os.isFile)
      .filter(path => fileExtensions.exists(ext => path.last.endsWith(ext)))
  }

  def simulateTopWithBinaries(
      workDir: Path,
      chip0BinaryPath: Path,
      chip1BinaryPath: Path,
      chip0PlusArgs: Seq[String] = Seq.empty,
      chip1PlusArgs: Seq[String] = Seq.empty,
      fast: Boolean = false
  )(implicit p: Parameters) = {
    assert(
      os.exists(chip0BinaryPath),
      "The provided chip0 binary does not exit. You may have to run `make` in the `software/` directory to make the binary first"
    )
    assert(
      os.exists(chip1BinaryPath),
      "The provided chip1 binary does not exit. You may have to run `make` in the `software/` directory to make the binary first"
    )
    assert(
      !fast || chip0BinaryPath == chip1BinaryPath,
      "FastRAM uses +loadmem which loads a single binary into all SimDRAM instances. Both chips must use the same binary when fast is enabled."
    )

    os.makeDir.all(workDir)

    val sourceDir = workDir / "src"
    val simDir = workDir / "sim"
    val artifactsDir = workDir / "artifacts"
    os.remove.all(sourceDir)
    os.makeDir.all(simDir)
    os.makeDir.all(artifactsDir)

    ChiselStage.emitSystemVerilogFile(
      new SimTop(chip0BinaryPath, chip1BinaryPath, chip0PlusArgs, chip1PlusArgs, fast),
      args = Array(
        "--target-dir",
        sourceDir.toString
      )
    )
    freechips.rocketchip.util.ElaborationArtefacts.files.foreach { case (extension, contents) =>
      os.write.over(artifactsDir / s"Iris.${extension}", contents ())
    }
    val sourceFiles = getSourceFiles(sourceDir)

    val sourceFilesList = simDir / "sourceFiles.F"
    val simScript = simDir / "simulate.sh"

    writeSourceFilesList(sourceFilesList, sourceFiles)

    writeVcsSimScript(
      simScript,
      "SimTop",
      sourceFilesList,
      incDirs = os.walk(sourceDir).filter(os.isDir) ++ Seq(sourceDir),
      loadmem = if (fast) Some(chip0BinaryPath) else None
    )

    os.proc(
      "/bin/bash",
      simScript
    ).call(stdout = os.Inherit, stderr = os.Inherit, cwd = simDir)
  }
}
