(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : dog2.brd                                      )
(    Software Version : 17.2S012                                      )
(    Date/Time        : Tue May 25 01:37:05 2021                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'E:/Cadence_project - 3/allegro'
Design Directory:            'E:/Cadence_project - 3/allegro'
Old design name:             'dog2.brd'
New design name:             'dog2.brd'

CmdLine: netrev -$ -i E:/Cadence_project - 3/allegro -y 1 -h -q netrev_constraint_report.xml E:/Cadence_project - 3/allegro/#Taaaado00180.tmp

------ Preparing to read pst files ------

Starting to read E:/Cadence_project - 3/allegro/pstchip.dat 
   Finished reading E:/Cadence_project - 3/allegro/pstchip.dat (00:00:00.03)
Starting to read E:/Cadence_project - 3/allegro/pstxprt.dat 
   Finished reading E:/Cadence_project - 3/allegro/pstxprt.dat (00:00:00.00)
Starting to read E:/Cadence_project - 3/allegro/pstxnet.dat 
   Finished reading E:/Cadence_project - 3/allegro/pstxnet.dat (00:00:00.01)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           E:/Cadence/share/local/pcb/modules 

PSMPATH =  E:/demo/_prj_pcb_demo_2021/lib_footprint/ 
           E:/demo/_prj_pcb_demo_2021/ 
           . 
           symbols 
           .. 
           ../symbols 
           E:/Cadence/share/local/pcb/symbols 
           E:/Cadence/share/pcb/pcb_lib/symbols 
           E:/Cadence/share/pcb/allegrolib/symbols 
           E:/Demo_5V/allegro/ 
           E:/Cadence/tools/capture/ 
           E:/Cadence_project - 2/2021eedesign_PCB/2021eedesign/library/rola_pcb_lib/ 
           E:/Cadence_project - 2/allegro/ 
           E:/Cadence_project - 2/lib_footprint/ 
           E:/Cadence_project - 2/usb_jtag_xilinx/jtag_footprint_lib/ 

PADPATH =  E:/Cadence/tools/capture/ 
           E:/demo/_prj_pcb_demo_2021/lib_footprint/ 
           . 
           symbols 
           .. 
           ../symbols 
           E:/Cadence/share/local/pcb/padstacks 
           E:/Cadence/share/pcb/pcb_lib/symbols 
           E:/Cadence/share/pcb/allegrolib/symbols 
           E:/Demo_5V/allegro/ 
           E:/demo/ 
           E:/demo/_prj_pcb_demo_2021/lib_3D_step/ 
           E:/Cadence_project - 2/2021eedesign_PCB/2021eedesign/library/rola_pcb_lib/ 
           E:/Cadence_project - 2/allegro/ 
           E:/Cadence_project - 2/lib_footprint/ 
           E:/Cadence_project - 2/usb_jtag_xilinx/jtag_footprint_lib/ 


------ Summary Statistics ------


netrev run on May 25 1:37:05 2021
   DESIGN NAME : '20210525'
   PACKAGING ON Jan  9 2017 17:57:56

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:32
elapsed time  0:00:01

