// Seed: 1733466272
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_2.id_11 = 0;
endmodule
module module_1;
  wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign id_1 = id_1;
  assign id_3 = id_1;
  wire id_4;
endmodule
module module_2 (
    inout supply0 id_0,
    output wand id_1,
    input wor id_2,
    output wor id_3,
    input logic id_4,
    inout wor id_5,
    output logic id_6,
    output uwire id_7,
    output wand id_8,
    output tri id_9
);
  always id_6 <= id_4;
  always @(posedge 1 / 1)
    #1 begin : LABEL_0
      begin : LABEL_0
        id_9 = 1 - 1;
        #1 if (1);
        $display(1'h0, id_2, id_0);
      end
    end
  wand id_11 = 1 - id_5, id_12;
  always id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
