#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul 11 16:47:04 2023
# Process ID: 3732
# Current directory: D:/School/cpu/proj_miniRV/proj_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15368 D:\School\cpu\proj_miniRV\proj_single_cycle\proj_single_cycle.xpr
# Log file: D:/School/cpu/proj_miniRV/proj_single_cycle/vivado.log
# Journal file: D:/School/cpu/proj_miniRV/proj_single_cycle\vivado.jou
# Running On: HHR, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68476 MB
#-----------------------------------------------------------
start_gui
open_project D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
reset_run IROM_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 24
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
[Tue Jul 11 16:48:03 2023] Launched IROM_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1/runme.log
[Tue Jul 11 16:48:03 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 16:48:46 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 16:50:28 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
open_hw_manager
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 24
[Tue Jul 11 16:59:25 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 17:00:07 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 17:02:10 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 24
[Tue Jul 11 17:14:41 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 17:15:48 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 17:17:12 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property CONFIG.coefficient_file {d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/myMachineCode.coe} [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/myMachineCode.coe' provided. It will be converted relative to IP Instance files 'myMachineCode.coe'
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
[Tue Jul 11 17:19:24 2023] Launched IROM_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 17:19:30 2023] Launched IROM_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1/runme.log
[Tue Jul 11 17:19:30 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 17:20:32 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 17:21:56 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 24
[Tue Jul 11 17:25:50 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 17:26:34 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 17:28:07 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 24
[Tue Jul 11 17:35:52 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 17:36:57 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 17:38:39 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 11 17:46:24 2023...
