

================================================================
== Vitis HLS Report for 'krnl_mmult_Pipeline_writeC_writeC_inner'
================================================================
* Date:           Mon Dec  4 19:45:14 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        systolic_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC_writeC_inner  |        ?|        ?|        71|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 72


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 1, D = 72, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 74 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvar126 = alloca i32 1"   --->   Operation 75 'alloca' 'indvar126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 76 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar123 = alloca i32 1"   --->   Operation 77 'alloca' 'indvar123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten72 = alloca i32 1"   --->   Operation 78 'alloca' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%c_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %c_cast"   --->   Operation 79 'read' 'c_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c"   --->   Operation 80 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%localC_7_7_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_7_7_2_reload"   --->   Operation 81 'read' 'localC_7_7_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%localC_7_6_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_7_6_2_reload"   --->   Operation 82 'read' 'localC_7_6_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%localC_7_5_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_7_5_2_reload"   --->   Operation 83 'read' 'localC_7_5_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%localC_7_4_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_7_4_2_reload"   --->   Operation 84 'read' 'localC_7_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%localC_7_3_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_7_3_2_reload"   --->   Operation 85 'read' 'localC_7_3_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%localC_7_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_7_2_2_reload"   --->   Operation 86 'read' 'localC_7_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%localC_7_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_7_1_2_reload"   --->   Operation 87 'read' 'localC_7_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%localC_7_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_7_0_2_reload"   --->   Operation 88 'read' 'localC_7_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%localC_6_7_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_6_7_2_reload"   --->   Operation 89 'read' 'localC_6_7_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%localC_6_6_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_6_6_2_reload"   --->   Operation 90 'read' 'localC_6_6_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%localC_6_5_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_6_5_2_reload"   --->   Operation 91 'read' 'localC_6_5_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%localC_6_4_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_6_4_2_reload"   --->   Operation 92 'read' 'localC_6_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%localC_6_3_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_6_3_2_reload"   --->   Operation 93 'read' 'localC_6_3_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%localC_6_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_6_2_2_reload"   --->   Operation 94 'read' 'localC_6_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%localC_6_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_6_1_2_reload"   --->   Operation 95 'read' 'localC_6_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%localC_6_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_6_0_2_reload"   --->   Operation 96 'read' 'localC_6_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%localC_5_7_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_5_7_2_reload"   --->   Operation 97 'read' 'localC_5_7_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%localC_5_6_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_5_6_2_reload"   --->   Operation 98 'read' 'localC_5_6_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%localC_5_5_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_5_5_2_reload"   --->   Operation 99 'read' 'localC_5_5_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%localC_5_4_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_5_4_2_reload"   --->   Operation 100 'read' 'localC_5_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%localC_5_3_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_5_3_2_reload"   --->   Operation 101 'read' 'localC_5_3_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%localC_5_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_5_2_2_reload"   --->   Operation 102 'read' 'localC_5_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%localC_5_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_5_1_2_reload"   --->   Operation 103 'read' 'localC_5_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%localC_5_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_5_0_2_reload"   --->   Operation 104 'read' 'localC_5_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%localC_4_7_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_4_7_2_reload"   --->   Operation 105 'read' 'localC_4_7_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%localC_4_6_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_4_6_2_reload"   --->   Operation 106 'read' 'localC_4_6_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%localC_4_5_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_4_5_2_reload"   --->   Operation 107 'read' 'localC_4_5_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%localC_4_4_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_4_4_2_reload"   --->   Operation 108 'read' 'localC_4_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%localC_4_3_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_4_3_2_reload"   --->   Operation 109 'read' 'localC_4_3_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%localC_4_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_4_2_2_reload"   --->   Operation 110 'read' 'localC_4_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%localC_4_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_4_1_2_reload"   --->   Operation 111 'read' 'localC_4_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%localC_4_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_4_0_2_reload"   --->   Operation 112 'read' 'localC_4_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%localC_3_7_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_7_2_reload"   --->   Operation 113 'read' 'localC_3_7_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%localC_3_6_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_6_2_reload"   --->   Operation 114 'read' 'localC_3_6_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%localC_3_5_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_5_2_reload"   --->   Operation 115 'read' 'localC_3_5_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%localC_3_4_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_4_2_reload"   --->   Operation 116 'read' 'localC_3_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%localC_3_3_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_3_2_reload"   --->   Operation 117 'read' 'localC_3_3_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%localC_3_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_2_2_reload"   --->   Operation 118 'read' 'localC_3_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%localC_3_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_1_2_reload"   --->   Operation 119 'read' 'localC_3_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%localC_3_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_0_2_reload"   --->   Operation 120 'read' 'localC_3_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%localC_2_7_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_7_2_reload"   --->   Operation 121 'read' 'localC_2_7_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%localC_2_6_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_6_2_reload"   --->   Operation 122 'read' 'localC_2_6_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%localC_2_5_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_5_2_reload"   --->   Operation 123 'read' 'localC_2_5_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%localC_2_4_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_4_2_reload"   --->   Operation 124 'read' 'localC_2_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%localC_2_3_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_3_2_reload"   --->   Operation 125 'read' 'localC_2_3_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%localC_2_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_2_2_reload"   --->   Operation 126 'read' 'localC_2_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%localC_2_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_1_2_reload"   --->   Operation 127 'read' 'localC_2_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%localC_2_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_0_2_reload"   --->   Operation 128 'read' 'localC_2_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%localC_1_7_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_7_2_reload"   --->   Operation 129 'read' 'localC_1_7_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%localC_1_6_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_6_2_reload"   --->   Operation 130 'read' 'localC_1_6_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%localC_1_5_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_5_2_reload"   --->   Operation 131 'read' 'localC_1_5_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%localC_1_4_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_4_2_reload"   --->   Operation 132 'read' 'localC_1_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%localC_1_3_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_3_2_reload"   --->   Operation 133 'read' 'localC_1_3_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%localC_1_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_2_2_reload"   --->   Operation 134 'read' 'localC_1_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%localC_1_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_1_2_reload"   --->   Operation 135 'read' 'localC_1_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%localC_1_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_0_2_reload"   --->   Operation 136 'read' 'localC_1_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%localC_0_7_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_7_4_reload"   --->   Operation 137 'read' 'localC_0_7_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%localC_0_6_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_6_4_reload"   --->   Operation 138 'read' 'localC_0_6_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%localC_0_5_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_5_4_reload"   --->   Operation 139 'read' 'localC_0_5_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%localC_0_4_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_4_4_reload"   --->   Operation 140 'read' 'localC_0_4_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%localC_0_3_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_3_4_reload"   --->   Operation 141 'read' 'localC_0_3_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%localC_0_2_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_2_4_reload"   --->   Operation 142 'read' 'localC_0_2_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%localC_0_1_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_1_4_reload"   --->   Operation 143 'read' 'localC_0_1_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%localC_0_0_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_0_4_reload"   --->   Operation 144 'read' 'localC_0_0_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln212_2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln212_2"   --->   Operation 145 'read' 'zext_ln212_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%bound66_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %bound66"   --->   Operation 146 'read' 'bound66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_10_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_10"   --->   Operation 147 'read' 'tmp_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln212_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %zext_ln212"   --->   Operation 148 'read' 'zext_ln212_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln212_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln212_1"   --->   Operation 149 'read' 'zext_ln212_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln265_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln265"   --->   Operation 150 'read' 'zext_ln265_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln212_2_cast = zext i13 %zext_ln212_2_read"   --->   Operation 151 'zext' 'zext_ln212_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln212_cast = zext i24 %zext_ln212_read"   --->   Operation 152 'zext' 'zext_ln212_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln212_1_cast = zext i12 %zext_ln212_1_read"   --->   Operation 153 'zext' 'zext_ln212_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln265_cast = zext i12 %zext_ln265_read"   --->   Operation 154 'zext' 'zext_ln265_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_19, void @empty_15, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.48ns)   --->   "%store_ln0 = store i128 0, i128 %indvar_flatten72"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 157 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %indvar123"   --->   Operation 157 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 158 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %zext_ln265_cast, i64 %i"   --->   Operation 158 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 159 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %indvar126"   --->   Operation 159 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 160 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %zext_ln212_1_cast, i64 %j"   --->   Operation 160 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 161 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.40>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%indvar123_load = load i64 %indvar123"   --->   Operation 162 'load' 'indvar123_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten72_load = load i128 %indvar_flatten72" [krnl_mmult.cpp:265]   --->   Operation 163 'load' 'indvar_flatten72_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%empty = trunc i64 %indvar123_load"   --->   Operation 164 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i50.i12, i50 %empty, i12 0"   --->   Operation 165 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.44ns)   --->   "%tmp = add i62 %zext_ln212_cast, i62 %tmp_s"   --->   Operation 166 'add' 'tmp' <Predicate = true> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i50 @_ssdm_op_PartSelect.i50.i62.i32.i32, i62 %tmp, i32 12, i32 61"   --->   Operation 167 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i50.i9.i3, i50 %tmp_2, i9 %tmp_10_read, i3 0"   --->   Operation 168 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.46ns)   --->   "%icmp_ln265 = icmp_eq  i128 %indvar_flatten72_load, i128 %bound66_read" [krnl_mmult.cpp:265]   --->   Operation 170 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (1.71ns)   --->   "%add_ln265 = add i128 %indvar_flatten72_load, i128 1" [krnl_mmult.cpp:265]   --->   Operation 171 'add' 'add_ln265' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %.preheader6, void %.exitStub" [krnl_mmult.cpp:265]   --->   Operation 172 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [krnl_mmult.cpp:267]   --->   Operation 173 'load' 'j_load' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%indvar126_load = load i64 %indvar126" [krnl_mmult.cpp:265]   --->   Operation 174 'load' 'indvar126_load' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [krnl_mmult.cpp:265]   --->   Operation 175 'load' 'i_load' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.48ns)   --->   "%icmp_ln267 = icmp_slt  i64 %j_load, i64 %zext_ln212_2_cast" [krnl_mmult.cpp:267]   --->   Operation 176 'icmp' 'icmp_ln267' <Predicate = (!icmp_ln265)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.49ns)   --->   "%select_ln265 = select i1 %icmp_ln267, i64 %indvar126_load, i64 0" [krnl_mmult.cpp:265]   --->   Operation 177 'select' 'select_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.49ns)   --->   "%select_ln265_1 = select i1 %icmp_ln267, i64 %j_load, i64 %zext_ln212_1_cast" [krnl_mmult.cpp:265]   --->   Operation 178 'select' 'select_ln265_1' <Predicate = (!icmp_ln265)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (1.47ns)   --->   "%add_ln265_1 = add i64 %i_load, i64 1" [krnl_mmult.cpp:265]   --->   Operation 179 'add' 'add_ln265_1' <Predicate = (!icmp_ln265)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.49ns)   --->   "%select_ln265_2 = select i1 %icmp_ln267, i64 %i_load, i64 %add_ln265_1" [krnl_mmult.cpp:265]   --->   Operation 180 'select' 'select_ln265_2' <Predicate = (!icmp_ln265)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i64 %select_ln265_2" [krnl_mmult.cpp:265]   --->   Operation 181 'trunc' 'trunc_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (1.47ns)   --->   "%add_ln265_2 = add i64 %indvar123_load, i64 1" [krnl_mmult.cpp:265]   --->   Operation 182 'add' 'add_ln265_2' <Predicate = (!icmp_ln265)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%empty_33 = trunc i64 %add_ln265_2" [krnl_mmult.cpp:265]   --->   Operation 183 'trunc' 'empty_33' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i50.i12, i50 %empty_33, i12 0" [krnl_mmult.cpp:265]   --->   Operation 184 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.44ns)   --->   "%tmp_mid1 = add i62 %zext_ln212_cast, i62 %p_mid1" [krnl_mmult.cpp:265]   --->   Operation 185 'add' 'tmp_mid1' <Predicate = (!icmp_ln265)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_2_mid1 = partselect i50 @_ssdm_op_PartSelect.i50.i62.i32.i32, i62 %tmp_mid1, i32 12, i32 61" [krnl_mmult.cpp:265]   --->   Operation 186 'partselect' 'tmp_2_mid1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_3_mid1 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i50.i9.i3, i50 %tmp_2_mid1, i9 %tmp_10_read, i3 0" [krnl_mmult.cpp:265]   --->   Operation 187 'bitconcatenate' 'tmp_3_mid1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.47ns)   --->   "%select_ln265_3 = select i1 %icmp_ln267, i62 %tmp_3, i62 %tmp_3_mid1" [krnl_mmult.cpp:265]   --->   Operation 188 'select' 'select_ln265_3' <Predicate = (!icmp_ln265)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %select_ln265_3, i2 0" [krnl_mmult.cpp:265]   --->   Operation 189 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln265_1 = trunc i62 %select_ln265_3" [krnl_mmult.cpp:265]   --->   Operation 190 'trunc' 'trunc_ln265_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%p_cast_mid2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln265_1, i2 0" [krnl_mmult.cpp:265]   --->   Operation 191 'bitconcatenate' 'p_cast_mid2' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.49ns)   --->   "%select_ln265_4 = select i1 %icmp_ln267, i64 %indvar123_load, i64 %add_ln265_2" [krnl_mmult.cpp:265]   --->   Operation 192 'select' 'select_ln265_4' <Predicate = (!icmp_ln265)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%empty_34 = trunc i64 %select_ln265_1" [krnl_mmult.cpp:265]   --->   Operation 193 'trunc' 'empty_34' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln265, i3 %empty_34" [krnl_mmult.cpp:268]   --->   Operation 194 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln268_2 = zext i6 %tmp_1" [krnl_mmult.cpp:268]   --->   Operation 195 'zext' 'zext_ln268_2' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.97ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.64i32.i7, i32 %localC_0_0_4_reload_read, i32 %localC_0_1_4_reload_read, i32 %localC_0_2_4_reload_read, i32 %localC_0_3_4_reload_read, i32 %localC_0_4_4_reload_read, i32 %localC_0_5_4_reload_read, i32 %localC_0_6_4_reload_read, i32 %localC_0_7_4_reload_read, i32 %localC_1_0_2_reload_read, i32 %localC_1_1_2_reload_read, i32 %localC_1_2_2_reload_read, i32 %localC_1_3_2_reload_read, i32 %localC_1_4_2_reload_read, i32 %localC_1_5_2_reload_read, i32 %localC_1_6_2_reload_read, i32 %localC_1_7_2_reload_read, i32 %localC_2_0_2_reload_read, i32 %localC_2_1_2_reload_read, i32 %localC_2_2_2_reload_read, i32 %localC_2_3_2_reload_read, i32 %localC_2_4_2_reload_read, i32 %localC_2_5_2_reload_read, i32 %localC_2_6_2_reload_read, i32 %localC_2_7_2_reload_read, i32 %localC_3_0_2_reload_read, i32 %localC_3_1_2_reload_read, i32 %localC_3_2_2_reload_read, i32 %localC_3_3_2_reload_read, i32 %localC_3_4_2_reload_read, i32 %localC_3_5_2_reload_read, i32 %localC_3_6_2_reload_read, i32 %localC_3_7_2_reload_read, i32 %localC_4_0_2_reload_read, i32 %localC_4_1_2_reload_read, i32 %localC_4_2_2_reload_read, i32 %localC_4_3_2_reload_read, i32 %localC_4_4_2_reload_read, i32 %localC_4_5_2_reload_read, i32 %localC_4_6_2_reload_read, i32 %localC_4_7_2_reload_read, i32 %localC_5_0_2_reload_read, i32 %localC_5_1_2_reload_read, i32 %localC_5_2_2_reload_read, i32 %localC_5_3_2_reload_read, i32 %localC_5_4_2_reload_read, i32 %localC_5_5_2_reload_read, i32 %localC_5_6_2_reload_read, i32 %localC_5_7_2_reload_read, i32 %localC_6_0_2_reload_read, i32 %localC_6_1_2_reload_read, i32 %localC_6_2_2_reload_read, i32 %localC_6_3_2_reload_read, i32 %localC_6_4_2_reload_read, i32 %localC_6_5_2_reload_read, i32 %localC_6_6_2_reload_read, i32 %localC_6_7_2_reload_read, i32 %localC_7_0_2_reload_read, i32 %localC_7_1_2_reload_read, i32 %localC_7_2_2_reload_read, i32 %localC_7_3_2_reload_read, i32 %localC_7_4_2_reload_read, i32 %localC_7_5_2_reload_read, i32 %localC_7_6_2_reload_read, i32 %localC_7_7_2_reload_read, i7 %zext_ln268_2" [krnl_mmult.cpp:268]   --->   Operation 196 'mux' 'tmp_4' <Predicate = (!icmp_ln265)> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln268_3 = shl i64 %select_ln265, i64 2" [krnl_mmult.cpp:268]   --->   Operation 197 'shl' 'shl_ln268_3' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i64 %select_ln265" [krnl_mmult.cpp:268]   --->   Operation 198 'trunc' 'trunc_ln268' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln268, i2 0" [krnl_mmult.cpp:268]   --->   Operation 199 'bitconcatenate' 'trunc_ln268_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln268_1 = add i64 %shl_ln268_3, i64 %c_read" [krnl_mmult.cpp:268]   --->   Operation 200 'add' 'add_ln268_1' <Predicate = (!icmp_ln265)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln268 = add i64 %add_ln268_1, i64 %p_mid" [krnl_mmult.cpp:268]   --->   Operation 201 'add' 'add_ln268' <Predicate = (!icmp_ln265)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln268_3 = add i6 %c_cast_read, i6 %trunc_ln268_1" [krnl_mmult.cpp:268]   --->   Operation 202 'add' 'add_ln268_3' <Predicate = (!icmp_ln265)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln268_2 = add i6 %add_ln268_3, i6 %p_cast_mid2" [krnl_mmult.cpp:268]   --->   Operation 203 'add' 'add_ln268_2' <Predicate = (!icmp_ln265)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln268, i32 6, i32 63" [krnl_mmult.cpp:268]   --->   Operation 204 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.47ns)   --->   "%add_ln267 = add i64 %select_ln265_1, i64 1" [krnl_mmult.cpp:267]   --->   Operation 205 'add' 'add_ln267' <Predicate = (!icmp_ln265)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (1.47ns)   --->   "%add_ln267_1 = add i64 %select_ln265, i64 1" [krnl_mmult.cpp:267]   --->   Operation 206 'add' 'add_ln267_1' <Predicate = (!icmp_ln265)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.48ns)   --->   "%store_ln265 = store i128 %add_ln265, i128 %indvar_flatten72" [krnl_mmult.cpp:265]   --->   Operation 207 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.48>
ST_2 : Operation 208 [1/1] (0.48ns)   --->   "%store_ln265 = store i64 %select_ln265_4, i64 %indvar123" [krnl_mmult.cpp:265]   --->   Operation 208 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.48>
ST_2 : Operation 209 [1/1] (0.48ns)   --->   "%store_ln265 = store i64 %select_ln265_2, i64 %i" [krnl_mmult.cpp:265]   --->   Operation 209 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.48>
ST_2 : Operation 210 [1/1] (0.48ns)   --->   "%store_ln267 = store i64 %add_ln267_1, i64 %indvar126" [krnl_mmult.cpp:267]   --->   Operation 210 'store' 'store_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.48>
ST_2 : Operation 211 [1/1] (0.48ns)   --->   "%store_ln267 = store i64 %add_ln267, i64 %j" [krnl_mmult.cpp:267]   --->   Operation 211 'store' 'store_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i32 %tmp_4" [krnl_mmult.cpp:268]   --->   Operation 212 'zext' 'zext_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i6 %add_ln268_2" [krnl_mmult.cpp:268]   --->   Operation 213 'zext' 'zext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.84ns)   --->   "%shl_ln268 = shl i64 15, i64 %zext_ln268_1" [krnl_mmult.cpp:268]   --->   Operation 214 'shl' 'shl_ln268' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln268_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln268_2, i3 0" [krnl_mmult.cpp:268]   --->   Operation 215 'bitconcatenate' 'shl_ln268_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln268_3 = zext i9 %shl_ln268_2" [krnl_mmult.cpp:268]   --->   Operation 216 'zext' 'zext_ln268_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.45ns)   --->   "%shl_ln268_1 = shl i512 %zext_ln268, i512 %zext_ln268_3" [krnl_mmult.cpp:268]   --->   Operation 217 'shl' 'shl_ln268_1' <Predicate = true> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i58 %trunc_ln6" [krnl_mmult.cpp:268]   --->   Operation 218 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln268" [krnl_mmult.cpp:268]   --->   Operation 219 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (7.30ns)   --->   "%empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i32 1" [krnl_mmult.cpp:268]   --->   Operation 220 'writereq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 221 [1/1] (7.30ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %shl_ln268_1, i64 %shl_ln268" [krnl_mmult.cpp:268]   --->   Operation 221 'write' 'write_ln268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 222 [68/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 222 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 223 [67/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 223 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 224 [66/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 224 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 225 [65/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 225 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 226 [64/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 226 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 227 [63/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 227 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 228 [62/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 228 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 229 [61/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 229 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 230 [60/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 230 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 231 [59/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 231 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 232 [58/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 232 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 233 [57/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 233 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 234 [56/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 234 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 235 [55/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 235 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 236 [54/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 236 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 237 [53/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 237 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 238 [52/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 238 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 239 [51/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 239 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 240 [50/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 240 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 241 [49/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 241 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 242 [48/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 242 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 243 [47/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 243 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 244 [46/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 244 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 245 [45/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 245 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 246 [44/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 246 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 247 [43/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 247 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 248 [42/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 248 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 249 [41/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 249 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 250 [40/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 250 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 251 [39/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 251 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 252 [38/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 252 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 253 [37/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 253 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 254 [36/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 254 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 255 [35/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 255 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 256 [34/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 256 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 257 [33/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 257 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 258 [32/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 258 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 259 [31/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 259 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 260 [30/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 260 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 261 [29/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 261 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 262 [28/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 262 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 263 [27/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 263 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 264 [26/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 264 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 265 [25/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 265 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 266 [24/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 266 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 267 [23/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 267 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 268 [22/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 268 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 269 [21/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 269 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 270 [20/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 270 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 271 [19/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 271 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 272 [18/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 272 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 273 [17/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 273 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 274 [16/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 274 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 275 [15/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 275 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 276 [14/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 276 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 277 [13/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 277 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 278 [12/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 278 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 279 [11/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 279 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 280 [10/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 280 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 281 [9/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 281 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 282 [8/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 282 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 283 [7/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 283 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 284 [6/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 284 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 285 [5/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 285 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 286 [4/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 286 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 287 [3/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 287 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 288 [2/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 288 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 294 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 294 'ret' 'ret_ln0' <Predicate = (icmp_ln265)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 289 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @writeC_writeC_inner_str"   --->   Operation 289 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 290 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 290 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [krnl_mmult.cpp:267]   --->   Operation 291 'specloopname' 'specloopname_ln267' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 292 [1/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:268]   --->   Operation 292 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 293 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten72') [78]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten72' [156]  (0.489 ns)

 <State 2>: 4.4ns
The critical path consists of the following:
	'load' operation ('indvar123_load') on local variable 'indvar123' [163]  (0 ns)
	'add' operation ('add_ln265_2', krnl_mmult.cpp:265) [185]  (1.47 ns)
	'add' operation ('tmp_mid1', krnl_mmult.cpp:265) [188]  (1.44 ns)
	'select' operation ('select_ln265_3', krnl_mmult.cpp:265) [191]  (0.478 ns)
	'add' operation ('add_ln268', krnl_mmult.cpp:268) [206]  (1.01 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', krnl_mmult.cpp:268) [217]  (0 ns)
	bus request operation ('empty_35', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [218]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln268', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [219]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', krnl_mmult.cpp:268) on port 'gmem' (krnl_mmult.cpp:268) [220]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
