<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BAUD_GEN.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BAUD_GEN.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BAUD_GEN.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BAUD_GEN.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BAUD_GEN.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BAUD_GEN.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BAUD_GEN.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BAUD_GEN.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BAUD_GEN.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BAUD_GEN.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BAUD_GEN.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BAUD_GEN.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BAUD_GEN.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BAUD_GEN.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BAUD_GEN.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BAUD_GEN.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BAUD_GEN.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="BAUD_GEN.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BAUD_GEN.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BAUD_GEN_TEST_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BAUD_GEN_TEST_isim_par.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BAUD_GEN_TEST_stx_par.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BAUD_GEN_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BAUD_GEN_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BAUD_GEN_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BAUD_GEN_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BAUD_GEN_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BAUD_GEN_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BAUD_GEN_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BAUD_GEN_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BAUD_GEN_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BAUD_GEN_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BAUD_GEN_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BaudGeneretor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BaudGeneretor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BaudGeneretor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BaudGeneretor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BaudGeneretor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BaudGeneretor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BaudGeneretor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BaudGeneretor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BaudGeneretor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BaudGeneretor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BaudGeneretor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BaudGeneretor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BaudGeneretor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BaudGeneretor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BaudGeneretor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BaudGeneretor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BaudGeneretor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BaudGeneretor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BaudGeneretor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BaudGeneretor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BaudGeneretor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BaudGeneretor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BaudGeneretor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BaudGeneretor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BaudGeneretor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BaudGeneretor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BaudGeneretor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BaudGeneretor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BaudGeneretor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BaudGeneretor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BaudGeneretor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BaudGeneretor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BaudGeneretor_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BaudGeneretor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BaudGeneretor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLK_DELAYER_4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLK_DELAYER_4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLK_DELAYER_4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLK_DELAYER_4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLK_DELAYER_4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLK_DELAYER_4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLK_DELAYER_4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLK_DELAYER_4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLK_DELAYER_4_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLK_DELAYER_4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLK_DELAYER_4_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLk_DELAYER_4_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COUNTER_MOD_2_N.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="COUNTER_MOD_2_N.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="COUNTER_MOD_2_N.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="COUNTER_MOD_8.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="COUNTER_MOD_8.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="COUNTER_MOD_8.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="COUNTER_MOD_8.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COUNTER_MOD_8.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="COUNTER_MOD_8.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="COUNTER_MOD_8.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="COUNTER_MOD_8.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="COUNTER_MOD_8_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="COUNTER_MOD_8_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COUNTER_MOD_8_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="COUNTER_MOD_8_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DESERIALIZER.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DESERIALIZER.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DESERIALIZER.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DESERIALIZER.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DESERIALIZER.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DESERIALIZER.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DESERIALIZER.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DESERIALIZER.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DESERIALIZER.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DESERIALIZER.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DESERIALIZER.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DESERIALIZER.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DESERIALIZER.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DESERIALIZER.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DESERIALIZER.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DESERIALIZER.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DESERIALIZER.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DESERIALIZER.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DESERIALIZER.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DESERIALIZER_TEST_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DESERIALIZER_TEST_isim_par.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DESERIALIZER_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DESERIALIZER_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DESERIALIZER_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DESERIALIZER_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DESERIALIZER_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DESERIALIZER_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DESERIALIZER_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DESERIALIZER_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DESERIALIZER_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DESERIALIZER_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DESERIALIZER_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DUAL_UART_BAUD_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DUAL_UART_BURST_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DUAL_UART_BURST_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DUAL_UART_BURST_TEST_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DUAL_UART_BURST_TEST_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DUAL_UART_BURST_TEST_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DUAL_UART_BURST_TEST_par.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DUAL_UART_TEST_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DUAL_UART_TEST_isim_par.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DUAL_UART_TEST_stx_par.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MUX_2_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MUX_2_1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MUX_8_1.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MUX_8_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MUX_8_1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MUX_8_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MUX_8_1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MUX_8_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MUX_8_1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MUX_8_1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MUX_8_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MUX_8_1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MUX_8_1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MUX_8_1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MUX_8_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MUX_8_1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MUX_8_1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MUX_8_1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MUX_8_1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MUX_8_1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MUX_8_1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MUX_8_1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MUX_8_1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_8_1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MUX_8_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mux_8_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_8_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux_8_1.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_8_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mux_8_1.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="REG_PP_8_BIT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="REG_PP_8_BIT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="REG_PP_8_BIT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="REG_PP_8_BIT.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_PP_8_BIT.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG_PP_8_BIT.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="REG_PP_8_BIT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="REG_PP_8_BIT.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_PP_8_BIT_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_PP_8_BIT_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_PP_8_BIT_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="REG_PP_8_BIT_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="REG_PS_4_BIT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="REG_PS_4_BIT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="REG_PS_4_BIT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="REG_PS_4_BIT.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_PS_4_BIT.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG_PS_4_BIT.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="REG_PS_4_BIT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="REG_PS_4_BIT.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_PS_4_BIT_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_PS_4_BIT_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_PS_4_BIT_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="REG_PS_4_BIT_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="REG_PS_9_BIT.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="REG_PS_9_BIT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="REG_PS_9_BIT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="REG_PS_9_BIT.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="REG_PS_9_BIT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="REG_PS_9_BIT.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="REG_PS_9_BIT.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="REG_PS_9_BIT.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="REG_PS_9_BIT.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_PS_9_BIT.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="REG_PS_9_BIT.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG_PS_9_BIT.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG_PS_9_BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="REG_PS_9_BIT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="REG_PS_9_BIT.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="REG_PS_9_BIT.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="REG_PS_9_BIT.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="REG_PS_9_BIT.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_PS_9_BIT_TEST_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_PS_9_BIT_TEST_isim_par.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_PS_9_BIT_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_PS_9_BIT_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="REG_PS_9_BIT_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="REG_PS_9_BIT_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="REG_PS_9_BIT_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="REG_PS_9_BIT_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="REG_PS_9_BIT_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="REG_PS_9_BIT_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="REG_PS_9_BIT_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_PS_9_BIT_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_PS_9_BIT_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="REG_PS_9_BIT_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="REG_SP_8_BIT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="REG_SP_8_BIT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="REG_SP_8_BIT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="REG_SP_8_BIT.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_SP_8_BIT.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG_SP_8_BIT.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="REG_SP_8_BIT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="REG_SP_8_BIT.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_SP_8_BIT_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_SP_8_BIT_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_SP_8_BIT_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="REG_SP_8_BIT_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_Sp_8_BIT_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_Sp_8_BIT_TEST_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SERIALIZER.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SERIALIZER.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SERIALIZER.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SERIALIZER.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SERIALIZER.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SERIALIZER.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SERIALIZER.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SERIALIZER.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SERIALIZER.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SERIALIZER.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SERIALIZER.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SERIALIZER.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SERIALIZER.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SERIALIZER.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SERIALIZER.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SERIALIZER.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SERIALIZER_TEST_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SERIALIZER_TEST_isim_par.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SERIALIZER_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SERIALIZER_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SERIALIZER_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SERIALIZER_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SERIALIZER_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SERIALIZER_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SERIALIZER_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SERIALIZER_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SERIALIZER_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SERIALIZER_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SERIALIZER_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UART.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UART.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="UART.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UART.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UART.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="UART.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="UART.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="UART.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="UART.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="UART.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UART_TEST_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UART_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UART_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="UART_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="UART_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UART_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UART_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux_2_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux_2_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux_2_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux_2_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux_2_1.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_2_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux_2_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux_2_1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2_1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_2_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/BAUD_GEN_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/BAUD_GEN_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/BAUD_GEN_timesim.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/DESERIALIZER_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/DESERIALIZER_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/DESERIALIZER_timesim.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/REG_PS_9_BIT_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/REG_PS_9_BIT_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/REG_PS_9_BIT_timesim.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/SERIALIZER_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/SERIALIZER_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/SERIALIZER_timesim.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/UART_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/UART_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/UART_timesim.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/DESERIALIZER_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/DESERIALIZER_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1629623928" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1629623928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630010545" xil_pn:in_ck="-3875813988221987810" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1630010545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BAUD_GEN.vhd"/>
      <outfile xil_pn:name="BAUD_GEN_TEST.vhd"/>
      <outfile xil_pn:name="CLK_DELAYER_4.vhd"/>
      <outfile xil_pn:name="CLk_DELAYER_4_TEST.vhd"/>
      <outfile xil_pn:name="COUNTER_MOD_2_N.vhd"/>
      <outfile xil_pn:name="COUNTER_MOD_8_TEST.vhd"/>
      <outfile xil_pn:name="DESERIALIZER.vhd"/>
      <outfile xil_pn:name="DESERIALIZER_TEST.vhd"/>
      <outfile xil_pn:name="DUAL_UART_BAUD_TEST.vhd"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST.vhd"/>
      <outfile xil_pn:name="DUAL_UART_TEST.vhd"/>
      <outfile xil_pn:name="REG_PP_8_BIT.vhd"/>
      <outfile xil_pn:name="REG_PP_8_BIT_TEST.vhd"/>
      <outfile xil_pn:name="REG_PS_9_BIT.vhd"/>
      <outfile xil_pn:name="REG_PS_9_BIT_TEST.vhd"/>
      <outfile xil_pn:name="REG_SP_8_BIT.vhd"/>
      <outfile xil_pn:name="REG_Sp_8_BIT_TEST.vhd"/>
      <outfile xil_pn:name="SERIALIZER.vhd"/>
      <outfile xil_pn:name="SERIALIZER_TEST.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="UART_TEST.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1630010687" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8193965025489585829" xil_pn:start_ts="1630010687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630010687" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7073415795370942627" xil_pn:start_ts="1630010687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629919329" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6037761871481008791" xil_pn:start_ts="1629919329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630010545" xil_pn:in_ck="-3875813988221987810" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1630010545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BAUD_GEN.vhd"/>
      <outfile xil_pn:name="BAUD_GEN_TEST.vhd"/>
      <outfile xil_pn:name="CLK_DELAYER_4.vhd"/>
      <outfile xil_pn:name="CLk_DELAYER_4_TEST.vhd"/>
      <outfile xil_pn:name="COUNTER_MOD_2_N.vhd"/>
      <outfile xil_pn:name="COUNTER_MOD_8_TEST.vhd"/>
      <outfile xil_pn:name="DESERIALIZER.vhd"/>
      <outfile xil_pn:name="DESERIALIZER_TEST.vhd"/>
      <outfile xil_pn:name="DUAL_UART_BAUD_TEST.vhd"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST.vhd"/>
      <outfile xil_pn:name="DUAL_UART_TEST.vhd"/>
      <outfile xil_pn:name="REG_PP_8_BIT.vhd"/>
      <outfile xil_pn:name="REG_PP_8_BIT_TEST.vhd"/>
      <outfile xil_pn:name="REG_PS_9_BIT.vhd"/>
      <outfile xil_pn:name="REG_PS_9_BIT_TEST.vhd"/>
      <outfile xil_pn:name="REG_SP_8_BIT.vhd"/>
      <outfile xil_pn:name="REG_Sp_8_BIT_TEST.vhd"/>
      <outfile xil_pn:name="SERIALIZER.vhd"/>
      <outfile xil_pn:name="SERIALIZER_TEST.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="UART_TEST.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1630010691" xil_pn:in_ck="-3875813988221987810" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7208007882986529497" xil_pn:start_ts="1630010687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST_beh.prj"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1630010692" xil_pn:in_ck="-675227320896704632" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7050236432782951604" xil_pn:start_ts="1630010691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1621589545" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1621589545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629919432" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7780095793948923329" xil_pn:start_ts="1629919432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629919432" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6037761871481008791" xil_pn:start_ts="1629919432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629919432" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1629919432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629919432" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7264858198399573383" xil_pn:start_ts="1629919432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629919432" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1429692520443750485" xil_pn:start_ts="1629919432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629919432" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8197505398206744033" xil_pn:start_ts="1629919432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630008753" xil_pn:in_ck="6717164311829615562" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="2578743336546480481" xil_pn:start_ts="1630008745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="BAUD_GEN.ngr"/>
      <outfile xil_pn:name="CLK_DELAYER_4.ngr"/>
      <outfile xil_pn:name="DESERIALIZER.ngr"/>
      <outfile xil_pn:name="REG_PP_8_BIT.ngr"/>
      <outfile xil_pn:name="REG_PS_9_BIT.ngr"/>
      <outfile xil_pn:name="REG_SP_8_BIT.ngr"/>
      <outfile xil_pn:name="SERIALIZER.ngr"/>
      <outfile xil_pn:name="UART.lso"/>
      <outfile xil_pn:name="UART.ngc"/>
      <outfile xil_pn:name="UART.ngr"/>
      <outfile xil_pn:name="UART.prj"/>
      <outfile xil_pn:name="UART.stx"/>
      <outfile xil_pn:name="UART.syr"/>
      <outfile xil_pn:name="UART.xst"/>
      <outfile xil_pn:name="UART_TEST_beh.prj"/>
      <outfile xil_pn:name="UART_TEST_stx_beh.prj"/>
      <outfile xil_pn:name="UART_vhdl.prj"/>
      <outfile xil_pn:name="UART_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1629919438" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8241476900193948636" xil_pn:start_ts="1629919438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630008759" xil_pn:in_ck="-221856072974373451" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6568095674460272287" xil_pn:start_ts="1630008753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART.bld"/>
      <outfile xil_pn:name="UART.ngd"/>
      <outfile xil_pn:name="UART_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1630008764" xil_pn:in_ck="-7474216424271248323" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7597927699373000808" xil_pn:start_ts="1630008759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART.pcf"/>
      <outfile xil_pn:name="UART_map.map"/>
      <outfile xil_pn:name="UART_map.mrp"/>
      <outfile xil_pn:name="UART_map.ncd"/>
      <outfile xil_pn:name="UART_map.ngm"/>
      <outfile xil_pn:name="UART_map.xrpt"/>
      <outfile xil_pn:name="UART_summary.xml"/>
      <outfile xil_pn:name="UART_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1630008775" xil_pn:in_ck="4266304282126468204" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-561354228862665646" xil_pn:start_ts="1630008764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART.ncd"/>
      <outfile xil_pn:name="UART.pad"/>
      <outfile xil_pn:name="UART.par"/>
      <outfile xil_pn:name="UART.ptwx"/>
      <outfile xil_pn:name="UART.unroutes"/>
      <outfile xil_pn:name="UART.xpi"/>
      <outfile xil_pn:name="UART_pad.csv"/>
      <outfile xil_pn:name="UART_pad.txt"/>
      <outfile xil_pn:name="UART_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1630008780" xil_pn:in_ck="-5208888522384225119" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="4502814439609567483" xil_pn:start_ts="1630008775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/UART_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/UART_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/UART_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1630008780" xil_pn:in_ck="3313259183594368786" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1630008780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BAUD_GEN_TEST.vhd"/>
      <outfile xil_pn:name="CLk_DELAYER_4_TEST.vhd"/>
      <outfile xil_pn:name="COUNTER_MOD_8_TEST.vhd"/>
      <outfile xil_pn:name="DESERIALIZER_TEST.vhd"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST.vhd"/>
      <outfile xil_pn:name="DUAL_UART_TEST.vhd"/>
      <outfile xil_pn:name="REG_PP_8_BIT_TEST.vhd"/>
      <outfile xil_pn:name="REG_PS_9_BIT_TEST.vhd"/>
      <outfile xil_pn:name="REG_Sp_8_BIT_TEST.vhd"/>
      <outfile xil_pn:name="SERIALIZER_TEST.vhd"/>
      <outfile xil_pn:name="UART_TEST.vhd"/>
      <outfile xil_pn:name="netgen/par/BAUD_GEN_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/BAUD_GEN_timesim.vhd"/>
      <outfile xil_pn:name="netgen/par/DESERIALIZER_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/DESERIALIZER_timesim.vhd"/>
      <outfile xil_pn:name="netgen/par/REG_PS_9_BIT_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/REG_PS_9_BIT_timesim.vhd"/>
      <outfile xil_pn:name="netgen/par/SERIALIZER_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/SERIALIZER_timesim.vhd"/>
      <outfile xil_pn:name="netgen/par/UART_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/UART_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1630008786" xil_pn:in_ck="-1464082855908976486" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="7494940956283835399" xil_pn:start_ts="1630008780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST_isim_par.exe"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1630008786" xil_pn:in_ck="3912359841925188229" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="9038502155060593187" xil_pn:start_ts="1630008786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="DUAL_UART_BURST_TEST_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1630008775" xil_pn:in_ck="-5208888522384225119" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1630008772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART.twr"/>
      <outfile xil_pn:name="UART.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
