# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../dongwon_cache.v" \
"../../../../../dongwon_ram.v" \
"../../../../../tb_dongwon_ram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
