# 5-Stage-RV32I-Pipelined-RISC-V-CPU-Core-Verilog-Hazard-Handling-Simulation