{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 11:38:35 2012 " "Info: Processing started: Tue Mar 13 11:38:35 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dff1 -c dff1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dff1 -c dff1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "q~reg0 d clk 4.184 ns register " "Info: tsu for register \"q~reg0\" (data pin = \"d\", clock pin = \"clk\") is 4.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.927 ns + Longest pin register " "Info: + Longest pin to register delay is 6.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns d 1 PIN PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 1; PIN Node = 'd'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.668 ns) + CELL(0.206 ns) 6.819 ns q~reg0feeder 2 COMB LCCOMB_X1_Y4_N16 1 " "Info: 2: + IC(5.668 ns) + CELL(0.206 ns) = 6.819 ns; Loc. = LCCOMB_X1_Y4_N16; Fanout = 1; COMB Node = 'q~reg0feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { d q~reg0feeder } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.927 ns q~reg0 3 REG LCFF_X1_Y4_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.927 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { q~reg0feeder q~reg0 } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 18.18 % ) " "Info: Total cell delay = 1.259 ns ( 18.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.668 ns ( 81.82 % ) " "Info: Total interconnect delay = 5.668 ns ( 81.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 5.668ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.703 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 2.703 ns q~reg0 2 REG LCFF_X1_Y4_N17 1 " "Info: 2: + IC(0.937 ns) + CELL(0.666 ns) = 2.703 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { clk q~reg0 } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 65.33 % ) " "Info: Total cell delay = 1.766 ns ( 65.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.937 ns ( 34.67 % ) " "Info: Total interconnect delay = 0.937 ns ( 34.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 5.668ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q q~reg0 7.256 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"q~reg0\" is 7.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.703 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 2.703 ns q~reg0 2 REG LCFF_X1_Y4_N17 1 " "Info: 2: + IC(0.937 ns) + CELL(0.666 ns) = 2.703 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { clk q~reg0 } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 65.33 % ) " "Info: Total cell delay = 1.766 ns ( 65.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.937 ns ( 34.67 % ) " "Info: Total interconnect delay = 0.937 ns ( 34.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.249 ns + Longest register pin " "Info: + Longest register to pin delay is 4.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q~reg0 1 REG LCFF_X1_Y4_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q~reg0 } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(3.246 ns) 4.249 ns q 2 PIN PIN_41 0 " "Info: 2: + IC(1.003 ns) + CELL(3.246 ns) = 4.249 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { q~reg0 q } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 76.39 % ) " "Info: Total cell delay = 3.246 ns ( 76.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 23.61 % ) " "Info: Total interconnect delay = 1.003 ns ( 23.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { q~reg0 q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.249 ns" { q~reg0 {} q {} } { 0.000ns 1.003ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { q~reg0 q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.249 ns" { q~reg0 {} q {} } { 0.000ns 1.003ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "q~reg0 d clk -3.918 ns register " "Info: th for register \"q~reg0\" (data pin = \"d\", clock pin = \"clk\") is -3.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.703 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 2.703 ns q~reg0 2 REG LCFF_X1_Y4_N17 1 " "Info: 2: + IC(0.937 ns) + CELL(0.666 ns) = 2.703 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { clk q~reg0 } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 65.33 % ) " "Info: Total cell delay = 1.766 ns ( 65.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.937 ns ( 34.67 % ) " "Info: Total interconnect delay = 0.937 ns ( 34.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.927 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns d 1 PIN PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 1; PIN Node = 'd'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.668 ns) + CELL(0.206 ns) 6.819 ns q~reg0feeder 2 COMB LCCOMB_X1_Y4_N16 1 " "Info: 2: + IC(5.668 ns) + CELL(0.206 ns) = 6.819 ns; Loc. = LCCOMB_X1_Y4_N16; Fanout = 1; COMB Node = 'q~reg0feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { d q~reg0feeder } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.927 ns q~reg0 3 REG LCFF_X1_Y4_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.927 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { q~reg0feeder q~reg0 } "NODE_NAME" } } { "dff1.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/14实验十四：D触发器/dff1.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 18.18 % ) " "Info: Total cell delay = 1.259 ns ( 18.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.668 ns ( 81.82 % ) " "Info: Total interconnect delay = 5.668 ns ( 81.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 5.668ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 5.668ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 11:38:36 2012 " "Info: Processing ended: Tue Mar 13 11:38:36 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
