\hypertarget{group___r_c_c___a_p_b2___force___release___reset}{}\doxysection{RCC APB2 Force Release Reset}
\label{group___r_c_c___a_p_b2___force___release___reset}\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}


Force or release APB2 peripheral reset. ~\newline
  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga6176fa4f52de6ebf932d99a4d611634d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga08cdf6a4295cfb02eae6a70aecf2e3ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90337e162315ad0d44c0b99dd9cc71c2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga829f154bfefa2317311c97650f1264aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f1df686835ef47013b29e8e37a1c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gaf709749ed0e15e1fd1cb0dbe59d65fc5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2c5549f45a276072b498095f8a6ee45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DBGMCURST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga681299b233339aa39a30fa5589cac5bc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gaccce3b7168e4357d179cb5c978a7bfe6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90337e162315ad0d44c0b99dd9cc71c2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga48ebe709fd10e1594c70752a05644a85}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f1df686835ef47013b29e8e37a1c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga7877d0686f800a9374499abbddbda159}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2c5549f45a276072b498095f8a6ee45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DBGMCURST}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Force or release APB2 peripheral reset. ~\newline
 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga6176fa4f52de6ebf932d99a4d611634d}\label{group___r_c_c___a_p_b2___force___release___reset_ga6176fa4f52de6ebf932d99a4d611634d}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_ADC1\_FORCE\_RESET@{\_\_HAL\_RCC\_ADC1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_ADC1\_FORCE\_RESET@{\_\_HAL\_RCC\_ADC1\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_FORCE\_RESET}{\_\_HAL\_RCC\_ADC1\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00939}{939}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga681299b233339aa39a30fa5589cac5bc}\label{group___r_c_c___a_p_b2___force___release___reset_ga681299b233339aa39a30fa5589cac5bc}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_ADC1\_RELEASE\_RESET@{\_\_HAL\_RCC\_ADC1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_ADC1\_RELEASE\_RESET@{\_\_HAL\_RCC\_ADC1\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_RELEASE\_RESET}{\_\_HAL\_RCC\_ADC1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00949}{949}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}\label{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_APB2\_FORCE\_RESET@{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_APB2\_FORCE\_RESET@{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x\+FFFFFFFFU)}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00937}{937}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}\label{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_APB2\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00947}{947}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gaf709749ed0e15e1fd1cb0dbe59d65fc5}\label{group___r_c_c___a_p_b2___force___release___reset_gaf709749ed0e15e1fd1cb0dbe59d65fc5}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET@{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET@{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2c5549f45a276072b498095f8a6ee45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DBGMCURST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00945}{945}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga7877d0686f800a9374499abbddbda159}\label{group___r_c_c___a_p_b2___force___release___reset_ga7877d0686f800a9374499abbddbda159}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET@{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET@{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2c5549f45a276072b498095f8a6ee45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DBGMCURST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00955}{955}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}\label{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_SPI1\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET}{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00941}{941}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5}\label{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00951}{951}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}\label{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00938}{938}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}\label{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00948}{948}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga08cdf6a4295cfb02eae6a70aecf2e3ee}\label{group___r_c_c___a_p_b2___force___release___reset_ga08cdf6a4295cfb02eae6a70aecf2e3ee}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_TIM16\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET}{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90337e162315ad0d44c0b99dd9cc71c2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00943}{943}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gaccce3b7168e4357d179cb5c978a7bfe6}\label{group___r_c_c___a_p_b2___force___release___reset_gaccce3b7168e4357d179cb5c978a7bfe6}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90337e162315ad0d44c0b99dd9cc71c2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00953}{953}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga829f154bfefa2317311c97650f1264aa}\label{group___r_c_c___a_p_b2___force___release___reset_ga829f154bfefa2317311c97650f1264aa}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_TIM17\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET}{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f1df686835ef47013b29e8e37a1c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00944}{944}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga48ebe709fd10e1594c70752a05644a85}\label{group___r_c_c___a_p_b2___force___release___reset_ga48ebe709fd10e1594c70752a05644a85}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f1df686835ef47013b29e8e37a1c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00954}{954}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b}\label{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_TIM1\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET}{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00940}{940}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4}\label{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00950}{950}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}\label{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_USART1\_FORCE\_RESET@{\_\_HAL\_RCC\_USART1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_USART1\_FORCE\_RESET@{\_\_HAL\_RCC\_USART1\_FORCE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_FORCE\_RESET}{\_\_HAL\_RCC\_USART1\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00942}{942}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a}\label{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a}} 
\index{RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}!\_\_HAL\_RCC\_USART1\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET}!RCC APB2 Force Release Reset@{RCC APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET}{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00952}{952}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

