-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_142_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mul_ln142 : IN STD_LOGIC_VECTOR (11 downto 0);
    max_val_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    max_val_out_ap_vld : OUT STD_LOGIC;
    max_val_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    max_val_2_out_ap_vld : OUT STD_LOGIC;
    max_val_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    max_val_4_out_ap_vld : OUT STD_LOGIC;
    max_val_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    max_val_6_out_ap_vld : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_1345_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1345_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1345_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1345_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1345_p_ce : OUT STD_LOGIC;
    grp_fu_2788_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2788_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2788_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2788_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2788_p_ce : OUT STD_LOGIC;
    grp_fu_2792_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2792_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2792_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2792_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2792_p_ce : OUT STD_LOGIC;
    grp_fu_2796_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2796_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2796_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2796_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2796_p_ce : OUT STD_LOGIC;
    grp_fu_2800_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2800_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2800_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2800_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2800_p_ce : OUT STD_LOGIC;
    grp_fu_2804_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2804_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2804_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2804_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2804_p_ce : OUT STD_LOGIC;
    grp_fu_2808_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2808_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2808_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2808_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2808_p_ce : OUT STD_LOGIC;
    grp_fu_2812_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2812_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2812_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2812_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2812_p_ce : OUT STD_LOGIC;
    grp_fu_2816_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2816_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2816_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2816_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2816_p_ce : OUT STD_LOGIC;
    grp_fu_2820_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2820_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2820_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2820_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2820_p_ce : OUT STD_LOGIC;
    grp_fu_2824_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2824_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2824_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2824_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2824_p_ce : OUT STD_LOGIC;
    grp_fu_2828_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2828_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2828_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2828_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2828_p_ce : OUT STD_LOGIC;
    grp_fu_2832_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2832_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2832_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2832_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2832_p_ce : OUT STD_LOGIC;
    grp_fu_2836_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2836_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2836_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2836_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2836_p_ce : OUT STD_LOGIC;
    grp_fu_2840_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2840_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2840_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2840_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2840_p_ce : OUT STD_LOGIC;
    grp_fu_2844_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2844_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2844_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2844_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2844_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_142_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_FF800000 : STD_LOGIC_VECTOR (31 downto 0) := "11111111100000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln142_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal has_nan_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_4418 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_4418_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln142_reg_4423 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_4423_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_4423_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_4423_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_4423_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_4423_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_4423_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_551_reg_4587 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_fu_918_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_reg_4592 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_fu_930_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_reg_4597 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_reg_4597_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_553_reg_4604 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_1_fu_935_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_1_reg_4609 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_202_fu_947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_202_reg_4614 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_202_reg_4614_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_555_reg_4621 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_2_fu_952_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_2_reg_4626 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_203_fu_964_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_203_reg_4631 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_203_reg_4631_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_557_reg_4638 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_3_fu_969_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_3_reg_4643 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_204_fu_981_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_204_reg_4648 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_204_reg_4648_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_559_reg_4655 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_4_fu_986_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_4_reg_4660 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_205_fu_998_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_205_reg_4665 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_205_reg_4665_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_561_reg_4672 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_5_fu_1003_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_5_reg_4677 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_206_fu_1015_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_206_reg_4682 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_206_reg_4682_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_563_reg_4689 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_6_fu_1020_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_6_reg_4694 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_207_fu_1032_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_207_reg_4699 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_207_reg_4699_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_565_reg_4706 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_7_fu_1037_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_7_reg_4711 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_208_fu_1049_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_208_reg_4716 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_208_reg_4716_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_567_reg_4723 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_8_fu_1054_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_8_reg_4728 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_209_fu_1066_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_209_reg_4733 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_209_reg_4733_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_569_reg_4740 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_9_fu_1071_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_9_reg_4745 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_210_fu_1083_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_210_reg_4750 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_210_reg_4750_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_4757 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_10_fu_1088_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_10_reg_4762 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_211_fu_1100_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_211_reg_4767 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_211_reg_4767_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_4774 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_11_fu_1105_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_11_reg_4779 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_212_fu_1117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_212_reg_4784 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_212_reg_4784_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_4791 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_12_fu_1122_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_12_reg_4796 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_213_fu_1134_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_213_reg_4801 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_213_reg_4801_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_4808 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_13_fu_1139_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_13_reg_4813 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_214_fu_1151_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_214_reg_4818 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_214_reg_4818_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_4825 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_14_fu_1156_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_14_reg_4830 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_215_fu_1168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_215_reg_4835 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_215_reg_4835_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_4842 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_15_fu_1173_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_15_reg_4847 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_216_fu_1185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_216_reg_4852 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_216_reg_4852_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_571_reg_4859 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_16_fu_1190_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_16_reg_4864 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_217_fu_1202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_217_reg_4869 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_217_reg_4869_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_573_reg_4876 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_17_fu_1207_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_17_reg_4881 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_218_fu_1219_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_218_reg_4886 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_218_reg_4886_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_575_reg_4893 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_18_fu_1224_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_18_reg_4898 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_219_fu_1236_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_219_reg_4903 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_219_reg_4903_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_577_reg_4910 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_19_fu_1241_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_19_reg_4915 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_220_fu_1253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_220_reg_4920 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_220_reg_4920_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_579_reg_4927 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_20_fu_1258_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_20_reg_4932 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_221_fu_1270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_221_reg_4937 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_221_reg_4937_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_581_reg_4944 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_21_fu_1275_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_21_reg_4949 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_222_fu_1287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_222_reg_4954 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_222_reg_4954_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_583_reg_4961 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_22_fu_1292_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_22_reg_4966 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_223_fu_1304_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_223_reg_4971 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_223_reg_4971_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_585_reg_4978 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_23_fu_1309_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_23_reg_4983 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_224_fu_1321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_224_reg_4988 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_224_reg_4988_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_587_reg_4995 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_24_fu_1326_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_24_reg_5000 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_225_fu_1338_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_225_reg_5005 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_225_reg_5005_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_589_reg_5012 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_25_fu_1343_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_25_reg_5017 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_226_fu_1355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_226_reg_5022 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_226_reg_5022_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_5029 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_26_fu_1360_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_26_reg_5034 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_227_fu_1372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_227_reg_5039 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_227_reg_5039_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_104_reg_5046 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_27_fu_1377_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_27_reg_5051 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_228_fu_1389_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_228_reg_5056 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_228_reg_5056_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_105_reg_5063 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_28_fu_1394_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_28_reg_5068 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_229_fu_1406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_229_reg_5073 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_229_reg_5073_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_106_reg_5080 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_29_fu_1411_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_29_reg_5085 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_230_fu_1423_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_230_reg_5090 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_230_reg_5090_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_107_reg_5097 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_30_fu_1428_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_30_reg_5102 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_231_fu_1440_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_231_reg_5107 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_231_reg_5107_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_108_reg_5114 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_31_fu_1445_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_31_reg_5119 : STD_LOGIC_VECTOR (6 downto 0);
    signal v_232_fu_1457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_232_reg_5124 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_232_reg_5124_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal has_nan_1_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal has_nan_1_reg_5131 : STD_LOGIC_VECTOR (0 downto 0);
    signal has_nan_1_reg_5131_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal has_nan_1_reg_5131_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal has_nan_1_reg_5131_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal has_nan_1_reg_5131_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal has_nan_1_reg_5131_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_reg_5136 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_1_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_1_reg_5141 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_2_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_2_reg_5146 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_3_fu_1608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_3_reg_5151 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_reg_5156 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_1_fu_1652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_1_reg_5161 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_2_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_2_reg_5166 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_3_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_3_reg_5171 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_4_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_4_reg_5176 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_5_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_5_reg_5181 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_6_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_6_reg_5186 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_7_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_7_reg_5191 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_4_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_4_reg_5196 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_5_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_5_reg_5201 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_6_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_6_reg_5206 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_7_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_7_reg_5211 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_8_fu_1814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_8_reg_5216 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_9_fu_1820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_9_reg_5221 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_10_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_10_reg_5226 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_11_fu_1832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_11_reg_5231 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_8_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_8_reg_5236 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_9_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_9_reg_5241 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_10_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_10_reg_5246 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_11_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_11_reg_5251 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_12_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_12_reg_5256 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_13_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_13_reg_5261 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_14_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_14_reg_5266 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_15_fu_1944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_15_reg_5271 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_12_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_12_reg_5276 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_13_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_13_reg_5281 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_14_fu_1994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_14_reg_5286 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_15_fu_2000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_15_reg_5291 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_16_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_16_reg_5296 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_17_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_17_reg_5301 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_18_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_18_reg_5306 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_19_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_19_reg_5311 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_16_fu_2094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_16_reg_5316 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_17_fu_2100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_17_reg_5321 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_18_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_18_reg_5326 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_19_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_19_reg_5331 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_20_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_20_reg_5336 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_21_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_21_reg_5341 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_22_fu_2162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_22_reg_5346 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_23_fu_2168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_23_reg_5351 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_20_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_20_reg_5356 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_21_fu_2212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_21_reg_5361 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_22_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_22_reg_5366 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_23_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_23_reg_5371 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_24_fu_2262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_24_reg_5376 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_25_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_25_reg_5381 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_26_fu_2274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_26_reg_5386 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_27_fu_2280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_27_reg_5391 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_24_fu_2318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_24_reg_5396 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_25_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_25_reg_5401 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_26_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_26_reg_5406 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_27_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_27_reg_5411 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_28_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_28_reg_5416 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_29_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_29_reg_5421 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_30_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_30_reg_5426 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_31_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln173_31_reg_5431 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_28_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_28_reg_5436 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_29_fu_2436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_29_reg_5441 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_30_fu_2442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_30_reg_5446 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_31_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln174_31_reg_5451 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_reg_5456 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln2_reg_5456_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln2_reg_5456_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln2_reg_5456_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln2_reg_5456_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln2_reg_5456_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal m0_fu_2483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_reg_5461 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_fu_2510_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_reg_5468 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_1_fu_2537_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_1_reg_5475 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_1_fu_2564_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_1_reg_5482 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_2_fu_2591_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_2_reg_5489 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_2_fu_2618_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_2_reg_5496 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_3_fu_2645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_3_reg_5503 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_3_fu_2672_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_3_reg_5510 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_4_fu_2699_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_4_reg_5517 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_4_fu_2726_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_4_reg_5524 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_5_fu_2753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_5_reg_5531 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_5_fu_2780_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_5_reg_5538 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_6_fu_2807_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_6_reg_5545 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_6_fu_2834_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_6_reg_5552 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_7_fu_2861_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_7_reg_5559 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_7_fu_2888_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_7_reg_5566 : STD_LOGIC_VECTOR (31 downto 0);
    signal left_fu_2977_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal left_reg_5573 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_fu_3066_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_reg_5580 : STD_LOGIC_VECTOR (31 downto 0);
    signal left_1_fu_3155_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal left_1_reg_5587 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_1_fu_3244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_1_reg_5594 : STD_LOGIC_VECTOR (31 downto 0);
    signal left_2_fu_3333_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal left_2_reg_5601 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_2_fu_3422_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_2_reg_5608 : STD_LOGIC_VECTOR (31 downto 0);
    signal left_3_fu_3511_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal left_3_reg_5615 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_3_fu_3600_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_3_reg_5622 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln184_fu_3689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln184_reg_5629 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln184_1_fu_3778_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln184_1_reg_5636 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln184_2_fu_3867_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln184_2_reg_5643 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln184_3_fu_3956_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln184_3_reg_5650 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_0_fu_4045_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_0_reg_5657 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_1_fu_4134_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_1_reg_5664 : STD_LOGIC_VECTOR (31 downto 0);
    signal pmax_fu_4223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal pmax_reg_5671 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_fu_4242_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln193_2_fu_4284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_2_reg_5686 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_3_fu_4290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_3_reg_5691 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal ap_phi_mux_has_nan_phi_fu_586_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln155_fu_839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln155_1_fu_887_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_128 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln142_fu_907_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_maxes_3_fu_132 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal and_ln193_1_fu_4341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_partial_maxes_3_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal partial_maxes_2_fu_136 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_sig_allocacmp_partial_maxes_2_load : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_maxes_1_fu_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_sig_allocacmp_partial_maxes_1_load : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_maxes_fu_144 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_sig_allocacmp_partial_maxes_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local : STD_LOGIC;
    signal grp_fu_721_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_725_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_725_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_729_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_733_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_737_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_737_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_741_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_741_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_745_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_745_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_749_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_749_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_753_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_753_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_757_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_757_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_761_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_765_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_769_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_769_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_773_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_773_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_777_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_777_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_781_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_819_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln154_fu_829_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln154_fu_833_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_859_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln1_fu_869_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln154_1_fu_877_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln154_1_fu_881_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_f32_fu_922_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_285_fu_939_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_286_fu_956_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_287_fu_973_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_288_fu_990_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_289_fu_1007_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_290_fu_1024_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_291_fu_1041_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_292_fu_1058_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_293_fu_1075_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_294_fu_1092_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_295_fu_1109_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_296_fu_1126_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_297_fu_1143_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_298_fu_1160_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_299_fu_1177_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_300_fu_1194_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_301_fu_1211_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_302_fu_1228_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_303_fu_1245_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_304_fu_1262_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_305_fu_1279_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_306_fu_1296_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_307_fu_1313_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_308_fu_1330_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_309_fu_1347_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_310_fu_1364_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_311_fu_1381_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_312_fu_1398_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_313_fu_1415_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_314_fu_1432_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_315_fu_1449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln156_1_fu_1468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_4_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_3_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_5_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_2_fu_1474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_8_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_7_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_11_fu_1528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_10_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_12_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_9_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_13_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_6_fu_1498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_14_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_fu_1558_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_1567_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_170_fu_1574_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_1_fu_1583_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_172_fu_1614_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_1623_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_173_fu_1630_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_1_fu_1639_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_178_fu_1670_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_2_fu_1679_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_179_fu_1686_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_3_fu_1695_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_181_fu_1726_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_2_fu_1735_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_182_fu_1742_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_3_fu_1751_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_187_fu_1782_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_4_fu_1791_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_188_fu_1798_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_5_fu_1807_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_190_fu_1838_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_4_fu_1847_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_191_fu_1854_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_5_fu_1863_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_196_fu_1894_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_6_fu_1903_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_197_fu_1910_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_7_fu_1919_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_199_fu_1950_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_6_fu_1959_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_200_fu_1966_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_7_fu_1975_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_205_fu_2006_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_8_fu_2015_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_206_fu_2022_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_9_fu_2031_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_208_fu_2062_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_8_fu_2071_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_209_fu_2078_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_9_fu_2087_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_214_fu_2118_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_s_fu_2127_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_215_fu_2134_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_10_fu_2143_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_217_fu_2174_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_s_fu_2183_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_218_fu_2190_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_10_fu_2199_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_223_fu_2230_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_11_fu_2239_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_224_fu_2246_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_12_fu_2255_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_226_fu_2286_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_11_fu_2295_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_227_fu_2302_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_12_fu_2311_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_232_fu_2342_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_13_fu_2351_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_233_fu_2358_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_14_fu_2367_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_235_fu_2398_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_13_fu_2407_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_236_fu_2414_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln174_14_fu_2423_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln173_1_fu_2467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_fu_2463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_1_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_1_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_fu_2498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_1_fu_2504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_2_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_3_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_2_fu_2525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_3_fu_2531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_2_fu_2544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_3_fu_2548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_2_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_3_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_4_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_5_fu_2575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_4_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_5_fu_2585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_4_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_5_fu_2602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_4_fu_2606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_5_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_6_fu_2625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_7_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_6_fu_2633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_7_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_6_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_7_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_6_fu_2660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_7_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_8_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_9_fu_2683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_8_fu_2687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_9_fu_2693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_8_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_9_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_8_fu_2714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_9_fu_2720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_10_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_11_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_10_fu_2741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_11_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_10_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_11_fu_2764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_10_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_11_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_12_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_13_fu_2791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_12_fu_2795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_13_fu_2801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_12_fu_2814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_13_fu_2818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_12_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_13_fu_2828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_14_fu_2841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln173_15_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_14_fu_2849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_15_fu_2855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_14_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln174_15_fu_2872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_14_fu_2876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_15_fu_2882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln175_fu_2895_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln175_1_fu_2912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_175_fu_2898_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_fu_2908_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_1_fu_2935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_fu_2929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_176_fu_2915_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_1_fu_2925_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_3_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_2_fu_2947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_fu_2941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_1_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_fu_2965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_1_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln175_2_fu_2984_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln175_3_fu_3001_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_184_fu_2987_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_2_fu_2997_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_5_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_4_fu_3018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_185_fu_3004_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_3_fu_3014_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_7_fu_3042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_6_fu_3036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_2_fu_3030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_3_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_2_fu_3054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_3_fu_3060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln175_4_fu_3073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln175_5_fu_3090_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_193_fu_3076_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_4_fu_3086_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_9_fu_3113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_8_fu_3107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_194_fu_3093_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_5_fu_3103_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_11_fu_3131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_10_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_4_fu_3119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_5_fu_3137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_4_fu_3143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_5_fu_3149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln175_6_fu_3162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln175_7_fu_3179_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_202_fu_3165_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_6_fu_3175_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_13_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_12_fu_3196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_fu_3182_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_7_fu_3192_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_15_fu_3220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_14_fu_3214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_6_fu_3208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_7_fu_3226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_6_fu_3232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_7_fu_3238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln175_8_fu_3251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln175_9_fu_3268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_fu_3254_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_8_fu_3264_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_17_fu_3291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_16_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_212_fu_3271_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_9_fu_3281_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_19_fu_3309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_18_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_8_fu_3297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_9_fu_3315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_8_fu_3321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_9_fu_3327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln175_10_fu_3340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln175_11_fu_3357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_fu_3343_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_10_fu_3353_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_21_fu_3380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_20_fu_3374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_fu_3360_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_11_fu_3370_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_23_fu_3398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_22_fu_3392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_10_fu_3386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_11_fu_3404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_10_fu_3410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_11_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln175_12_fu_3429_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln175_13_fu_3446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_229_fu_3432_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_12_fu_3442_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_25_fu_3469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_24_fu_3463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_230_fu_3449_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_13_fu_3459_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_27_fu_3487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_26_fu_3481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_12_fu_3475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_13_fu_3493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_12_fu_3499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_13_fu_3505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln175_14_fu_3518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln175_15_fu_3535_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_238_fu_3521_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_14_fu_3531_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_29_fu_3558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_28_fu_3552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_239_fu_3538_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_15_fu_3548_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln175_31_fu_3576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_30_fu_3570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_14_fu_3564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln175_15_fu_3582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_14_fu_3588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln175_15_fu_3594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln184_fu_3607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln184_1_fu_3624_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_241_fu_3610_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln184_fu_3620_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln184_1_fu_3647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_fu_3641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_242_fu_3627_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln184_1_fu_3637_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln184_3_fu_3665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_2_fu_3659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln184_fu_3653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln184_1_fu_3671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln184_fu_3677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln184_1_fu_3683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln184_2_fu_3696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln184_3_fu_3713_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_fu_3699_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln184_2_fu_3709_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln184_5_fu_3736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_4_fu_3730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_fu_3716_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln184_3_fu_3726_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln184_7_fu_3754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_6_fu_3748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln184_2_fu_3742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln184_3_fu_3760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln184_2_fu_3766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln184_3_fu_3772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln184_4_fu_3785_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln184_5_fu_3802_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_247_fu_3788_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln184_4_fu_3798_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln184_9_fu_3825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_8_fu_3819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_fu_3805_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln184_5_fu_3815_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln184_11_fu_3843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_10_fu_3837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln184_4_fu_3831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln184_5_fu_3849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln184_4_fu_3855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln184_5_fu_3861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln184_6_fu_3874_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln184_7_fu_3891_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_250_fu_3877_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln184_6_fu_3887_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln184_13_fu_3914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_12_fu_3908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_251_fu_3894_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln184_7_fu_3904_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln184_15_fu_3932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_14_fu_3926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln184_6_fu_3920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln184_7_fu_3938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln184_6_fu_3944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln184_7_fu_3950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln187_fu_3963_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln187_1_fu_3980_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_253_fu_3966_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln187_fu_3976_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln187_1_fu_4003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_fu_3997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_fu_3983_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln187_1_fu_3993_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln187_3_fu_4021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_2_fu_4015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln187_fu_4009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln187_1_fu_4027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln187_fu_4033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln187_1_fu_4039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln188_fu_4052_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln188_1_fu_4069_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_256_fu_4055_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln188_fu_4065_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln188_1_fu_4092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_fu_4086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_257_fu_4072_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln188_1_fu_4082_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln188_3_fu_4110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_2_fu_4104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln188_fu_4098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln188_1_fu_4116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln188_fu_4122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln188_1_fu_4128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln189_fu_4141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln189_1_fu_4158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_259_fu_4144_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln189_fu_4154_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln189_1_fu_4181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln189_fu_4175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_260_fu_4161_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln189_1_fu_4171_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln189_3_fu_4199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln189_2_fu_4193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln189_fu_4187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln189_1_fu_4205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln189_fu_4211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln189_1_fu_4217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_4242_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln193_1_fu_4266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_263_fu_4270_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln193_1_fu_4280_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln193_fu_4296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_262_fu_4299_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln193_fu_4309_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln193_1_fu_4319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_fu_4313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln193_fu_4325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln193_1_fu_4331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_4335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_3647 : BOOLEAN;
    signal ap_condition_3651 : BOOLEAN;
    signal ap_condition_3655 : BOOLEAN;
    signal ap_condition_3659 : BOOLEAN;
    signal tmp_57_fu_4242_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_4242_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_4242_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_4242_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component activation_accelerator_sparsemux_9_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fcmp_32ns_32ns_1_2_no_dsp_1_U765 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_reg_4597,
        din1 => v_202_reg_4614,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_657_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U766 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_203_reg_4631,
        din1 => v_204_reg_4648,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_661_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U767 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_205_reg_4665,
        din1 => v_206_reg_4682,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_665_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U768 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_207_reg_4699,
        din1 => v_208_reg_4716,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_669_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U769 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_209_reg_4733,
        din1 => v_210_reg_4750,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_673_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U770 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_211_reg_4767,
        din1 => v_212_reg_4784,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_677_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U771 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_213_reg_4801,
        din1 => v_214_reg_4818,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_681_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U772 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_215_reg_4835,
        din1 => v_216_reg_4852,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_685_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U773 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_217_reg_4869,
        din1 => v_218_reg_4886,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_689_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U774 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_219_reg_4903,
        din1 => v_220_reg_4920,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_693_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U775 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_221_reg_4937,
        din1 => v_222_reg_4954,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_697_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U776 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_223_reg_4971,
        din1 => v_224_reg_4988,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_701_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U777 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_225_reg_5005,
        din1 => v_226_reg_5022,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_705_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U778 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_227_reg_5039,
        din1 => v_228_reg_5056,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_709_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U779 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_229_reg_5073,
        din1 => v_230_reg_5090,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_713_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U780 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_231_reg_5107,
        din1 => v_232_reg_5124,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_717_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U781 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_721_p0,
        din1 => grp_fu_721_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_721_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U782 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_725_p0,
        din1 => grp_fu_725_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_725_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U783 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_729_p0,
        din1 => grp_fu_729_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_729_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U784 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_733_p0,
        din1 => grp_fu_733_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_733_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U785 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_737_p0,
        din1 => grp_fu_737_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_737_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U786 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_741_p0,
        din1 => grp_fu_741_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_741_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U787 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_745_p0,
        din1 => grp_fu_745_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_745_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U788 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_749_p0,
        din1 => grp_fu_749_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_749_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U789 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_753_p0,
        din1 => grp_fu_753_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_753_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U790 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_757_p0,
        din1 => grp_fu_757_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_757_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U791 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_761_p0,
        din1 => grp_fu_761_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_761_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U792 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_765_p0,
        din1 => grp_fu_765_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_765_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U793 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_769_p0,
        din1 => grp_fu_769_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_769_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U794 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_773_p0,
        din1 => grp_fu_773_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_773_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U795 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_777_p0,
        din1 => grp_fu_777_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_777_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U796 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_781_p0,
        din1 => tmp_57_fu_4242_p11,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_781_p2);

    sparsemux_9_2_32_1_1_U797 : component activation_accelerator_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_partial_maxes_load,
        din1 => ap_sig_allocacmp_partial_maxes_1_load,
        din2 => ap_sig_allocacmp_partial_maxes_2_load,
        din3 => ap_sig_allocacmp_partial_maxes_3_load,
        def => tmp_57_fu_4242_p9,
        sel => trunc_ln2_reg_5456_pp0_iter6_reg,
        dout => tmp_57_fu_4242_p11);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    has_nan_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln142_reg_4423_pp0_iter2_reg = ap_const_lv1_1))) then 
                has_nan_reg_582 <= has_nan_1_reg_5131;
            elsif (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                has_nan_reg_582 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    idx_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln142_fu_813_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_128 <= add_ln142_fu_907_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_128 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    partial_maxes_1_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    partial_maxes_1_fu_140(16) <= '0';
                    partial_maxes_1_fu_140(17) <= '0';
                    partial_maxes_1_fu_140(18) <= '0';
                    partial_maxes_1_fu_140(19) <= '0';
                    partial_maxes_1_fu_140(20) <= '0';
                    partial_maxes_1_fu_140(21) <= '0';
                    partial_maxes_1_fu_140(22) <= '0';
                    partial_maxes_1_fu_140(23) <= '1';
                    partial_maxes_1_fu_140(24) <= '1';
                    partial_maxes_1_fu_140(25) <= '1';
                    partial_maxes_1_fu_140(26) <= '1';
                    partial_maxes_1_fu_140(27) <= '1';
                    partial_maxes_1_fu_140(28) <= '1';
                    partial_maxes_1_fu_140(29) <= '1';
                    partial_maxes_1_fu_140(30) <= '1';
                    partial_maxes_1_fu_140(31) <= '1';
                elsif ((ap_const_boolean_1 = ap_condition_3647)) then 
                                        partial_maxes_1_fu_140(31 downto 16) <= pmax_reg_5671(31 downto 16);
                end if;
            end if; 
        end if;
    end process;

    partial_maxes_2_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    partial_maxes_2_fu_136(16) <= '0';
                    partial_maxes_2_fu_136(17) <= '0';
                    partial_maxes_2_fu_136(18) <= '0';
                    partial_maxes_2_fu_136(19) <= '0';
                    partial_maxes_2_fu_136(20) <= '0';
                    partial_maxes_2_fu_136(21) <= '0';
                    partial_maxes_2_fu_136(22) <= '0';
                    partial_maxes_2_fu_136(23) <= '1';
                    partial_maxes_2_fu_136(24) <= '1';
                    partial_maxes_2_fu_136(25) <= '1';
                    partial_maxes_2_fu_136(26) <= '1';
                    partial_maxes_2_fu_136(27) <= '1';
                    partial_maxes_2_fu_136(28) <= '1';
                    partial_maxes_2_fu_136(29) <= '1';
                    partial_maxes_2_fu_136(30) <= '1';
                    partial_maxes_2_fu_136(31) <= '1';
                elsif ((ap_const_boolean_1 = ap_condition_3651)) then 
                                        partial_maxes_2_fu_136(31 downto 16) <= pmax_reg_5671(31 downto 16);
                end if;
            end if; 
        end if;
    end process;

    partial_maxes_3_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    partial_maxes_3_fu_132(16) <= '0';
                    partial_maxes_3_fu_132(17) <= '0';
                    partial_maxes_3_fu_132(18) <= '0';
                    partial_maxes_3_fu_132(19) <= '0';
                    partial_maxes_3_fu_132(20) <= '0';
                    partial_maxes_3_fu_132(21) <= '0';
                    partial_maxes_3_fu_132(22) <= '0';
                    partial_maxes_3_fu_132(23) <= '1';
                    partial_maxes_3_fu_132(24) <= '1';
                    partial_maxes_3_fu_132(25) <= '1';
                    partial_maxes_3_fu_132(26) <= '1';
                    partial_maxes_3_fu_132(27) <= '1';
                    partial_maxes_3_fu_132(28) <= '1';
                    partial_maxes_3_fu_132(29) <= '1';
                    partial_maxes_3_fu_132(30) <= '1';
                    partial_maxes_3_fu_132(31) <= '1';
                elsif ((ap_const_boolean_1 = ap_condition_3655)) then 
                                        partial_maxes_3_fu_132(31 downto 16) <= pmax_reg_5671(31 downto 16);
                end if;
            end if; 
        end if;
    end process;

    partial_maxes_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    partial_maxes_fu_144(16) <= '0';
                    partial_maxes_fu_144(17) <= '0';
                    partial_maxes_fu_144(18) <= '0';
                    partial_maxes_fu_144(19) <= '0';
                    partial_maxes_fu_144(20) <= '0';
                    partial_maxes_fu_144(21) <= '0';
                    partial_maxes_fu_144(22) <= '0';
                    partial_maxes_fu_144(23) <= '1';
                    partial_maxes_fu_144(24) <= '1';
                    partial_maxes_fu_144(25) <= '1';
                    partial_maxes_fu_144(26) <= '1';
                    partial_maxes_fu_144(27) <= '1';
                    partial_maxes_fu_144(28) <= '1';
                    partial_maxes_fu_144(29) <= '1';
                    partial_maxes_fu_144(30) <= '1';
                    partial_maxes_fu_144(31) <= '1';
                elsif ((ap_const_boolean_1 = ap_condition_3659)) then 
                                        partial_maxes_fu_144(31 downto 16) <= pmax_reg_5671(31 downto 16);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_551_reg_4587 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_553_reg_4604 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_555_reg_4621 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_557_reg_4638 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_559_reg_4655 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_561_reg_4672 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_563_reg_4689 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_565_reg_4706 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_567_reg_4723 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_569_reg_4740 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_571_reg_4859 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_573_reg_4876 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_575_reg_4893 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_577_reg_4910 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_579_reg_4927 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_581_reg_4944 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_583_reg_4961 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_585_reg_4978 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_587_reg_4995 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_589_reg_5012 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_104_reg_5046 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_105_reg_5063 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_106_reg_5080 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_107_reg_5097 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_108_reg_5114 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_4791 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_4808 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_4825 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_4842 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_4774 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_4757 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_5029 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_reg_4418 <= ap_sig_allocacmp_i;
                i_reg_4418_pp0_iter1_reg <= i_reg_4418;
                icmp_ln142_reg_4423 <= icmp_ln142_fu_813_p2;
                icmp_ln142_reg_4423_pp0_iter1_reg <= icmp_ln142_reg_4423;
                trunc_ln55_10_reg_4762 <= trunc_ln55_10_fu_1088_p1;
                trunc_ln55_11_reg_4779 <= trunc_ln55_11_fu_1105_p1;
                trunc_ln55_12_reg_4796 <= trunc_ln55_12_fu_1122_p1;
                trunc_ln55_13_reg_4813 <= trunc_ln55_13_fu_1139_p1;
                trunc_ln55_14_reg_4830 <= trunc_ln55_14_fu_1156_p1;
                trunc_ln55_15_reg_4847 <= trunc_ln55_15_fu_1173_p1;
                trunc_ln55_16_reg_4864 <= trunc_ln55_16_fu_1190_p1;
                trunc_ln55_17_reg_4881 <= trunc_ln55_17_fu_1207_p1;
                trunc_ln55_18_reg_4898 <= trunc_ln55_18_fu_1224_p1;
                trunc_ln55_19_reg_4915 <= trunc_ln55_19_fu_1241_p1;
                trunc_ln55_1_reg_4609 <= trunc_ln55_1_fu_935_p1;
                trunc_ln55_20_reg_4932 <= trunc_ln55_20_fu_1258_p1;
                trunc_ln55_21_reg_4949 <= trunc_ln55_21_fu_1275_p1;
                trunc_ln55_22_reg_4966 <= trunc_ln55_22_fu_1292_p1;
                trunc_ln55_23_reg_4983 <= trunc_ln55_23_fu_1309_p1;
                trunc_ln55_24_reg_5000 <= trunc_ln55_24_fu_1326_p1;
                trunc_ln55_25_reg_5017 <= trunc_ln55_25_fu_1343_p1;
                trunc_ln55_26_reg_5034 <= trunc_ln55_26_fu_1360_p1;
                trunc_ln55_27_reg_5051 <= trunc_ln55_27_fu_1377_p1;
                trunc_ln55_28_reg_5068 <= trunc_ln55_28_fu_1394_p1;
                trunc_ln55_29_reg_5085 <= trunc_ln55_29_fu_1411_p1;
                trunc_ln55_2_reg_4626 <= trunc_ln55_2_fu_952_p1;
                trunc_ln55_30_reg_5102 <= trunc_ln55_30_fu_1428_p1;
                trunc_ln55_31_reg_5119 <= trunc_ln55_31_fu_1445_p1;
                trunc_ln55_3_reg_4643 <= trunc_ln55_3_fu_969_p1;
                trunc_ln55_4_reg_4660 <= trunc_ln55_4_fu_986_p1;
                trunc_ln55_5_reg_4677 <= trunc_ln55_5_fu_1003_p1;
                trunc_ln55_6_reg_4694 <= trunc_ln55_6_fu_1020_p1;
                trunc_ln55_7_reg_4711 <= trunc_ln55_7_fu_1037_p1;
                trunc_ln55_8_reg_4728 <= trunc_ln55_8_fu_1054_p1;
                trunc_ln55_9_reg_4745 <= trunc_ln55_9_fu_1071_p1;
                trunc_ln55_reg_4592 <= trunc_ln55_fu_918_p1;
                    v_202_reg_4614(31 downto 16) <= v_202_fu_947_p1(31 downto 16);
                    v_203_reg_4631(31 downto 16) <= v_203_fu_964_p1(31 downto 16);
                    v_204_reg_4648(31 downto 16) <= v_204_fu_981_p1(31 downto 16);
                    v_205_reg_4665(31 downto 16) <= v_205_fu_998_p1(31 downto 16);
                    v_206_reg_4682(31 downto 16) <= v_206_fu_1015_p1(31 downto 16);
                    v_207_reg_4699(31 downto 16) <= v_207_fu_1032_p1(31 downto 16);
                    v_208_reg_4716(31 downto 16) <= v_208_fu_1049_p1(31 downto 16);
                    v_209_reg_4733(31 downto 16) <= v_209_fu_1066_p1(31 downto 16);
                    v_210_reg_4750(31 downto 16) <= v_210_fu_1083_p1(31 downto 16);
                    v_211_reg_4767(31 downto 16) <= v_211_fu_1100_p1(31 downto 16);
                    v_212_reg_4784(31 downto 16) <= v_212_fu_1117_p1(31 downto 16);
                    v_213_reg_4801(31 downto 16) <= v_213_fu_1134_p1(31 downto 16);
                    v_214_reg_4818(31 downto 16) <= v_214_fu_1151_p1(31 downto 16);
                    v_215_reg_4835(31 downto 16) <= v_215_fu_1168_p1(31 downto 16);
                    v_216_reg_4852(31 downto 16) <= v_216_fu_1185_p1(31 downto 16);
                    v_217_reg_4869(31 downto 16) <= v_217_fu_1202_p1(31 downto 16);
                    v_218_reg_4886(31 downto 16) <= v_218_fu_1219_p1(31 downto 16);
                    v_219_reg_4903(31 downto 16) <= v_219_fu_1236_p1(31 downto 16);
                    v_220_reg_4920(31 downto 16) <= v_220_fu_1253_p1(31 downto 16);
                    v_221_reg_4937(31 downto 16) <= v_221_fu_1270_p1(31 downto 16);
                    v_222_reg_4954(31 downto 16) <= v_222_fu_1287_p1(31 downto 16);
                    v_223_reg_4971(31 downto 16) <= v_223_fu_1304_p1(31 downto 16);
                    v_224_reg_4988(31 downto 16) <= v_224_fu_1321_p1(31 downto 16);
                    v_225_reg_5005(31 downto 16) <= v_225_fu_1338_p1(31 downto 16);
                    v_226_reg_5022(31 downto 16) <= v_226_fu_1355_p1(31 downto 16);
                    v_227_reg_5039(31 downto 16) <= v_227_fu_1372_p1(31 downto 16);
                    v_228_reg_5056(31 downto 16) <= v_228_fu_1389_p1(31 downto 16);
                    v_229_reg_5073(31 downto 16) <= v_229_fu_1406_p1(31 downto 16);
                    v_230_reg_5090(31 downto 16) <= v_230_fu_1423_p1(31 downto 16);
                    v_231_reg_5107(31 downto 16) <= v_231_fu_1440_p1(31 downto 16);
                    v_232_reg_5124(31 downto 16) <= v_232_fu_1457_p1(31 downto 16);
                    v_reg_4597(31 downto 16) <= v_fu_930_p1(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                has_nan_1_reg_5131_pp0_iter3_reg <= has_nan_1_reg_5131;
                has_nan_1_reg_5131_pp0_iter4_reg <= has_nan_1_reg_5131_pp0_iter3_reg;
                has_nan_1_reg_5131_pp0_iter5_reg <= has_nan_1_reg_5131_pp0_iter4_reg;
                has_nan_1_reg_5131_pp0_iter6_reg <= has_nan_1_reg_5131_pp0_iter5_reg;
                has_nan_1_reg_5131_pp0_iter7_reg <= has_nan_1_reg_5131_pp0_iter6_reg;
                icmp_ln142_reg_4423_pp0_iter2_reg <= icmp_ln142_reg_4423_pp0_iter1_reg;
                icmp_ln142_reg_4423_pp0_iter3_reg <= icmp_ln142_reg_4423_pp0_iter2_reg;
                icmp_ln142_reg_4423_pp0_iter4_reg <= icmp_ln142_reg_4423_pp0_iter3_reg;
                icmp_ln142_reg_4423_pp0_iter5_reg <= icmp_ln142_reg_4423_pp0_iter4_reg;
                icmp_ln142_reg_4423_pp0_iter6_reg <= icmp_ln142_reg_4423_pp0_iter5_reg;
                icmp_ln173_10_reg_5226 <= icmp_ln173_10_fu_1826_p2;
                icmp_ln173_11_reg_5231 <= icmp_ln173_11_fu_1832_p2;
                icmp_ln173_12_reg_5256 <= icmp_ln173_12_fu_1926_p2;
                icmp_ln173_13_reg_5261 <= icmp_ln173_13_fu_1932_p2;
                icmp_ln173_14_reg_5266 <= icmp_ln173_14_fu_1938_p2;
                icmp_ln173_15_reg_5271 <= icmp_ln173_15_fu_1944_p2;
                icmp_ln173_16_reg_5296 <= icmp_ln173_16_fu_2038_p2;
                icmp_ln173_17_reg_5301 <= icmp_ln173_17_fu_2044_p2;
                icmp_ln173_18_reg_5306 <= icmp_ln173_18_fu_2050_p2;
                icmp_ln173_19_reg_5311 <= icmp_ln173_19_fu_2056_p2;
                icmp_ln173_1_reg_5141 <= icmp_ln173_1_fu_1596_p2;
                icmp_ln173_20_reg_5336 <= icmp_ln173_20_fu_2150_p2;
                icmp_ln173_21_reg_5341 <= icmp_ln173_21_fu_2156_p2;
                icmp_ln173_22_reg_5346 <= icmp_ln173_22_fu_2162_p2;
                icmp_ln173_23_reg_5351 <= icmp_ln173_23_fu_2168_p2;
                icmp_ln173_24_reg_5376 <= icmp_ln173_24_fu_2262_p2;
                icmp_ln173_25_reg_5381 <= icmp_ln173_25_fu_2268_p2;
                icmp_ln173_26_reg_5386 <= icmp_ln173_26_fu_2274_p2;
                icmp_ln173_27_reg_5391 <= icmp_ln173_27_fu_2280_p2;
                icmp_ln173_28_reg_5416 <= icmp_ln173_28_fu_2374_p2;
                icmp_ln173_29_reg_5421 <= icmp_ln173_29_fu_2380_p2;
                icmp_ln173_2_reg_5146 <= icmp_ln173_2_fu_1602_p2;
                icmp_ln173_30_reg_5426 <= icmp_ln173_30_fu_2386_p2;
                icmp_ln173_31_reg_5431 <= icmp_ln173_31_fu_2392_p2;
                icmp_ln173_3_reg_5151 <= icmp_ln173_3_fu_1608_p2;
                icmp_ln173_4_reg_5176 <= icmp_ln173_4_fu_1702_p2;
                icmp_ln173_5_reg_5181 <= icmp_ln173_5_fu_1708_p2;
                icmp_ln173_6_reg_5186 <= icmp_ln173_6_fu_1714_p2;
                icmp_ln173_7_reg_5191 <= icmp_ln173_7_fu_1720_p2;
                icmp_ln173_8_reg_5216 <= icmp_ln173_8_fu_1814_p2;
                icmp_ln173_9_reg_5221 <= icmp_ln173_9_fu_1820_p2;
                icmp_ln173_reg_5136 <= icmp_ln173_fu_1590_p2;
                icmp_ln174_10_reg_5246 <= icmp_ln174_10_fu_1882_p2;
                icmp_ln174_11_reg_5251 <= icmp_ln174_11_fu_1888_p2;
                icmp_ln174_12_reg_5276 <= icmp_ln174_12_fu_1982_p2;
                icmp_ln174_13_reg_5281 <= icmp_ln174_13_fu_1988_p2;
                icmp_ln174_14_reg_5286 <= icmp_ln174_14_fu_1994_p2;
                icmp_ln174_15_reg_5291 <= icmp_ln174_15_fu_2000_p2;
                icmp_ln174_16_reg_5316 <= icmp_ln174_16_fu_2094_p2;
                icmp_ln174_17_reg_5321 <= icmp_ln174_17_fu_2100_p2;
                icmp_ln174_18_reg_5326 <= icmp_ln174_18_fu_2106_p2;
                icmp_ln174_19_reg_5331 <= icmp_ln174_19_fu_2112_p2;
                icmp_ln174_1_reg_5161 <= icmp_ln174_1_fu_1652_p2;
                icmp_ln174_20_reg_5356 <= icmp_ln174_20_fu_2206_p2;
                icmp_ln174_21_reg_5361 <= icmp_ln174_21_fu_2212_p2;
                icmp_ln174_22_reg_5366 <= icmp_ln174_22_fu_2218_p2;
                icmp_ln174_23_reg_5371 <= icmp_ln174_23_fu_2224_p2;
                icmp_ln174_24_reg_5396 <= icmp_ln174_24_fu_2318_p2;
                icmp_ln174_25_reg_5401 <= icmp_ln174_25_fu_2324_p2;
                icmp_ln174_26_reg_5406 <= icmp_ln174_26_fu_2330_p2;
                icmp_ln174_27_reg_5411 <= icmp_ln174_27_fu_2336_p2;
                icmp_ln174_28_reg_5436 <= icmp_ln174_28_fu_2430_p2;
                icmp_ln174_29_reg_5441 <= icmp_ln174_29_fu_2436_p2;
                icmp_ln174_2_reg_5166 <= icmp_ln174_2_fu_1658_p2;
                icmp_ln174_30_reg_5446 <= icmp_ln174_30_fu_2442_p2;
                icmp_ln174_31_reg_5451 <= icmp_ln174_31_fu_2448_p2;
                icmp_ln174_3_reg_5171 <= icmp_ln174_3_fu_1664_p2;
                icmp_ln174_4_reg_5196 <= icmp_ln174_4_fu_1758_p2;
                icmp_ln174_5_reg_5201 <= icmp_ln174_5_fu_1764_p2;
                icmp_ln174_6_reg_5206 <= icmp_ln174_6_fu_1770_p2;
                icmp_ln174_7_reg_5211 <= icmp_ln174_7_fu_1776_p2;
                icmp_ln174_8_reg_5236 <= icmp_ln174_8_fu_1870_p2;
                icmp_ln174_9_reg_5241 <= icmp_ln174_9_fu_1876_p2;
                icmp_ln174_reg_5156 <= icmp_ln174_fu_1646_p2;
                icmp_ln193_2_reg_5686 <= icmp_ln193_2_fu_4284_p2;
                icmp_ln193_3_reg_5691 <= icmp_ln193_3_fu_4290_p2;
                    l2_0_reg_5657(31 downto 16) <= l2_0_fu_4045_p3(31 downto 16);
                    l2_1_reg_5664(31 downto 16) <= l2_1_fu_4134_p3(31 downto 16);
                    left_1_reg_5587(31 downto 16) <= left_1_fu_3155_p3(31 downto 16);
                    left_2_reg_5601(31 downto 16) <= left_2_fu_3333_p3(31 downto 16);
                    left_3_reg_5615(31 downto 16) <= left_3_fu_3511_p3(31 downto 16);
                    left_reg_5573(31 downto 16) <= left_fu_2977_p3(31 downto 16);
                    m0_1_reg_5475(31 downto 16) <= m0_1_fu_2537_p3(31 downto 16);
                    m0_2_reg_5489(31 downto 16) <= m0_2_fu_2591_p3(31 downto 16);
                    m0_3_reg_5503(31 downto 16) <= m0_3_fu_2645_p3(31 downto 16);
                    m0_4_reg_5517(31 downto 16) <= m0_4_fu_2699_p3(31 downto 16);
                    m0_5_reg_5531(31 downto 16) <= m0_5_fu_2753_p3(31 downto 16);
                    m0_6_reg_5545(31 downto 16) <= m0_6_fu_2807_p3(31 downto 16);
                    m0_7_reg_5559(31 downto 16) <= m0_7_fu_2861_p3(31 downto 16);
                    m0_reg_5461(31 downto 16) <= m0_fu_2483_p3(31 downto 16);
                    m1_1_reg_5482(31 downto 16) <= m1_1_fu_2564_p3(31 downto 16);
                    m1_2_reg_5496(31 downto 16) <= m1_2_fu_2618_p3(31 downto 16);
                    m1_3_reg_5510(31 downto 16) <= m1_3_fu_2672_p3(31 downto 16);
                    m1_4_reg_5524(31 downto 16) <= m1_4_fu_2726_p3(31 downto 16);
                    m1_5_reg_5538(31 downto 16) <= m1_5_fu_2780_p3(31 downto 16);
                    m1_6_reg_5552(31 downto 16) <= m1_6_fu_2834_p3(31 downto 16);
                    m1_7_reg_5566(31 downto 16) <= m1_7_fu_2888_p3(31 downto 16);
                    m1_reg_5468(31 downto 16) <= m1_fu_2510_p3(31 downto 16);
                    pmax_reg_5671(31 downto 16) <= pmax_fu_4223_p3(31 downto 16);
                    right_1_reg_5594(31 downto 16) <= right_1_fu_3244_p3(31 downto 16);
                    right_2_reg_5608(31 downto 16) <= right_2_fu_3422_p3(31 downto 16);
                    right_3_reg_5622(31 downto 16) <= right_3_fu_3600_p3(31 downto 16);
                    right_reg_5580(31 downto 16) <= right_fu_3066_p3(31 downto 16);
                    select_ln184_1_reg_5636(31 downto 16) <= select_ln184_1_fu_3778_p3(31 downto 16);
                    select_ln184_2_reg_5643(31 downto 16) <= select_ln184_2_fu_3867_p3(31 downto 16);
                    select_ln184_3_reg_5650(31 downto 16) <= select_ln184_3_fu_3956_p3(31 downto 16);
                    select_ln184_reg_5629(31 downto 16) <= select_ln184_fu_3689_p3(31 downto 16);
                trunc_ln2_reg_5456 <= i_reg_4418_pp0_iter1_reg(6 downto 5);
                trunc_ln2_reg_5456_pp0_iter3_reg <= trunc_ln2_reg_5456;
                trunc_ln2_reg_5456_pp0_iter4_reg <= trunc_ln2_reg_5456_pp0_iter3_reg;
                trunc_ln2_reg_5456_pp0_iter5_reg <= trunc_ln2_reg_5456_pp0_iter4_reg;
                trunc_ln2_reg_5456_pp0_iter6_reg <= trunc_ln2_reg_5456_pp0_iter5_reg;
                trunc_ln2_reg_5456_pp0_iter7_reg <= trunc_ln2_reg_5456_pp0_iter6_reg;
                    v_202_reg_4614_pp0_iter2_reg(31 downto 16) <= v_202_reg_4614(31 downto 16);
                    v_203_reg_4631_pp0_iter2_reg(31 downto 16) <= v_203_reg_4631(31 downto 16);
                    v_204_reg_4648_pp0_iter2_reg(31 downto 16) <= v_204_reg_4648(31 downto 16);
                    v_205_reg_4665_pp0_iter2_reg(31 downto 16) <= v_205_reg_4665(31 downto 16);
                    v_206_reg_4682_pp0_iter2_reg(31 downto 16) <= v_206_reg_4682(31 downto 16);
                    v_207_reg_4699_pp0_iter2_reg(31 downto 16) <= v_207_reg_4699(31 downto 16);
                    v_208_reg_4716_pp0_iter2_reg(31 downto 16) <= v_208_reg_4716(31 downto 16);
                    v_209_reg_4733_pp0_iter2_reg(31 downto 16) <= v_209_reg_4733(31 downto 16);
                    v_210_reg_4750_pp0_iter2_reg(31 downto 16) <= v_210_reg_4750(31 downto 16);
                    v_211_reg_4767_pp0_iter2_reg(31 downto 16) <= v_211_reg_4767(31 downto 16);
                    v_212_reg_4784_pp0_iter2_reg(31 downto 16) <= v_212_reg_4784(31 downto 16);
                    v_213_reg_4801_pp0_iter2_reg(31 downto 16) <= v_213_reg_4801(31 downto 16);
                    v_214_reg_4818_pp0_iter2_reg(31 downto 16) <= v_214_reg_4818(31 downto 16);
                    v_215_reg_4835_pp0_iter2_reg(31 downto 16) <= v_215_reg_4835(31 downto 16);
                    v_216_reg_4852_pp0_iter2_reg(31 downto 16) <= v_216_reg_4852(31 downto 16);
                    v_217_reg_4869_pp0_iter2_reg(31 downto 16) <= v_217_reg_4869(31 downto 16);
                    v_218_reg_4886_pp0_iter2_reg(31 downto 16) <= v_218_reg_4886(31 downto 16);
                    v_219_reg_4903_pp0_iter2_reg(31 downto 16) <= v_219_reg_4903(31 downto 16);
                    v_220_reg_4920_pp0_iter2_reg(31 downto 16) <= v_220_reg_4920(31 downto 16);
                    v_221_reg_4937_pp0_iter2_reg(31 downto 16) <= v_221_reg_4937(31 downto 16);
                    v_222_reg_4954_pp0_iter2_reg(31 downto 16) <= v_222_reg_4954(31 downto 16);
                    v_223_reg_4971_pp0_iter2_reg(31 downto 16) <= v_223_reg_4971(31 downto 16);
                    v_224_reg_4988_pp0_iter2_reg(31 downto 16) <= v_224_reg_4988(31 downto 16);
                    v_225_reg_5005_pp0_iter2_reg(31 downto 16) <= v_225_reg_5005(31 downto 16);
                    v_226_reg_5022_pp0_iter2_reg(31 downto 16) <= v_226_reg_5022(31 downto 16);
                    v_227_reg_5039_pp0_iter2_reg(31 downto 16) <= v_227_reg_5039(31 downto 16);
                    v_228_reg_5056_pp0_iter2_reg(31 downto 16) <= v_228_reg_5056(31 downto 16);
                    v_229_reg_5073_pp0_iter2_reg(31 downto 16) <= v_229_reg_5073(31 downto 16);
                    v_230_reg_5090_pp0_iter2_reg(31 downto 16) <= v_230_reg_5090(31 downto 16);
                    v_231_reg_5107_pp0_iter2_reg(31 downto 16) <= v_231_reg_5107(31 downto 16);
                    v_232_reg_5124_pp0_iter2_reg(31 downto 16) <= v_232_reg_5124(31 downto 16);
                    v_reg_4597_pp0_iter2_reg(31 downto 16) <= v_reg_4597(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                has_nan_1_reg_5131 <= has_nan_1_fu_1552_p2;
            end if;
        end if;
    end process;
    v_reg_4597(15 downto 0) <= "0000000000000000";
    v_reg_4597_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_202_reg_4614(15 downto 0) <= "0000000000000000";
    v_202_reg_4614_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_203_reg_4631(15 downto 0) <= "0000000000000000";
    v_203_reg_4631_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_204_reg_4648(15 downto 0) <= "0000000000000000";
    v_204_reg_4648_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_205_reg_4665(15 downto 0) <= "0000000000000000";
    v_205_reg_4665_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_206_reg_4682(15 downto 0) <= "0000000000000000";
    v_206_reg_4682_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_207_reg_4699(15 downto 0) <= "0000000000000000";
    v_207_reg_4699_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_208_reg_4716(15 downto 0) <= "0000000000000000";
    v_208_reg_4716_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_209_reg_4733(15 downto 0) <= "0000000000000000";
    v_209_reg_4733_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_210_reg_4750(15 downto 0) <= "0000000000000000";
    v_210_reg_4750_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_211_reg_4767(15 downto 0) <= "0000000000000000";
    v_211_reg_4767_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_212_reg_4784(15 downto 0) <= "0000000000000000";
    v_212_reg_4784_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_213_reg_4801(15 downto 0) <= "0000000000000000";
    v_213_reg_4801_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_214_reg_4818(15 downto 0) <= "0000000000000000";
    v_214_reg_4818_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_215_reg_4835(15 downto 0) <= "0000000000000000";
    v_215_reg_4835_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_216_reg_4852(15 downto 0) <= "0000000000000000";
    v_216_reg_4852_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_217_reg_4869(15 downto 0) <= "0000000000000000";
    v_217_reg_4869_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_218_reg_4886(15 downto 0) <= "0000000000000000";
    v_218_reg_4886_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_219_reg_4903(15 downto 0) <= "0000000000000000";
    v_219_reg_4903_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_220_reg_4920(15 downto 0) <= "0000000000000000";
    v_220_reg_4920_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_221_reg_4937(15 downto 0) <= "0000000000000000";
    v_221_reg_4937_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_222_reg_4954(15 downto 0) <= "0000000000000000";
    v_222_reg_4954_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_223_reg_4971(15 downto 0) <= "0000000000000000";
    v_223_reg_4971_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_224_reg_4988(15 downto 0) <= "0000000000000000";
    v_224_reg_4988_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_225_reg_5005(15 downto 0) <= "0000000000000000";
    v_225_reg_5005_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_226_reg_5022(15 downto 0) <= "0000000000000000";
    v_226_reg_5022_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_227_reg_5039(15 downto 0) <= "0000000000000000";
    v_227_reg_5039_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_228_reg_5056(15 downto 0) <= "0000000000000000";
    v_228_reg_5056_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_229_reg_5073(15 downto 0) <= "0000000000000000";
    v_229_reg_5073_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_230_reg_5090(15 downto 0) <= "0000000000000000";
    v_230_reg_5090_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_231_reg_5107(15 downto 0) <= "0000000000000000";
    v_231_reg_5107_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    v_232_reg_5124(15 downto 0) <= "0000000000000000";
    v_232_reg_5124_pp0_iter2_reg(15 downto 0) <= "0000000000000000";
    m0_reg_5461(15 downto 0) <= "0000000000000000";
    m1_reg_5468(15 downto 0) <= "0000000000000000";
    m0_1_reg_5475(15 downto 0) <= "0000000000000000";
    m1_1_reg_5482(15 downto 0) <= "0000000000000000";
    m0_2_reg_5489(15 downto 0) <= "0000000000000000";
    m1_2_reg_5496(15 downto 0) <= "0000000000000000";
    m0_3_reg_5503(15 downto 0) <= "0000000000000000";
    m1_3_reg_5510(15 downto 0) <= "0000000000000000";
    m0_4_reg_5517(15 downto 0) <= "0000000000000000";
    m1_4_reg_5524(15 downto 0) <= "0000000000000000";
    m0_5_reg_5531(15 downto 0) <= "0000000000000000";
    m1_5_reg_5538(15 downto 0) <= "0000000000000000";
    m0_6_reg_5545(15 downto 0) <= "0000000000000000";
    m1_6_reg_5552(15 downto 0) <= "0000000000000000";
    m0_7_reg_5559(15 downto 0) <= "0000000000000000";
    m1_7_reg_5566(15 downto 0) <= "0000000000000000";
    left_reg_5573(15 downto 0) <= "0000000000000000";
    right_reg_5580(15 downto 0) <= "0000000000000000";
    left_1_reg_5587(15 downto 0) <= "0000000000000000";
    right_1_reg_5594(15 downto 0) <= "0000000000000000";
    left_2_reg_5601(15 downto 0) <= "0000000000000000";
    right_2_reg_5608(15 downto 0) <= "0000000000000000";
    left_3_reg_5615(15 downto 0) <= "0000000000000000";
    right_3_reg_5622(15 downto 0) <= "0000000000000000";
    select_ln184_reg_5629(15 downto 0) <= "0000000000000000";
    select_ln184_1_reg_5636(15 downto 0) <= "0000000000000000";
    select_ln184_2_reg_5643(15 downto 0) <= "0000000000000000";
    select_ln184_3_reg_5650(15 downto 0) <= "0000000000000000";
    l2_0_reg_5657(15 downto 0) <= "0000000000000000";
    l2_1_reg_5664(15 downto 0) <= "0000000000000000";
    pmax_reg_5671(15 downto 0) <= "0000000000000000";
    partial_maxes_3_fu_132(15 downto 0) <= "0000000000000000";
    partial_maxes_2_fu_136(15 downto 0) <= "0000000000000000";
    partial_maxes_1_fu_140(15 downto 0) <= "0000000000000000";
    partial_maxes_fu_144(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln142_fu_907_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_20));
    add_ln154_1_fu_881_p2 <= std_logic_vector(unsigned(zext_ln154_1_fu_877_p1) + unsigned(mul_ln142));
    add_ln154_fu_833_p2 <= std_logic_vector(unsigned(zext_ln154_fu_829_p1) + unsigned(mul_ln142));
    and_ln173_10_fu_2741_p2 <= (or_ln173_11_fu_2737_p2 and or_ln173_10_fu_2733_p2);
    and_ln173_11_fu_2747_p2 <= (grp_fu_697_p2 and and_ln173_10_fu_2741_p2);
    and_ln173_12_fu_2795_p2 <= (or_ln173_13_fu_2791_p2 and or_ln173_12_fu_2787_p2);
    and_ln173_13_fu_2801_p2 <= (grp_fu_705_p2 and and_ln173_12_fu_2795_p2);
    and_ln173_14_fu_2849_p2 <= (or_ln173_15_fu_2845_p2 and or_ln173_14_fu_2841_p2);
    and_ln173_15_fu_2855_p2 <= (grp_fu_713_p2 and and_ln173_14_fu_2849_p2);
    and_ln173_1_fu_2477_p2 <= (or_ln173_fu_2463_p2 and and_ln173_fu_2471_p2);
    and_ln173_2_fu_2525_p2 <= (or_ln173_3_fu_2521_p2 and or_ln173_2_fu_2517_p2);
    and_ln173_3_fu_2531_p2 <= (grp_fu_665_p2 and and_ln173_2_fu_2525_p2);
    and_ln173_4_fu_2579_p2 <= (or_ln173_5_fu_2575_p2 and or_ln173_4_fu_2571_p2);
    and_ln173_5_fu_2585_p2 <= (grp_fu_673_p2 and and_ln173_4_fu_2579_p2);
    and_ln173_6_fu_2633_p2 <= (or_ln173_7_fu_2629_p2 and or_ln173_6_fu_2625_p2);
    and_ln173_7_fu_2639_p2 <= (grp_fu_681_p2 and and_ln173_6_fu_2633_p2);
    and_ln173_8_fu_2687_p2 <= (or_ln173_9_fu_2683_p2 and or_ln173_8_fu_2679_p2);
    and_ln173_9_fu_2693_p2 <= (grp_fu_689_p2 and and_ln173_8_fu_2687_p2);
    and_ln173_fu_2471_p2 <= (or_ln173_1_fu_2467_p2 and grp_fu_657_p2);
    and_ln174_10_fu_2768_p2 <= (or_ln174_11_fu_2764_p2 and or_ln174_10_fu_2760_p2);
    and_ln174_11_fu_2774_p2 <= (grp_fu_701_p2 and and_ln174_10_fu_2768_p2);
    and_ln174_12_fu_2822_p2 <= (or_ln174_13_fu_2818_p2 and or_ln174_12_fu_2814_p2);
    and_ln174_13_fu_2828_p2 <= (grp_fu_709_p2 and and_ln174_12_fu_2822_p2);
    and_ln174_14_fu_2876_p2 <= (or_ln174_15_fu_2872_p2 and or_ln174_14_fu_2868_p2);
    and_ln174_15_fu_2882_p2 <= (grp_fu_717_p2 and and_ln174_14_fu_2876_p2);
    and_ln174_1_fu_2504_p2 <= (grp_fu_661_p2 and and_ln174_fu_2498_p2);
    and_ln174_2_fu_2552_p2 <= (or_ln174_3_fu_2548_p2 and or_ln174_2_fu_2544_p2);
    and_ln174_3_fu_2558_p2 <= (grp_fu_669_p2 and and_ln174_2_fu_2552_p2);
    and_ln174_4_fu_2606_p2 <= (or_ln174_5_fu_2602_p2 and or_ln174_4_fu_2598_p2);
    and_ln174_5_fu_2612_p2 <= (grp_fu_677_p2 and and_ln174_4_fu_2606_p2);
    and_ln174_6_fu_2660_p2 <= (or_ln174_7_fu_2656_p2 and or_ln174_6_fu_2652_p2);
    and_ln174_7_fu_2666_p2 <= (grp_fu_685_p2 and and_ln174_6_fu_2660_p2);
    and_ln174_8_fu_2714_p2 <= (or_ln174_9_fu_2710_p2 and or_ln174_8_fu_2706_p2);
    and_ln174_9_fu_2720_p2 <= (grp_fu_693_p2 and and_ln174_8_fu_2714_p2);
    and_ln174_fu_2498_p2 <= (or_ln174_fu_2490_p2 and or_ln174_1_fu_2494_p2);
    and_ln175_10_fu_3410_p2 <= (or_ln175_11_fu_3404_p2 and or_ln175_10_fu_3386_p2);
    and_ln175_11_fu_3416_p2 <= (grp_fu_741_p2 and and_ln175_10_fu_3410_p2);
    and_ln175_12_fu_3499_p2 <= (or_ln175_13_fu_3493_p2 and or_ln175_12_fu_3475_p2);
    and_ln175_13_fu_3505_p2 <= (grp_fu_745_p2 and and_ln175_12_fu_3499_p2);
    and_ln175_14_fu_3588_p2 <= (or_ln175_15_fu_3582_p2 and or_ln175_14_fu_3564_p2);
    and_ln175_15_fu_3594_p2 <= (grp_fu_749_p2 and and_ln175_14_fu_3588_p2);
    and_ln175_1_fu_2971_p2 <= (grp_fu_721_p2 and and_ln175_fu_2965_p2);
    and_ln175_2_fu_3054_p2 <= (or_ln175_3_fu_3048_p2 and or_ln175_2_fu_3030_p2);
    and_ln175_3_fu_3060_p2 <= (grp_fu_725_p2 and and_ln175_2_fu_3054_p2);
    and_ln175_4_fu_3143_p2 <= (or_ln175_5_fu_3137_p2 and or_ln175_4_fu_3119_p2);
    and_ln175_5_fu_3149_p2 <= (grp_fu_729_p2 and and_ln175_4_fu_3143_p2);
    and_ln175_6_fu_3232_p2 <= (or_ln175_7_fu_3226_p2 and or_ln175_6_fu_3208_p2);
    and_ln175_7_fu_3238_p2 <= (grp_fu_733_p2 and and_ln175_6_fu_3232_p2);
    and_ln175_8_fu_3321_p2 <= (or_ln175_9_fu_3315_p2 and or_ln175_8_fu_3297_p2);
    and_ln175_9_fu_3327_p2 <= (grp_fu_737_p2 and and_ln175_8_fu_3321_p2);
    and_ln175_fu_2965_p2 <= (or_ln175_fu_2941_p2 and or_ln175_1_fu_2959_p2);
    and_ln184_1_fu_3683_p2 <= (grp_fu_753_p2 and and_ln184_fu_3677_p2);
    and_ln184_2_fu_3766_p2 <= (or_ln184_3_fu_3760_p2 and or_ln184_2_fu_3742_p2);
    and_ln184_3_fu_3772_p2 <= (grp_fu_757_p2 and and_ln184_2_fu_3766_p2);
    and_ln184_4_fu_3855_p2 <= (or_ln184_5_fu_3849_p2 and or_ln184_4_fu_3831_p2);
    and_ln184_5_fu_3861_p2 <= (grp_fu_761_p2 and and_ln184_4_fu_3855_p2);
    and_ln184_6_fu_3944_p2 <= (or_ln184_7_fu_3938_p2 and or_ln184_6_fu_3920_p2);
    and_ln184_7_fu_3950_p2 <= (grp_fu_765_p2 and and_ln184_6_fu_3944_p2);
    and_ln184_fu_3677_p2 <= (or_ln184_fu_3653_p2 and or_ln184_1_fu_3671_p2);
    and_ln187_1_fu_4039_p2 <= (grp_fu_769_p2 and and_ln187_fu_4033_p2);
    and_ln187_fu_4033_p2 <= (or_ln187_fu_4009_p2 and or_ln187_1_fu_4027_p2);
    and_ln188_1_fu_4128_p2 <= (grp_fu_773_p2 and and_ln188_fu_4122_p2);
    and_ln188_fu_4122_p2 <= (or_ln188_fu_4098_p2 and or_ln188_1_fu_4116_p2);
    and_ln189_1_fu_4217_p2 <= (grp_fu_777_p2 and and_ln189_fu_4211_p2);
    and_ln189_fu_4211_p2 <= (or_ln189_fu_4187_p2 and or_ln189_1_fu_4205_p2);
    and_ln193_1_fu_4341_p2 <= (grp_fu_781_p2 and and_ln193_fu_4335_p2);
    and_ln193_fu_4335_p2 <= (or_ln193_fu_4325_p2 and or_ln193_1_fu_4331_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_3647_assign_proc : process(ap_enable_reg_pp0_iter8, has_nan_1_reg_5131_pp0_iter7_reg, trunc_ln2_reg_5456_pp0_iter7_reg, and_ln193_1_fu_4341_p2)
    begin
                ap_condition_3647 <= ((ap_const_lv1_1 = and_ln193_1_fu_4341_p2) and (trunc_ln2_reg_5456_pp0_iter7_reg = ap_const_lv2_1) and (has_nan_1_reg_5131_pp0_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1));
    end process;


    ap_condition_3651_assign_proc : process(ap_enable_reg_pp0_iter8, has_nan_1_reg_5131_pp0_iter7_reg, trunc_ln2_reg_5456_pp0_iter7_reg, and_ln193_1_fu_4341_p2)
    begin
                ap_condition_3651 <= ((ap_const_lv1_1 = and_ln193_1_fu_4341_p2) and (trunc_ln2_reg_5456_pp0_iter7_reg = ap_const_lv2_2) and (has_nan_1_reg_5131_pp0_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1));
    end process;


    ap_condition_3655_assign_proc : process(ap_enable_reg_pp0_iter8, has_nan_1_reg_5131_pp0_iter7_reg, trunc_ln2_reg_5456_pp0_iter7_reg, and_ln193_1_fu_4341_p2)
    begin
                ap_condition_3655 <= ((ap_const_lv1_1 = and_ln193_1_fu_4341_p2) and (trunc_ln2_reg_5456_pp0_iter7_reg = ap_const_lv2_3) and (has_nan_1_reg_5131_pp0_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1));
    end process;


    ap_condition_3659_assign_proc : process(ap_enable_reg_pp0_iter8, has_nan_1_reg_5131_pp0_iter7_reg, trunc_ln2_reg_5456_pp0_iter7_reg, and_ln193_1_fu_4341_p2)
    begin
                ap_condition_3659 <= ((ap_const_lv1_1 = and_ln193_1_fu_4341_p2) and (trunc_ln2_reg_5456_pp0_iter7_reg = ap_const_lv2_0) and (has_nan_1_reg_5131_pp0_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln142_fu_813_p2)
    begin
        if (((icmp_ln142_fu_813_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln142_reg_4423_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln142_reg_4423_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter7_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_has_nan_phi_fu_586_p4_assign_proc : process(ap_enable_reg_pp0_iter3, has_nan_reg_582, icmp_ln142_reg_4423_pp0_iter2_reg, has_nan_1_reg_5131, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln142_reg_4423_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_has_nan_phi_fu_586_p4 <= has_nan_1_reg_5131;
        else 
            ap_phi_mux_has_nan_phi_fu_586_p4 <= has_nan_reg_582;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, idx_fu_128)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_partial_maxes_1_load_assign_proc : process(ap_enable_reg_pp0_iter8, has_nan_1_reg_5131_pp0_iter7_reg, trunc_ln2_reg_5456_pp0_iter7_reg, pmax_reg_5671, ap_block_pp0_stage0, and_ln193_1_fu_4341_p2, partial_maxes_1_fu_140)
    begin
        if (((ap_const_lv1_1 = and_ln193_1_fu_4341_p2) and (trunc_ln2_reg_5456_pp0_iter7_reg = ap_const_lv2_1) and (has_nan_1_reg_5131_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_partial_maxes_1_load <= pmax_reg_5671;
        else 
            ap_sig_allocacmp_partial_maxes_1_load <= partial_maxes_1_fu_140;
        end if; 
    end process;


    ap_sig_allocacmp_partial_maxes_2_load_assign_proc : process(ap_enable_reg_pp0_iter8, has_nan_1_reg_5131_pp0_iter7_reg, trunc_ln2_reg_5456_pp0_iter7_reg, pmax_reg_5671, ap_block_pp0_stage0, and_ln193_1_fu_4341_p2, partial_maxes_2_fu_136)
    begin
        if (((ap_const_lv1_1 = and_ln193_1_fu_4341_p2) and (trunc_ln2_reg_5456_pp0_iter7_reg = ap_const_lv2_2) and (has_nan_1_reg_5131_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_partial_maxes_2_load <= pmax_reg_5671;
        else 
            ap_sig_allocacmp_partial_maxes_2_load <= partial_maxes_2_fu_136;
        end if; 
    end process;


    ap_sig_allocacmp_partial_maxes_3_load_assign_proc : process(ap_enable_reg_pp0_iter8, has_nan_1_reg_5131_pp0_iter7_reg, trunc_ln2_reg_5456_pp0_iter7_reg, pmax_reg_5671, ap_block_pp0_stage0, partial_maxes_3_fu_132, and_ln193_1_fu_4341_p2)
    begin
        if (((ap_const_lv1_1 = and_ln193_1_fu_4341_p2) and (trunc_ln2_reg_5456_pp0_iter7_reg = ap_const_lv2_3) and (has_nan_1_reg_5131_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_partial_maxes_3_load <= pmax_reg_5671;
        else 
            ap_sig_allocacmp_partial_maxes_3_load <= partial_maxes_3_fu_132;
        end if; 
    end process;


    ap_sig_allocacmp_partial_maxes_load_assign_proc : process(ap_enable_reg_pp0_iter8, has_nan_1_reg_5131_pp0_iter7_reg, trunc_ln2_reg_5456_pp0_iter7_reg, pmax_reg_5671, ap_block_pp0_stage0, and_ln193_1_fu_4341_p2, partial_maxes_fu_144)
    begin
        if (((ap_const_lv1_1 = and_ln193_1_fu_4341_p2) and (trunc_ln2_reg_5456_pp0_iter7_reg = ap_const_lv2_0) and (has_nan_1_reg_5131_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_partial_maxes_load <= pmax_reg_5671;
        else 
            ap_sig_allocacmp_partial_maxes_load <= partial_maxes_fu_144;
        end if; 
    end process;

    bitcast_ln175_10_fu_3340_p1 <= m0_5_reg_5531;
    bitcast_ln175_11_fu_3357_p1 <= m1_5_reg_5538;
    bitcast_ln175_12_fu_3429_p1 <= m0_6_reg_5545;
    bitcast_ln175_13_fu_3446_p1 <= m1_6_reg_5552;
    bitcast_ln175_14_fu_3518_p1 <= m0_7_reg_5559;
    bitcast_ln175_15_fu_3535_p1 <= m1_7_reg_5566;
    bitcast_ln175_1_fu_2912_p1 <= m1_reg_5468;
    bitcast_ln175_2_fu_2984_p1 <= m0_1_reg_5475;
    bitcast_ln175_3_fu_3001_p1 <= m1_1_reg_5482;
    bitcast_ln175_4_fu_3073_p1 <= m0_2_reg_5489;
    bitcast_ln175_5_fu_3090_p1 <= m1_2_reg_5496;
    bitcast_ln175_6_fu_3162_p1 <= m0_3_reg_5503;
    bitcast_ln175_7_fu_3179_p1 <= m1_3_reg_5510;
    bitcast_ln175_8_fu_3251_p1 <= m0_4_reg_5517;
    bitcast_ln175_9_fu_3268_p1 <= m1_4_reg_5524;
    bitcast_ln175_fu_2895_p1 <= m0_reg_5461;
    bitcast_ln184_1_fu_3624_p1 <= right_reg_5580;
    bitcast_ln184_2_fu_3696_p1 <= left_1_reg_5587;
    bitcast_ln184_3_fu_3713_p1 <= right_1_reg_5594;
    bitcast_ln184_4_fu_3785_p1 <= left_2_reg_5601;
    bitcast_ln184_5_fu_3802_p1 <= right_2_reg_5608;
    bitcast_ln184_6_fu_3874_p1 <= left_3_reg_5615;
    bitcast_ln184_7_fu_3891_p1 <= right_3_reg_5622;
    bitcast_ln184_fu_3607_p1 <= left_reg_5573;
    bitcast_ln187_1_fu_3980_p1 <= select_ln184_1_reg_5636;
    bitcast_ln187_fu_3963_p1 <= select_ln184_reg_5629;
    bitcast_ln188_1_fu_4069_p1 <= select_ln184_3_reg_5650;
    bitcast_ln188_fu_4052_p1 <= select_ln184_2_reg_5643;
    bitcast_ln189_1_fu_4158_p1 <= l2_1_reg_5664;
    bitcast_ln189_fu_4141_p1 <= l2_0_reg_5657;
    bitcast_ln193_1_fu_4266_p1 <= tmp_57_fu_4242_p11;
    bitcast_ln193_fu_4296_p1 <= pmax_reg_5671;
    grp_fu_1345_p_ce <= ap_const_logic_1;
    grp_fu_1345_p_din0 <= v_230_fu_1423_p1;
    grp_fu_1345_p_din1 <= v_231_fu_1440_p1;
    grp_fu_1345_p_opcode <= ap_const_lv5_8;
    grp_fu_2788_p_ce <= ap_const_logic_1;
    grp_fu_2788_p_din0 <= v_229_fu_1406_p1;
    grp_fu_2788_p_din1 <= v_228_fu_1389_p1;
    grp_fu_2788_p_opcode <= ap_const_lv5_8;
    grp_fu_2792_p_ce <= ap_const_logic_1;
    grp_fu_2792_p_din0 <= v_225_fu_1338_p1;
    grp_fu_2792_p_din1 <= v_224_fu_1321_p1;
    grp_fu_2792_p_opcode <= ap_const_lv5_8;
    grp_fu_2796_p_ce <= ap_const_logic_1;
    grp_fu_2796_p_din0 <= v_227_fu_1372_p1;
    grp_fu_2796_p_din1 <= v_226_fu_1355_p1;
    grp_fu_2796_p_opcode <= ap_const_lv5_8;
    grp_fu_2800_p_ce <= ap_const_logic_1;
    grp_fu_2800_p_din0 <= v_217_fu_1202_p1;
    grp_fu_2800_p_din1 <= v_216_fu_1185_p1;
    grp_fu_2800_p_opcode <= ap_const_lv5_8;
    grp_fu_2804_p_ce <= ap_const_logic_1;
    grp_fu_2804_p_din0 <= v_219_fu_1236_p1;
    grp_fu_2804_p_din1 <= v_218_fu_1219_p1;
    grp_fu_2804_p_opcode <= ap_const_lv5_8;
    grp_fu_2808_p_ce <= ap_const_logic_1;
    grp_fu_2808_p_din0 <= v_221_fu_1270_p1;
    grp_fu_2808_p_din1 <= v_220_fu_1253_p1;
    grp_fu_2808_p_opcode <= ap_const_lv5_8;
    grp_fu_2812_p_ce <= ap_const_logic_1;
    grp_fu_2812_p_din0 <= v_223_fu_1304_p1;
    grp_fu_2812_p_din1 <= v_222_fu_1287_p1;
    grp_fu_2812_p_opcode <= ap_const_lv5_8;
    grp_fu_2816_p_ce <= ap_const_logic_1;
    grp_fu_2816_p_din0 <= v_fu_930_p1;
    grp_fu_2816_p_din1 <= v_203_fu_964_p1;
    grp_fu_2816_p_opcode <= ap_const_lv5_8;
    grp_fu_2820_p_ce <= ap_const_logic_1;
    grp_fu_2820_p_din0 <= v_202_fu_947_p1;
    grp_fu_2820_p_din1 <= v_205_fu_998_p1;
    grp_fu_2820_p_opcode <= ap_const_lv5_8;
    grp_fu_2824_p_ce <= ap_const_logic_1;
    grp_fu_2824_p_din0 <= v_204_fu_981_p1;
    grp_fu_2824_p_din1 <= v_207_fu_1032_p1;
    grp_fu_2824_p_opcode <= ap_const_lv5_8;
    grp_fu_2828_p_ce <= ap_const_logic_1;
    grp_fu_2828_p_din0 <= v_206_fu_1015_p1;
    grp_fu_2828_p_din1 <= v_209_fu_1066_p1;
    grp_fu_2828_p_opcode <= ap_const_lv5_8;
    grp_fu_2832_p_ce <= ap_const_logic_1;
    grp_fu_2832_p_din0 <= v_208_fu_1049_p1;
    grp_fu_2832_p_din1 <= v_211_fu_1100_p1;
    grp_fu_2832_p_opcode <= ap_const_lv5_8;
    grp_fu_2836_p_ce <= ap_const_logic_1;
    grp_fu_2836_p_din0 <= v_210_fu_1083_p1;
    grp_fu_2836_p_din1 <= v_213_fu_1134_p1;
    grp_fu_2836_p_opcode <= ap_const_lv5_8;
    grp_fu_2840_p_ce <= ap_const_logic_1;
    grp_fu_2840_p_din0 <= v_212_fu_1117_p1;
    grp_fu_2840_p_din1 <= v_215_fu_1168_p1;
    grp_fu_2840_p_opcode <= ap_const_lv5_8;
    grp_fu_2844_p_ce <= ap_const_logic_1;
    grp_fu_2844_p_din0 <= v_214_fu_1151_p1;
    grp_fu_2844_p_din1 <= v_232_fu_1457_p1;
    grp_fu_2844_p_opcode <= ap_const_lv5_8;
    grp_fu_721_p0 <= 
        v_reg_4597_pp0_iter2_reg when (and_ln173_1_fu_2477_p2(0) = '1') else 
        v_202_reg_4614_pp0_iter2_reg;
    grp_fu_721_p1 <= 
        v_203_reg_4631_pp0_iter2_reg when (and_ln174_1_fu_2504_p2(0) = '1') else 
        v_204_reg_4648_pp0_iter2_reg;
    grp_fu_725_p0 <= 
        v_205_reg_4665_pp0_iter2_reg when (and_ln173_3_fu_2531_p2(0) = '1') else 
        v_206_reg_4682_pp0_iter2_reg;
    grp_fu_725_p1 <= 
        v_207_reg_4699_pp0_iter2_reg when (and_ln174_3_fu_2558_p2(0) = '1') else 
        v_208_reg_4716_pp0_iter2_reg;
    grp_fu_729_p0 <= 
        v_209_reg_4733_pp0_iter2_reg when (and_ln173_5_fu_2585_p2(0) = '1') else 
        v_210_reg_4750_pp0_iter2_reg;
    grp_fu_729_p1 <= 
        v_211_reg_4767_pp0_iter2_reg when (and_ln174_5_fu_2612_p2(0) = '1') else 
        v_212_reg_4784_pp0_iter2_reg;
    grp_fu_733_p0 <= 
        v_213_reg_4801_pp0_iter2_reg when (and_ln173_7_fu_2639_p2(0) = '1') else 
        v_214_reg_4818_pp0_iter2_reg;
    grp_fu_733_p1 <= 
        v_215_reg_4835_pp0_iter2_reg when (and_ln174_7_fu_2666_p2(0) = '1') else 
        v_216_reg_4852_pp0_iter2_reg;
    grp_fu_737_p0 <= 
        v_217_reg_4869_pp0_iter2_reg when (and_ln173_9_fu_2693_p2(0) = '1') else 
        v_218_reg_4886_pp0_iter2_reg;
    grp_fu_737_p1 <= 
        v_219_reg_4903_pp0_iter2_reg when (and_ln174_9_fu_2720_p2(0) = '1') else 
        v_220_reg_4920_pp0_iter2_reg;
    grp_fu_741_p0 <= 
        v_221_reg_4937_pp0_iter2_reg when (and_ln173_11_fu_2747_p2(0) = '1') else 
        v_222_reg_4954_pp0_iter2_reg;
    grp_fu_741_p1 <= 
        v_223_reg_4971_pp0_iter2_reg when (and_ln174_11_fu_2774_p2(0) = '1') else 
        v_224_reg_4988_pp0_iter2_reg;
    grp_fu_745_p0 <= 
        v_225_reg_5005_pp0_iter2_reg when (and_ln173_13_fu_2801_p2(0) = '1') else 
        v_226_reg_5022_pp0_iter2_reg;
    grp_fu_745_p1 <= 
        v_227_reg_5039_pp0_iter2_reg when (and_ln174_13_fu_2828_p2(0) = '1') else 
        v_228_reg_5056_pp0_iter2_reg;
    grp_fu_749_p0 <= 
        v_229_reg_5073_pp0_iter2_reg when (and_ln173_15_fu_2855_p2(0) = '1') else 
        v_230_reg_5090_pp0_iter2_reg;
    grp_fu_749_p1 <= 
        v_231_reg_5107_pp0_iter2_reg when (and_ln174_15_fu_2882_p2(0) = '1') else 
        v_232_reg_5124_pp0_iter2_reg;
    grp_fu_753_p0 <= 
        m0_reg_5461 when (and_ln175_1_fu_2971_p2(0) = '1') else 
        m1_reg_5468;
    grp_fu_753_p1 <= 
        m0_1_reg_5475 when (and_ln175_3_fu_3060_p2(0) = '1') else 
        m1_1_reg_5482;
    grp_fu_757_p0 <= 
        m0_2_reg_5489 when (and_ln175_5_fu_3149_p2(0) = '1') else 
        m1_2_reg_5496;
    grp_fu_757_p1 <= 
        m0_3_reg_5503 when (and_ln175_7_fu_3238_p2(0) = '1') else 
        m1_3_reg_5510;
    grp_fu_761_p0 <= 
        m0_4_reg_5517 when (and_ln175_9_fu_3327_p2(0) = '1') else 
        m1_4_reg_5524;
    grp_fu_761_p1 <= 
        m0_5_reg_5531 when (and_ln175_11_fu_3416_p2(0) = '1') else 
        m1_5_reg_5538;
    grp_fu_765_p0 <= 
        m0_6_reg_5545 when (and_ln175_13_fu_3505_p2(0) = '1') else 
        m1_6_reg_5552;
    grp_fu_765_p1 <= 
        m0_7_reg_5559 when (and_ln175_15_fu_3594_p2(0) = '1') else 
        m1_7_reg_5566;
    grp_fu_769_p0 <= 
        left_reg_5573 when (and_ln184_1_fu_3683_p2(0) = '1') else 
        right_reg_5580;
    grp_fu_769_p1 <= 
        left_1_reg_5587 when (and_ln184_3_fu_3772_p2(0) = '1') else 
        right_1_reg_5594;
    grp_fu_773_p0 <= 
        left_2_reg_5601 when (and_ln184_5_fu_3861_p2(0) = '1') else 
        right_2_reg_5608;
    grp_fu_773_p1 <= 
        left_3_reg_5615 when (and_ln184_7_fu_3950_p2(0) = '1') else 
        right_3_reg_5622;
    grp_fu_777_p0 <= 
        select_ln184_reg_5629 when (and_ln187_1_fu_4039_p2(0) = '1') else 
        select_ln184_1_reg_5636;
    grp_fu_777_p1 <= 
        select_ln184_2_reg_5643 when (and_ln188_1_fu_4128_p2(0) = '1') else 
        select_ln184_3_reg_5650;
    grp_fu_781_p0 <= 
        l2_0_reg_5657 when (and_ln189_1_fu_4217_p2(0) = '1') else 
        l2_1_reg_5664;
    has_nan_1_fu_1552_p2 <= (or_ln156_14_fu_1546_p2 or ap_phi_mux_has_nan_phi_fu_586_p4);
    icmp_ln142_fu_813_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv10_300)) else "0";
    icmp_ln173_10_fu_1826_p2 <= "0" when (tmp_188_fu_1798_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_11_fu_1832_p2 <= "1" when (trunc_ln173_5_fu_1807_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_12_fu_1926_p2 <= "0" when (tmp_196_fu_1894_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_13_fu_1932_p2 <= "1" when (trunc_ln173_6_fu_1903_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_14_fu_1938_p2 <= "0" when (tmp_197_fu_1910_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_15_fu_1944_p2 <= "1" when (trunc_ln173_7_fu_1919_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_16_fu_2038_p2 <= "0" when (tmp_205_fu_2006_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_17_fu_2044_p2 <= "1" when (trunc_ln173_8_fu_2015_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_18_fu_2050_p2 <= "0" when (tmp_206_fu_2022_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_19_fu_2056_p2 <= "1" when (trunc_ln173_9_fu_2031_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_1_fu_1596_p2 <= "1" when (trunc_ln_fu_1567_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_20_fu_2150_p2 <= "0" when (tmp_214_fu_2118_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_21_fu_2156_p2 <= "1" when (trunc_ln173_s_fu_2127_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_22_fu_2162_p2 <= "0" when (tmp_215_fu_2134_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_23_fu_2168_p2 <= "1" when (trunc_ln173_10_fu_2143_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_24_fu_2262_p2 <= "0" when (tmp_223_fu_2230_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_25_fu_2268_p2 <= "1" when (trunc_ln173_11_fu_2239_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_26_fu_2274_p2 <= "0" when (tmp_224_fu_2246_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_27_fu_2280_p2 <= "1" when (trunc_ln173_12_fu_2255_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_28_fu_2374_p2 <= "0" when (tmp_232_fu_2342_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_29_fu_2380_p2 <= "1" when (trunc_ln173_13_fu_2351_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_2_fu_1602_p2 <= "0" when (tmp_170_fu_1574_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_30_fu_2386_p2 <= "0" when (tmp_233_fu_2358_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_31_fu_2392_p2 <= "1" when (trunc_ln173_14_fu_2367_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_3_fu_1608_p2 <= "1" when (trunc_ln173_1_fu_1583_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_4_fu_1702_p2 <= "0" when (tmp_178_fu_1670_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_5_fu_1708_p2 <= "1" when (trunc_ln173_2_fu_1679_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_6_fu_1714_p2 <= "0" when (tmp_179_fu_1686_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_7_fu_1720_p2 <= "1" when (trunc_ln173_3_fu_1695_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_8_fu_1814_p2 <= "0" when (tmp_187_fu_1782_p4 = ap_const_lv8_FF) else "1";
    icmp_ln173_9_fu_1820_p2 <= "1" when (trunc_ln173_4_fu_1791_p3 = ap_const_lv23_0) else "0";
    icmp_ln173_fu_1590_p2 <= "0" when (tmp_169_fu_1558_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_10_fu_1882_p2 <= "0" when (tmp_191_fu_1854_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_11_fu_1888_p2 <= "1" when (trunc_ln174_5_fu_1863_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_12_fu_1982_p2 <= "0" when (tmp_199_fu_1950_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_13_fu_1988_p2 <= "1" when (trunc_ln174_6_fu_1959_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_14_fu_1994_p2 <= "0" when (tmp_200_fu_1966_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_15_fu_2000_p2 <= "1" when (trunc_ln174_7_fu_1975_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_16_fu_2094_p2 <= "0" when (tmp_208_fu_2062_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_17_fu_2100_p2 <= "1" when (trunc_ln174_8_fu_2071_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_18_fu_2106_p2 <= "0" when (tmp_209_fu_2078_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_19_fu_2112_p2 <= "1" when (trunc_ln174_9_fu_2087_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_1_fu_1652_p2 <= "1" when (trunc_ln1_fu_1623_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_20_fu_2206_p2 <= "0" when (tmp_217_fu_2174_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_21_fu_2212_p2 <= "1" when (trunc_ln174_s_fu_2183_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_22_fu_2218_p2 <= "0" when (tmp_218_fu_2190_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_23_fu_2224_p2 <= "1" when (trunc_ln174_10_fu_2199_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_24_fu_2318_p2 <= "0" when (tmp_226_fu_2286_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_25_fu_2324_p2 <= "1" when (trunc_ln174_11_fu_2295_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_26_fu_2330_p2 <= "0" when (tmp_227_fu_2302_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_27_fu_2336_p2 <= "1" when (trunc_ln174_12_fu_2311_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_28_fu_2430_p2 <= "0" when (tmp_235_fu_2398_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_29_fu_2436_p2 <= "1" when (trunc_ln174_13_fu_2407_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_2_fu_1658_p2 <= "0" when (tmp_173_fu_1630_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_30_fu_2442_p2 <= "0" when (tmp_236_fu_2414_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_31_fu_2448_p2 <= "1" when (trunc_ln174_14_fu_2423_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_3_fu_1664_p2 <= "1" when (trunc_ln174_1_fu_1639_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_4_fu_1758_p2 <= "0" when (tmp_181_fu_1726_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_5_fu_1764_p2 <= "1" when (trunc_ln174_2_fu_1735_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_6_fu_1770_p2 <= "0" when (tmp_182_fu_1742_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_7_fu_1776_p2 <= "1" when (trunc_ln174_3_fu_1751_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_8_fu_1870_p2 <= "0" when (tmp_190_fu_1838_p4 = ap_const_lv8_FF) else "1";
    icmp_ln174_9_fu_1876_p2 <= "1" when (trunc_ln174_4_fu_1847_p3 = ap_const_lv23_0) else "0";
    icmp_ln174_fu_1646_p2 <= "0" when (tmp_172_fu_1614_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_10_fu_3125_p2 <= "0" when (tmp_194_fu_3093_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_11_fu_3131_p2 <= "1" when (trunc_ln175_5_fu_3103_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_12_fu_3196_p2 <= "0" when (tmp_202_fu_3165_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_13_fu_3202_p2 <= "1" when (trunc_ln175_6_fu_3175_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_14_fu_3214_p2 <= "0" when (tmp_203_fu_3182_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_15_fu_3220_p2 <= "1" when (trunc_ln175_7_fu_3192_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_16_fu_3285_p2 <= "0" when (tmp_211_fu_3254_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_17_fu_3291_p2 <= "1" when (trunc_ln175_8_fu_3264_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_18_fu_3303_p2 <= "0" when (tmp_212_fu_3271_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_19_fu_3309_p2 <= "1" when (trunc_ln175_9_fu_3281_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_1_fu_2935_p2 <= "1" when (trunc_ln175_fu_2908_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_20_fu_3374_p2 <= "0" when (tmp_220_fu_3343_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_21_fu_3380_p2 <= "1" when (trunc_ln175_10_fu_3353_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_22_fu_3392_p2 <= "0" when (tmp_221_fu_3360_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_23_fu_3398_p2 <= "1" when (trunc_ln175_11_fu_3370_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_24_fu_3463_p2 <= "0" when (tmp_229_fu_3432_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_25_fu_3469_p2 <= "1" when (trunc_ln175_12_fu_3442_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_26_fu_3481_p2 <= "0" when (tmp_230_fu_3449_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_27_fu_3487_p2 <= "1" when (trunc_ln175_13_fu_3459_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_28_fu_3552_p2 <= "0" when (tmp_238_fu_3521_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_29_fu_3558_p2 <= "1" when (trunc_ln175_14_fu_3531_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_2_fu_2947_p2 <= "0" when (tmp_176_fu_2915_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_30_fu_3570_p2 <= "0" when (tmp_239_fu_3538_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_31_fu_3576_p2 <= "1" when (trunc_ln175_15_fu_3548_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_3_fu_2953_p2 <= "1" when (trunc_ln175_1_fu_2925_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_4_fu_3018_p2 <= "0" when (tmp_184_fu_2987_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_5_fu_3024_p2 <= "1" when (trunc_ln175_2_fu_2997_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_6_fu_3036_p2 <= "0" when (tmp_185_fu_3004_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_7_fu_3042_p2 <= "1" when (trunc_ln175_3_fu_3014_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_8_fu_3107_p2 <= "0" when (tmp_193_fu_3076_p4 = ap_const_lv8_FF) else "1";
    icmp_ln175_9_fu_3113_p2 <= "1" when (trunc_ln175_4_fu_3086_p1 = ap_const_lv23_0) else "0";
    icmp_ln175_fu_2929_p2 <= "0" when (tmp_175_fu_2898_p4 = ap_const_lv8_FF) else "1";
    icmp_ln184_10_fu_3837_p2 <= "0" when (tmp_248_fu_3805_p4 = ap_const_lv8_FF) else "1";
    icmp_ln184_11_fu_3843_p2 <= "1" when (trunc_ln184_5_fu_3815_p1 = ap_const_lv23_0) else "0";
    icmp_ln184_12_fu_3908_p2 <= "0" when (tmp_250_fu_3877_p4 = ap_const_lv8_FF) else "1";
    icmp_ln184_13_fu_3914_p2 <= "1" when (trunc_ln184_6_fu_3887_p1 = ap_const_lv23_0) else "0";
    icmp_ln184_14_fu_3926_p2 <= "0" when (tmp_251_fu_3894_p4 = ap_const_lv8_FF) else "1";
    icmp_ln184_15_fu_3932_p2 <= "1" when (trunc_ln184_7_fu_3904_p1 = ap_const_lv23_0) else "0";
    icmp_ln184_1_fu_3647_p2 <= "1" when (trunc_ln184_fu_3620_p1 = ap_const_lv23_0) else "0";
    icmp_ln184_2_fu_3659_p2 <= "0" when (tmp_242_fu_3627_p4 = ap_const_lv8_FF) else "1";
    icmp_ln184_3_fu_3665_p2 <= "1" when (trunc_ln184_1_fu_3637_p1 = ap_const_lv23_0) else "0";
    icmp_ln184_4_fu_3730_p2 <= "0" when (tmp_244_fu_3699_p4 = ap_const_lv8_FF) else "1";
    icmp_ln184_5_fu_3736_p2 <= "1" when (trunc_ln184_2_fu_3709_p1 = ap_const_lv23_0) else "0";
    icmp_ln184_6_fu_3748_p2 <= "0" when (tmp_245_fu_3716_p4 = ap_const_lv8_FF) else "1";
    icmp_ln184_7_fu_3754_p2 <= "1" when (trunc_ln184_3_fu_3726_p1 = ap_const_lv23_0) else "0";
    icmp_ln184_8_fu_3819_p2 <= "0" when (tmp_247_fu_3788_p4 = ap_const_lv8_FF) else "1";
    icmp_ln184_9_fu_3825_p2 <= "1" when (trunc_ln184_4_fu_3798_p1 = ap_const_lv23_0) else "0";
    icmp_ln184_fu_3641_p2 <= "0" when (tmp_241_fu_3610_p4 = ap_const_lv8_FF) else "1";
    icmp_ln187_1_fu_4003_p2 <= "1" when (trunc_ln187_fu_3976_p1 = ap_const_lv23_0) else "0";
    icmp_ln187_2_fu_4015_p2 <= "0" when (tmp_254_fu_3983_p4 = ap_const_lv8_FF) else "1";
    icmp_ln187_3_fu_4021_p2 <= "1" when (trunc_ln187_1_fu_3993_p1 = ap_const_lv23_0) else "0";
    icmp_ln187_fu_3997_p2 <= "0" when (tmp_253_fu_3966_p4 = ap_const_lv8_FF) else "1";
    icmp_ln188_1_fu_4092_p2 <= "1" when (trunc_ln188_fu_4065_p1 = ap_const_lv23_0) else "0";
    icmp_ln188_2_fu_4104_p2 <= "0" when (tmp_257_fu_4072_p4 = ap_const_lv8_FF) else "1";
    icmp_ln188_3_fu_4110_p2 <= "1" when (trunc_ln188_1_fu_4082_p1 = ap_const_lv23_0) else "0";
    icmp_ln188_fu_4086_p2 <= "0" when (tmp_256_fu_4055_p4 = ap_const_lv8_FF) else "1";
    icmp_ln189_1_fu_4181_p2 <= "1" when (trunc_ln189_fu_4154_p1 = ap_const_lv23_0) else "0";
    icmp_ln189_2_fu_4193_p2 <= "0" when (tmp_260_fu_4161_p4 = ap_const_lv8_FF) else "1";
    icmp_ln189_3_fu_4199_p2 <= "1" when (trunc_ln189_1_fu_4171_p1 = ap_const_lv23_0) else "0";
    icmp_ln189_fu_4175_p2 <= "0" when (tmp_259_fu_4144_p4 = ap_const_lv8_FF) else "1";
    icmp_ln193_1_fu_4319_p2 <= "1" when (trunc_ln193_fu_4309_p1 = ap_const_lv23_0) else "0";
    icmp_ln193_2_fu_4284_p2 <= "0" when (tmp_263_fu_4270_p4 = ap_const_lv8_FF) else "1";
    icmp_ln193_3_fu_4290_p2 <= "1" when (trunc_ln193_1_fu_4280_p1 = ap_const_lv23_0) else "0";
    icmp_ln193_fu_4313_p2 <= "0" when (tmp_262_fu_4299_p4 = ap_const_lv8_FF) else "1";
    l2_0_fu_4045_p3 <= 
        select_ln184_reg_5629 when (and_ln187_1_fu_4039_p2(0) = '1') else 
        select_ln184_1_reg_5636;
    l2_1_fu_4134_p3 <= 
        select_ln184_2_reg_5643 when (and_ln188_1_fu_4128_p2(0) = '1') else 
        select_ln184_3_reg_5650;
    left_1_fu_3155_p3 <= 
        m0_2_reg_5489 when (and_ln175_5_fu_3149_p2(0) = '1') else 
        m1_2_reg_5496;
    left_2_fu_3333_p3 <= 
        m0_4_reg_5517 when (and_ln175_9_fu_3327_p2(0) = '1') else 
        m1_4_reg_5524;
    left_3_fu_3511_p3 <= 
        m0_6_reg_5545 when (and_ln175_13_fu_3505_p2(0) = '1') else 
        m1_6_reg_5552;
    left_fu_2977_p3 <= 
        m0_reg_5461 when (and_ln175_1_fu_2971_p2(0) = '1') else 
        m1_reg_5468;
    lshr_ln_fu_819_p4 <= ap_sig_allocacmp_i(9 downto 4);
    m0_1_fu_2537_p3 <= 
        v_205_reg_4665_pp0_iter2_reg when (and_ln173_3_fu_2531_p2(0) = '1') else 
        v_206_reg_4682_pp0_iter2_reg;
    m0_2_fu_2591_p3 <= 
        v_209_reg_4733_pp0_iter2_reg when (and_ln173_5_fu_2585_p2(0) = '1') else 
        v_210_reg_4750_pp0_iter2_reg;
    m0_3_fu_2645_p3 <= 
        v_213_reg_4801_pp0_iter2_reg when (and_ln173_7_fu_2639_p2(0) = '1') else 
        v_214_reg_4818_pp0_iter2_reg;
    m0_4_fu_2699_p3 <= 
        v_217_reg_4869_pp0_iter2_reg when (and_ln173_9_fu_2693_p2(0) = '1') else 
        v_218_reg_4886_pp0_iter2_reg;
    m0_5_fu_2753_p3 <= 
        v_221_reg_4937_pp0_iter2_reg when (and_ln173_11_fu_2747_p2(0) = '1') else 
        v_222_reg_4954_pp0_iter2_reg;
    m0_6_fu_2807_p3 <= 
        v_225_reg_5005_pp0_iter2_reg when (and_ln173_13_fu_2801_p2(0) = '1') else 
        v_226_reg_5022_pp0_iter2_reg;
    m0_7_fu_2861_p3 <= 
        v_229_reg_5073_pp0_iter2_reg when (and_ln173_15_fu_2855_p2(0) = '1') else 
        v_230_reg_5090_pp0_iter2_reg;
    m0_fu_2483_p3 <= 
        v_reg_4597_pp0_iter2_reg when (and_ln173_1_fu_2477_p2(0) = '1') else 
        v_202_reg_4614_pp0_iter2_reg;
    m1_1_fu_2564_p3 <= 
        v_207_reg_4699_pp0_iter2_reg when (and_ln174_3_fu_2558_p2(0) = '1') else 
        v_208_reg_4716_pp0_iter2_reg;
    m1_2_fu_2618_p3 <= 
        v_211_reg_4767_pp0_iter2_reg when (and_ln174_5_fu_2612_p2(0) = '1') else 
        v_212_reg_4784_pp0_iter2_reg;
    m1_3_fu_2672_p3 <= 
        v_215_reg_4835_pp0_iter2_reg when (and_ln174_7_fu_2666_p2(0) = '1') else 
        v_216_reg_4852_pp0_iter2_reg;
    m1_4_fu_2726_p3 <= 
        v_219_reg_4903_pp0_iter2_reg when (and_ln174_9_fu_2720_p2(0) = '1') else 
        v_220_reg_4920_pp0_iter2_reg;
    m1_5_fu_2780_p3 <= 
        v_223_reg_4971_pp0_iter2_reg when (and_ln174_11_fu_2774_p2(0) = '1') else 
        v_224_reg_4988_pp0_iter2_reg;
    m1_6_fu_2834_p3 <= 
        v_227_reg_5039_pp0_iter2_reg when (and_ln174_13_fu_2828_p2(0) = '1') else 
        v_228_reg_5056_pp0_iter2_reg;
    m1_7_fu_2888_p3 <= 
        v_231_reg_5107_pp0_iter2_reg when (and_ln174_15_fu_2882_p2(0) = '1') else 
        v_232_reg_5124_pp0_iter2_reg;
    m1_fu_2510_p3 <= 
        v_203_reg_4631_pp0_iter2_reg when (and_ln174_1_fu_2504_p2(0) = '1') else 
        v_204_reg_4648_pp0_iter2_reg;
    max_val_2_out <= partial_maxes_1_fu_140;

    max_val_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln142_reg_4423_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln142_reg_4423_pp0_iter6_reg = ap_const_lv1_0))) then 
            max_val_2_out_ap_vld <= ap_const_logic_1;
        else 
            max_val_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    max_val_4_out <= partial_maxes_2_fu_136;

    max_val_4_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln142_reg_4423_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln142_reg_4423_pp0_iter6_reg = ap_const_lv1_0))) then 
            max_val_4_out_ap_vld <= ap_const_logic_1;
        else 
            max_val_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    max_val_6_out <= partial_maxes_3_fu_132;

    max_val_6_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln142_reg_4423_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln142_reg_4423_pp0_iter6_reg = ap_const_lv1_0))) then 
            max_val_6_out_ap_vld <= ap_const_logic_1;
        else 
            max_val_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    max_val_out <= partial_maxes_fu_144;

    max_val_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln142_reg_4423_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln142_reg_4423_pp0_iter6_reg = ap_const_lv1_0))) then 
            max_val_out_ap_vld <= ap_const_logic_1;
        else 
            max_val_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln156_10_fu_1522_p2 <= (grp_fu_2836_p_dout0 or grp_fu_2832_p_dout0);
    or_ln156_11_fu_1528_p2 <= (grp_fu_2844_p_dout0 or grp_fu_2840_p_dout0);
    or_ln156_12_fu_1534_p2 <= (or_ln156_11_fu_1528_p2 or or_ln156_10_fu_1522_p2);
    or_ln156_13_fu_1540_p2 <= (or_ln156_9_fu_1516_p2 or or_ln156_12_fu_1534_p2);
    or_ln156_14_fu_1546_p2 <= (or_ln156_6_fu_1498_p2 or or_ln156_13_fu_1540_p2);
    or_ln156_1_fu_1468_p2 <= (grp_fu_2796_p_dout0 or grp_fu_2792_p_dout0);
    or_ln156_2_fu_1474_p2 <= (or_ln156_fu_1462_p2 or or_ln156_1_fu_1468_p2);
    or_ln156_3_fu_1480_p2 <= (grp_fu_2804_p_dout0 or grp_fu_2800_p_dout0);
    or_ln156_4_fu_1486_p2 <= (grp_fu_2812_p_dout0 or grp_fu_2808_p_dout0);
    or_ln156_5_fu_1492_p2 <= (or_ln156_4_fu_1486_p2 or or_ln156_3_fu_1480_p2);
    or_ln156_6_fu_1498_p2 <= (or_ln156_5_fu_1492_p2 or or_ln156_2_fu_1474_p2);
    or_ln156_7_fu_1504_p2 <= (grp_fu_2820_p_dout0 or grp_fu_2816_p_dout0);
    or_ln156_8_fu_1510_p2 <= (grp_fu_2828_p_dout0 or grp_fu_2824_p_dout0);
    or_ln156_9_fu_1516_p2 <= (or_ln156_8_fu_1510_p2 or or_ln156_7_fu_1504_p2);
    or_ln156_fu_1462_p2 <= (grp_fu_2788_p_dout0 or grp_fu_1345_p_dout0);
    or_ln173_10_fu_2733_p2 <= (icmp_ln173_21_reg_5341 or icmp_ln173_20_reg_5336);
    or_ln173_11_fu_2737_p2 <= (icmp_ln173_23_reg_5351 or icmp_ln173_22_reg_5346);
    or_ln173_12_fu_2787_p2 <= (icmp_ln173_25_reg_5381 or icmp_ln173_24_reg_5376);
    or_ln173_13_fu_2791_p2 <= (icmp_ln173_27_reg_5391 or icmp_ln173_26_reg_5386);
    or_ln173_14_fu_2841_p2 <= (icmp_ln173_29_reg_5421 or icmp_ln173_28_reg_5416);
    or_ln173_15_fu_2845_p2 <= (icmp_ln173_31_reg_5431 or icmp_ln173_30_reg_5426);
    or_ln173_1_fu_2467_p2 <= (icmp_ln173_3_reg_5151 or icmp_ln173_2_reg_5146);
    or_ln173_2_fu_2517_p2 <= (icmp_ln173_5_reg_5181 or icmp_ln173_4_reg_5176);
    or_ln173_3_fu_2521_p2 <= (icmp_ln173_7_reg_5191 or icmp_ln173_6_reg_5186);
    or_ln173_4_fu_2571_p2 <= (icmp_ln173_9_reg_5221 or icmp_ln173_8_reg_5216);
    or_ln173_5_fu_2575_p2 <= (icmp_ln173_11_reg_5231 or icmp_ln173_10_reg_5226);
    or_ln173_6_fu_2625_p2 <= (icmp_ln173_13_reg_5261 or icmp_ln173_12_reg_5256);
    or_ln173_7_fu_2629_p2 <= (icmp_ln173_15_reg_5271 or icmp_ln173_14_reg_5266);
    or_ln173_8_fu_2679_p2 <= (icmp_ln173_17_reg_5301 or icmp_ln173_16_reg_5296);
    or_ln173_9_fu_2683_p2 <= (icmp_ln173_19_reg_5311 or icmp_ln173_18_reg_5306);
    or_ln173_fu_2463_p2 <= (icmp_ln173_reg_5136 or icmp_ln173_1_reg_5141);
    or_ln174_10_fu_2760_p2 <= (icmp_ln174_21_reg_5361 or icmp_ln174_20_reg_5356);
    or_ln174_11_fu_2764_p2 <= (icmp_ln174_23_reg_5371 or icmp_ln174_22_reg_5366);
    or_ln174_12_fu_2814_p2 <= (icmp_ln174_25_reg_5401 or icmp_ln174_24_reg_5396);
    or_ln174_13_fu_2818_p2 <= (icmp_ln174_27_reg_5411 or icmp_ln174_26_reg_5406);
    or_ln174_14_fu_2868_p2 <= (icmp_ln174_29_reg_5441 or icmp_ln174_28_reg_5436);
    or_ln174_15_fu_2872_p2 <= (icmp_ln174_31_reg_5451 or icmp_ln174_30_reg_5446);
    or_ln174_1_fu_2494_p2 <= (icmp_ln174_3_reg_5171 or icmp_ln174_2_reg_5166);
    or_ln174_2_fu_2544_p2 <= (icmp_ln174_5_reg_5201 or icmp_ln174_4_reg_5196);
    or_ln174_3_fu_2548_p2 <= (icmp_ln174_7_reg_5211 or icmp_ln174_6_reg_5206);
    or_ln174_4_fu_2598_p2 <= (icmp_ln174_9_reg_5241 or icmp_ln174_8_reg_5236);
    or_ln174_5_fu_2602_p2 <= (icmp_ln174_11_reg_5251 or icmp_ln174_10_reg_5246);
    or_ln174_6_fu_2652_p2 <= (icmp_ln174_13_reg_5281 or icmp_ln174_12_reg_5276);
    or_ln174_7_fu_2656_p2 <= (icmp_ln174_15_reg_5291 or icmp_ln174_14_reg_5286);
    or_ln174_8_fu_2706_p2 <= (icmp_ln174_17_reg_5321 or icmp_ln174_16_reg_5316);
    or_ln174_9_fu_2710_p2 <= (icmp_ln174_19_reg_5331 or icmp_ln174_18_reg_5326);
    or_ln174_fu_2490_p2 <= (icmp_ln174_reg_5156 or icmp_ln174_1_reg_5161);
    or_ln175_10_fu_3386_p2 <= (icmp_ln175_21_fu_3380_p2 or icmp_ln175_20_fu_3374_p2);
    or_ln175_11_fu_3404_p2 <= (icmp_ln175_23_fu_3398_p2 or icmp_ln175_22_fu_3392_p2);
    or_ln175_12_fu_3475_p2 <= (icmp_ln175_25_fu_3469_p2 or icmp_ln175_24_fu_3463_p2);
    or_ln175_13_fu_3493_p2 <= (icmp_ln175_27_fu_3487_p2 or icmp_ln175_26_fu_3481_p2);
    or_ln175_14_fu_3564_p2 <= (icmp_ln175_29_fu_3558_p2 or icmp_ln175_28_fu_3552_p2);
    or_ln175_15_fu_3582_p2 <= (icmp_ln175_31_fu_3576_p2 or icmp_ln175_30_fu_3570_p2);
    or_ln175_1_fu_2959_p2 <= (icmp_ln175_3_fu_2953_p2 or icmp_ln175_2_fu_2947_p2);
    or_ln175_2_fu_3030_p2 <= (icmp_ln175_5_fu_3024_p2 or icmp_ln175_4_fu_3018_p2);
    or_ln175_3_fu_3048_p2 <= (icmp_ln175_7_fu_3042_p2 or icmp_ln175_6_fu_3036_p2);
    or_ln175_4_fu_3119_p2 <= (icmp_ln175_9_fu_3113_p2 or icmp_ln175_8_fu_3107_p2);
    or_ln175_5_fu_3137_p2 <= (icmp_ln175_11_fu_3131_p2 or icmp_ln175_10_fu_3125_p2);
    or_ln175_6_fu_3208_p2 <= (icmp_ln175_13_fu_3202_p2 or icmp_ln175_12_fu_3196_p2);
    or_ln175_7_fu_3226_p2 <= (icmp_ln175_15_fu_3220_p2 or icmp_ln175_14_fu_3214_p2);
    or_ln175_8_fu_3297_p2 <= (icmp_ln175_17_fu_3291_p2 or icmp_ln175_16_fu_3285_p2);
    or_ln175_9_fu_3315_p2 <= (icmp_ln175_19_fu_3309_p2 or icmp_ln175_18_fu_3303_p2);
    or_ln175_fu_2941_p2 <= (icmp_ln175_fu_2929_p2 or icmp_ln175_1_fu_2935_p2);
    or_ln184_1_fu_3671_p2 <= (icmp_ln184_3_fu_3665_p2 or icmp_ln184_2_fu_3659_p2);
    or_ln184_2_fu_3742_p2 <= (icmp_ln184_5_fu_3736_p2 or icmp_ln184_4_fu_3730_p2);
    or_ln184_3_fu_3760_p2 <= (icmp_ln184_7_fu_3754_p2 or icmp_ln184_6_fu_3748_p2);
    or_ln184_4_fu_3831_p2 <= (icmp_ln184_9_fu_3825_p2 or icmp_ln184_8_fu_3819_p2);
    or_ln184_5_fu_3849_p2 <= (icmp_ln184_11_fu_3843_p2 or icmp_ln184_10_fu_3837_p2);
    or_ln184_6_fu_3920_p2 <= (icmp_ln184_13_fu_3914_p2 or icmp_ln184_12_fu_3908_p2);
    or_ln184_7_fu_3938_p2 <= (icmp_ln184_15_fu_3932_p2 or icmp_ln184_14_fu_3926_p2);
    or_ln184_fu_3653_p2 <= (icmp_ln184_fu_3641_p2 or icmp_ln184_1_fu_3647_p2);
    or_ln187_1_fu_4027_p2 <= (icmp_ln187_3_fu_4021_p2 or icmp_ln187_2_fu_4015_p2);
    or_ln187_fu_4009_p2 <= (icmp_ln187_fu_3997_p2 or icmp_ln187_1_fu_4003_p2);
    or_ln188_1_fu_4116_p2 <= (icmp_ln188_3_fu_4110_p2 or icmp_ln188_2_fu_4104_p2);
    or_ln188_fu_4098_p2 <= (icmp_ln188_fu_4086_p2 or icmp_ln188_1_fu_4092_p2);
    or_ln189_1_fu_4205_p2 <= (icmp_ln189_3_fu_4199_p2 or icmp_ln189_2_fu_4193_p2);
    or_ln189_fu_4187_p2 <= (icmp_ln189_fu_4175_p2 or icmp_ln189_1_fu_4181_p2);
    or_ln193_1_fu_4331_p2 <= (icmp_ln193_3_reg_5691 or icmp_ln193_2_reg_5686);
    or_ln193_fu_4325_p2 <= (icmp_ln193_fu_4313_p2 or icmp_ln193_1_fu_4319_p2);
    or_ln1_fu_869_p3 <= (tmp_s_fu_859_p4 & ap_const_lv1_1);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 <= zext_ln155_1_fu_887_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 <= zext_ln155_fu_839_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    pmax_fu_4223_p3 <= 
        l2_0_reg_5657 when (and_ln189_1_fu_4217_p2(0) = '1') else 
        l2_1_reg_5664;
    right_1_fu_3244_p3 <= 
        m0_3_reg_5503 when (and_ln175_7_fu_3238_p2(0) = '1') else 
        m1_3_reg_5510;
    right_2_fu_3422_p3 <= 
        m0_5_reg_5531 when (and_ln175_11_fu_3416_p2(0) = '1') else 
        m1_5_reg_5538;
    right_3_fu_3600_p3 <= 
        m0_7_reg_5559 when (and_ln175_15_fu_3594_p2(0) = '1') else 
        m1_7_reg_5566;
    right_fu_3066_p3 <= 
        m0_1_reg_5475 when (and_ln175_3_fu_3060_p2(0) = '1') else 
        m1_1_reg_5482;
    select_ln184_1_fu_3778_p3 <= 
        left_1_reg_5587 when (and_ln184_3_fu_3772_p2(0) = '1') else 
        right_1_reg_5594;
    select_ln184_2_fu_3867_p3 <= 
        left_2_reg_5601 when (and_ln184_5_fu_3861_p2(0) = '1') else 
        right_2_reg_5608;
    select_ln184_3_fu_3956_p3 <= 
        left_3_reg_5615 when (and_ln184_7_fu_3950_p2(0) = '1') else 
        right_3_reg_5622;
    select_ln184_fu_3689_p3 <= 
        left_reg_5573 when (and_ln184_1_fu_3683_p2(0) = '1') else 
        right_reg_5580;
    tmp_169_fu_1558_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_551_reg_4587(14 downto 7);
    tmp_170_fu_1574_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_553_reg_4604(14 downto 7);
    tmp_172_fu_1614_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_555_reg_4621(14 downto 7);
    tmp_173_fu_1630_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_557_reg_4638(14 downto 7);
    tmp_175_fu_2898_p4 <= bitcast_ln175_fu_2895_p1(30 downto 23);
    tmp_176_fu_2915_p4 <= bitcast_ln175_1_fu_2912_p1(30 downto 23);
    tmp_178_fu_1670_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_559_reg_4655(14 downto 7);
    tmp_179_fu_1686_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_561_reg_4672(14 downto 7);
    tmp_181_fu_1726_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_563_reg_4689(14 downto 7);
    tmp_182_fu_1742_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_565_reg_4706(14 downto 7);
    tmp_184_fu_2987_p4 <= bitcast_ln175_2_fu_2984_p1(30 downto 23);
    tmp_185_fu_3004_p4 <= bitcast_ln175_3_fu_3001_p1(30 downto 23);
    tmp_187_fu_1782_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_567_reg_4723(14 downto 7);
    tmp_188_fu_1798_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_569_reg_4740(14 downto 7);
    tmp_190_fu_1838_p4 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_4757(14 downto 7);
    tmp_191_fu_1854_p4 <= activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_4774(14 downto 7);
    tmp_193_fu_3076_p4 <= bitcast_ln175_4_fu_3073_p1(30 downto 23);
    tmp_194_fu_3093_p4 <= bitcast_ln175_5_fu_3090_p1(30 downto 23);
    tmp_196_fu_1894_p4 <= activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_4791(14 downto 7);
    tmp_197_fu_1910_p4 <= activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_4808(14 downto 7);
    tmp_199_fu_1950_p4 <= activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_4825(14 downto 7);
    tmp_200_fu_1966_p4 <= activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_4842(14 downto 7);
    tmp_202_fu_3165_p4 <= bitcast_ln175_6_fu_3162_p1(30 downto 23);
    tmp_203_fu_3182_p4 <= bitcast_ln175_7_fu_3179_p1(30 downto 23);
    tmp_205_fu_2006_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_571_reg_4859(14 downto 7);
    tmp_206_fu_2022_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_573_reg_4876(14 downto 7);
    tmp_208_fu_2062_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_575_reg_4893(14 downto 7);
    tmp_209_fu_2078_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_577_reg_4910(14 downto 7);
    tmp_211_fu_3254_p4 <= bitcast_ln175_8_fu_3251_p1(30 downto 23);
    tmp_212_fu_3271_p4 <= bitcast_ln175_9_fu_3268_p1(30 downto 23);
    tmp_214_fu_2118_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_579_reg_4927(14 downto 7);
    tmp_215_fu_2134_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_581_reg_4944(14 downto 7);
    tmp_217_fu_2174_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_583_reg_4961(14 downto 7);
    tmp_218_fu_2190_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_585_reg_4978(14 downto 7);
    tmp_220_fu_3343_p4 <= bitcast_ln175_10_fu_3340_p1(30 downto 23);
    tmp_221_fu_3360_p4 <= bitcast_ln175_11_fu_3357_p1(30 downto 23);
    tmp_223_fu_2230_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_587_reg_4995(14 downto 7);
    tmp_224_fu_2246_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_589_reg_5012(14 downto 7);
    tmp_226_fu_2286_p4 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_5029(14 downto 7);
    tmp_227_fu_2302_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_104_reg_5046(14 downto 7);
    tmp_229_fu_3432_p4 <= bitcast_ln175_12_fu_3429_p1(30 downto 23);
    tmp_230_fu_3449_p4 <= bitcast_ln175_13_fu_3446_p1(30 downto 23);
    tmp_232_fu_2342_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_105_reg_5063(14 downto 7);
    tmp_233_fu_2358_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_106_reg_5080(14 downto 7);
    tmp_235_fu_2398_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_107_reg_5097(14 downto 7);
    tmp_236_fu_2414_p4 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_108_reg_5114(14 downto 7);
    tmp_238_fu_3521_p4 <= bitcast_ln175_14_fu_3518_p1(30 downto 23);
    tmp_239_fu_3538_p4 <= bitcast_ln175_15_fu_3535_p1(30 downto 23);
    tmp_241_fu_3610_p4 <= bitcast_ln184_fu_3607_p1(30 downto 23);
    tmp_242_fu_3627_p4 <= bitcast_ln184_1_fu_3624_p1(30 downto 23);
    tmp_244_fu_3699_p4 <= bitcast_ln184_2_fu_3696_p1(30 downto 23);
    tmp_245_fu_3716_p4 <= bitcast_ln184_3_fu_3713_p1(30 downto 23);
    tmp_247_fu_3788_p4 <= bitcast_ln184_4_fu_3785_p1(30 downto 23);
    tmp_248_fu_3805_p4 <= bitcast_ln184_5_fu_3802_p1(30 downto 23);
    tmp_250_fu_3877_p4 <= bitcast_ln184_6_fu_3874_p1(30 downto 23);
    tmp_251_fu_3894_p4 <= bitcast_ln184_7_fu_3891_p1(30 downto 23);
    tmp_253_fu_3966_p4 <= bitcast_ln187_fu_3963_p1(30 downto 23);
    tmp_254_fu_3983_p4 <= bitcast_ln187_1_fu_3980_p1(30 downto 23);
    tmp_256_fu_4055_p4 <= bitcast_ln188_fu_4052_p1(30 downto 23);
    tmp_257_fu_4072_p4 <= bitcast_ln188_1_fu_4069_p1(30 downto 23);
    tmp_259_fu_4144_p4 <= bitcast_ln189_fu_4141_p1(30 downto 23);
    tmp_260_fu_4161_p4 <= bitcast_ln189_1_fu_4158_p1(30 downto 23);
    tmp_262_fu_4299_p4 <= bitcast_ln193_fu_4296_p1(30 downto 23);
    tmp_263_fu_4270_p4 <= bitcast_ln193_1_fu_4266_p1(30 downto 23);
    tmp_57_fu_4242_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_s_fu_859_p4 <= ap_sig_allocacmp_i(9 downto 5);
    trunc_ln173_10_fu_2143_p3 <= (trunc_ln55_21_reg_4949 & ap_const_lv16_0);
    trunc_ln173_11_fu_2239_p3 <= (trunc_ln55_24_reg_5000 & ap_const_lv16_0);
    trunc_ln173_12_fu_2255_p3 <= (trunc_ln55_25_reg_5017 & ap_const_lv16_0);
    trunc_ln173_13_fu_2351_p3 <= (trunc_ln55_28_reg_5068 & ap_const_lv16_0);
    trunc_ln173_14_fu_2367_p3 <= (trunc_ln55_29_reg_5085 & ap_const_lv16_0);
    trunc_ln173_1_fu_1583_p3 <= (trunc_ln55_1_reg_4609 & ap_const_lv16_0);
    trunc_ln173_2_fu_1679_p3 <= (trunc_ln55_4_reg_4660 & ap_const_lv16_0);
    trunc_ln173_3_fu_1695_p3 <= (trunc_ln55_5_reg_4677 & ap_const_lv16_0);
    trunc_ln173_4_fu_1791_p3 <= (trunc_ln55_8_reg_4728 & ap_const_lv16_0);
    trunc_ln173_5_fu_1807_p3 <= (trunc_ln55_9_reg_4745 & ap_const_lv16_0);
    trunc_ln173_6_fu_1903_p3 <= (trunc_ln55_12_reg_4796 & ap_const_lv16_0);
    trunc_ln173_7_fu_1919_p3 <= (trunc_ln55_13_reg_4813 & ap_const_lv16_0);
    trunc_ln173_8_fu_2015_p3 <= (trunc_ln55_16_reg_4864 & ap_const_lv16_0);
    trunc_ln173_9_fu_2031_p3 <= (trunc_ln55_17_reg_4881 & ap_const_lv16_0);
    trunc_ln173_s_fu_2127_p3 <= (trunc_ln55_20_reg_4932 & ap_const_lv16_0);
    trunc_ln174_10_fu_2199_p3 <= (trunc_ln55_23_reg_4983 & ap_const_lv16_0);
    trunc_ln174_11_fu_2295_p3 <= (trunc_ln55_26_reg_5034 & ap_const_lv16_0);
    trunc_ln174_12_fu_2311_p3 <= (trunc_ln55_27_reg_5051 & ap_const_lv16_0);
    trunc_ln174_13_fu_2407_p3 <= (trunc_ln55_30_reg_5102 & ap_const_lv16_0);
    trunc_ln174_14_fu_2423_p3 <= (trunc_ln55_31_reg_5119 & ap_const_lv16_0);
    trunc_ln174_1_fu_1639_p3 <= (trunc_ln55_3_reg_4643 & ap_const_lv16_0);
    trunc_ln174_2_fu_1735_p3 <= (trunc_ln55_6_reg_4694 & ap_const_lv16_0);
    trunc_ln174_3_fu_1751_p3 <= (trunc_ln55_7_reg_4711 & ap_const_lv16_0);
    trunc_ln174_4_fu_1847_p3 <= (trunc_ln55_10_reg_4762 & ap_const_lv16_0);
    trunc_ln174_5_fu_1863_p3 <= (trunc_ln55_11_reg_4779 & ap_const_lv16_0);
    trunc_ln174_6_fu_1959_p3 <= (trunc_ln55_14_reg_4830 & ap_const_lv16_0);
    trunc_ln174_7_fu_1975_p3 <= (trunc_ln55_15_reg_4847 & ap_const_lv16_0);
    trunc_ln174_8_fu_2071_p3 <= (trunc_ln55_18_reg_4898 & ap_const_lv16_0);
    trunc_ln174_9_fu_2087_p3 <= (trunc_ln55_19_reg_4915 & ap_const_lv16_0);
    trunc_ln174_s_fu_2183_p3 <= (trunc_ln55_22_reg_4966 & ap_const_lv16_0);
    trunc_ln175_10_fu_3353_p1 <= bitcast_ln175_10_fu_3340_p1(23 - 1 downto 0);
    trunc_ln175_11_fu_3370_p1 <= bitcast_ln175_11_fu_3357_p1(23 - 1 downto 0);
    trunc_ln175_12_fu_3442_p1 <= bitcast_ln175_12_fu_3429_p1(23 - 1 downto 0);
    trunc_ln175_13_fu_3459_p1 <= bitcast_ln175_13_fu_3446_p1(23 - 1 downto 0);
    trunc_ln175_14_fu_3531_p1 <= bitcast_ln175_14_fu_3518_p1(23 - 1 downto 0);
    trunc_ln175_15_fu_3548_p1 <= bitcast_ln175_15_fu_3535_p1(23 - 1 downto 0);
    trunc_ln175_1_fu_2925_p1 <= bitcast_ln175_1_fu_2912_p1(23 - 1 downto 0);
    trunc_ln175_2_fu_2997_p1 <= bitcast_ln175_2_fu_2984_p1(23 - 1 downto 0);
    trunc_ln175_3_fu_3014_p1 <= bitcast_ln175_3_fu_3001_p1(23 - 1 downto 0);
    trunc_ln175_4_fu_3086_p1 <= bitcast_ln175_4_fu_3073_p1(23 - 1 downto 0);
    trunc_ln175_5_fu_3103_p1 <= bitcast_ln175_5_fu_3090_p1(23 - 1 downto 0);
    trunc_ln175_6_fu_3175_p1 <= bitcast_ln175_6_fu_3162_p1(23 - 1 downto 0);
    trunc_ln175_7_fu_3192_p1 <= bitcast_ln175_7_fu_3179_p1(23 - 1 downto 0);
    trunc_ln175_8_fu_3264_p1 <= bitcast_ln175_8_fu_3251_p1(23 - 1 downto 0);
    trunc_ln175_9_fu_3281_p1 <= bitcast_ln175_9_fu_3268_p1(23 - 1 downto 0);
    trunc_ln175_fu_2908_p1 <= bitcast_ln175_fu_2895_p1(23 - 1 downto 0);
    trunc_ln184_1_fu_3637_p1 <= bitcast_ln184_1_fu_3624_p1(23 - 1 downto 0);
    trunc_ln184_2_fu_3709_p1 <= bitcast_ln184_2_fu_3696_p1(23 - 1 downto 0);
    trunc_ln184_3_fu_3726_p1 <= bitcast_ln184_3_fu_3713_p1(23 - 1 downto 0);
    trunc_ln184_4_fu_3798_p1 <= bitcast_ln184_4_fu_3785_p1(23 - 1 downto 0);
    trunc_ln184_5_fu_3815_p1 <= bitcast_ln184_5_fu_3802_p1(23 - 1 downto 0);
    trunc_ln184_6_fu_3887_p1 <= bitcast_ln184_6_fu_3874_p1(23 - 1 downto 0);
    trunc_ln184_7_fu_3904_p1 <= bitcast_ln184_7_fu_3891_p1(23 - 1 downto 0);
    trunc_ln184_fu_3620_p1 <= bitcast_ln184_fu_3607_p1(23 - 1 downto 0);
    trunc_ln187_1_fu_3993_p1 <= bitcast_ln187_1_fu_3980_p1(23 - 1 downto 0);
    trunc_ln187_fu_3976_p1 <= bitcast_ln187_fu_3963_p1(23 - 1 downto 0);
    trunc_ln188_1_fu_4082_p1 <= bitcast_ln188_1_fu_4069_p1(23 - 1 downto 0);
    trunc_ln188_fu_4065_p1 <= bitcast_ln188_fu_4052_p1(23 - 1 downto 0);
    trunc_ln189_1_fu_4171_p1 <= bitcast_ln189_1_fu_4158_p1(23 - 1 downto 0);
    trunc_ln189_fu_4154_p1 <= bitcast_ln189_fu_4141_p1(23 - 1 downto 0);
    trunc_ln193_1_fu_4280_p1 <= bitcast_ln193_1_fu_4266_p1(23 - 1 downto 0);
    trunc_ln193_fu_4309_p1 <= bitcast_ln193_fu_4296_p1(23 - 1 downto 0);
    trunc_ln1_fu_1623_p3 <= (trunc_ln55_2_reg_4626 & ap_const_lv16_0);
    trunc_ln55_10_fu_1088_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1(7 - 1 downto 0);
    trunc_ln55_11_fu_1105_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1(7 - 1 downto 0);
    trunc_ln55_12_fu_1122_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1(7 - 1 downto 0);
    trunc_ln55_13_fu_1139_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1(7 - 1 downto 0);
    trunc_ln55_14_fu_1156_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1(7 - 1 downto 0);
    trunc_ln55_15_fu_1173_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1(7 - 1 downto 0);
    trunc_ln55_16_fu_1190_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0(7 - 1 downto 0);
    trunc_ln55_17_fu_1207_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0(7 - 1 downto 0);
    trunc_ln55_18_fu_1224_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0(7 - 1 downto 0);
    trunc_ln55_19_fu_1241_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0(7 - 1 downto 0);
    trunc_ln55_1_fu_935_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1(7 - 1 downto 0);
    trunc_ln55_20_fu_1258_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0(7 - 1 downto 0);
    trunc_ln55_21_fu_1275_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0(7 - 1 downto 0);
    trunc_ln55_22_fu_1292_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0(7 - 1 downto 0);
    trunc_ln55_23_fu_1309_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0(7 - 1 downto 0);
    trunc_ln55_24_fu_1326_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0(7 - 1 downto 0);
    trunc_ln55_25_fu_1343_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0(7 - 1 downto 0);
    trunc_ln55_26_fu_1360_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0(7 - 1 downto 0);
    trunc_ln55_27_fu_1377_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0(7 - 1 downto 0);
    trunc_ln55_28_fu_1394_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0(7 - 1 downto 0);
    trunc_ln55_29_fu_1411_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0(7 - 1 downto 0);
    trunc_ln55_2_fu_952_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1(7 - 1 downto 0);
    trunc_ln55_30_fu_1428_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0(7 - 1 downto 0);
    trunc_ln55_31_fu_1445_p1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0(7 - 1 downto 0);
    trunc_ln55_3_fu_969_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1(7 - 1 downto 0);
    trunc_ln55_4_fu_986_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1(7 - 1 downto 0);
    trunc_ln55_5_fu_1003_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1(7 - 1 downto 0);
    trunc_ln55_6_fu_1020_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1(7 - 1 downto 0);
    trunc_ln55_7_fu_1037_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1(7 - 1 downto 0);
    trunc_ln55_8_fu_1054_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1(7 - 1 downto 0);
    trunc_ln55_9_fu_1071_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1(7 - 1 downto 0);
    trunc_ln55_fu_918_p1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1(7 - 1 downto 0);
    trunc_ln_fu_1567_p3 <= (trunc_ln55_reg_4592 & ap_const_lv16_0);
    v_202_fu_947_p1 <= x_f32_285_fu_939_p3;
    v_203_fu_964_p1 <= x_f32_286_fu_956_p3;
    v_204_fu_981_p1 <= x_f32_287_fu_973_p3;
    v_205_fu_998_p1 <= x_f32_288_fu_990_p3;
    v_206_fu_1015_p1 <= x_f32_289_fu_1007_p3;
    v_207_fu_1032_p1 <= x_f32_290_fu_1024_p3;
    v_208_fu_1049_p1 <= x_f32_291_fu_1041_p3;
    v_209_fu_1066_p1 <= x_f32_292_fu_1058_p3;
    v_210_fu_1083_p1 <= x_f32_293_fu_1075_p3;
    v_211_fu_1100_p1 <= x_f32_294_fu_1092_p3;
    v_212_fu_1117_p1 <= x_f32_295_fu_1109_p3;
    v_213_fu_1134_p1 <= x_f32_296_fu_1126_p3;
    v_214_fu_1151_p1 <= x_f32_297_fu_1143_p3;
    v_215_fu_1168_p1 <= x_f32_298_fu_1160_p3;
    v_216_fu_1185_p1 <= x_f32_299_fu_1177_p3;
    v_217_fu_1202_p1 <= x_f32_300_fu_1194_p3;
    v_218_fu_1219_p1 <= x_f32_301_fu_1211_p3;
    v_219_fu_1236_p1 <= x_f32_302_fu_1228_p3;
    v_220_fu_1253_p1 <= x_f32_303_fu_1245_p3;
    v_221_fu_1270_p1 <= x_f32_304_fu_1262_p3;
    v_222_fu_1287_p1 <= x_f32_305_fu_1279_p3;
    v_223_fu_1304_p1 <= x_f32_306_fu_1296_p3;
    v_224_fu_1321_p1 <= x_f32_307_fu_1313_p3;
    v_225_fu_1338_p1 <= x_f32_308_fu_1330_p3;
    v_226_fu_1355_p1 <= x_f32_309_fu_1347_p3;
    v_227_fu_1372_p1 <= x_f32_310_fu_1364_p3;
    v_228_fu_1389_p1 <= x_f32_311_fu_1381_p3;
    v_229_fu_1406_p1 <= x_f32_312_fu_1398_p3;
    v_230_fu_1423_p1 <= x_f32_313_fu_1415_p3;
    v_231_fu_1440_p1 <= x_f32_314_fu_1432_p3;
    v_232_fu_1457_p1 <= x_f32_315_fu_1449_p3;
    v_fu_930_p1 <= x_f32_fu_922_p3;
    x_f32_285_fu_939_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1 & ap_const_lv16_0);
    x_f32_286_fu_956_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1 & ap_const_lv16_0);
    x_f32_287_fu_973_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1 & ap_const_lv16_0);
    x_f32_288_fu_990_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1 & ap_const_lv16_0);
    x_f32_289_fu_1007_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1 & ap_const_lv16_0);
    x_f32_290_fu_1024_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1 & ap_const_lv16_0);
    x_f32_291_fu_1041_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1 & ap_const_lv16_0);
    x_f32_292_fu_1058_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1 & ap_const_lv16_0);
    x_f32_293_fu_1075_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1 & ap_const_lv16_0);
    x_f32_294_fu_1092_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1 & ap_const_lv16_0);
    x_f32_295_fu_1109_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1 & ap_const_lv16_0);
    x_f32_296_fu_1126_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1 & ap_const_lv16_0);
    x_f32_297_fu_1143_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1 & ap_const_lv16_0);
    x_f32_298_fu_1160_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1 & ap_const_lv16_0);
    x_f32_299_fu_1177_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1 & ap_const_lv16_0);
    x_f32_300_fu_1194_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0 & ap_const_lv16_0);
    x_f32_301_fu_1211_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0 & ap_const_lv16_0);
    x_f32_302_fu_1228_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0 & ap_const_lv16_0);
    x_f32_303_fu_1245_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0 & ap_const_lv16_0);
    x_f32_304_fu_1262_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0 & ap_const_lv16_0);
    x_f32_305_fu_1279_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0 & ap_const_lv16_0);
    x_f32_306_fu_1296_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0 & ap_const_lv16_0);
    x_f32_307_fu_1313_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0 & ap_const_lv16_0);
    x_f32_308_fu_1330_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0 & ap_const_lv16_0);
    x_f32_309_fu_1347_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0 & ap_const_lv16_0);
    x_f32_310_fu_1364_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0 & ap_const_lv16_0);
    x_f32_311_fu_1381_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0 & ap_const_lv16_0);
    x_f32_312_fu_1398_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0 & ap_const_lv16_0);
    x_f32_313_fu_1415_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0 & ap_const_lv16_0);
    x_f32_314_fu_1432_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0 & ap_const_lv16_0);
    x_f32_315_fu_1449_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0 & ap_const_lv16_0);
    x_f32_fu_922_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1 & ap_const_lv16_0);
    zext_ln154_1_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_869_p3),12));
    zext_ln154_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_819_p4),12));
    zext_ln155_1_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln154_1_fu_881_p2),64));
    zext_ln155_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln154_fu_833_p2),64));
end behav;
