<stg><name>normalize.0.0.0.0.0.</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
hls_label_0:0  %data_V_read_1 = call i192 @_ssdm_op_Read.ap_auto.i192(i192 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
hls_label_0:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str21, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln71"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="192">
<![CDATA[
hls_label_0:5  %trunc_ln446 = trunc i192 %data_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln446"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="12">
<![CDATA[
hls_label_0:6  %zext_ln703 = zext i12 %trunc_ln446 to i13

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:7  %add_ln703 = add i13 -953, %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="13">
<![CDATA[
hls_label_0:8  %sext_ln703 = sext i13 %add_ln703 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:9  %tmp_s = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:10  %zext_ln703_1 = zext i12 %tmp_s to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:11  %shl_ln703_3 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_s, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:12  %zext_ln703_2 = zext i14 %shl_ln703_3 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:13  %sub_ln703 = sub i15 %zext_ln703_2, %zext_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:14  %add_ln703_1 = add i15 -2208, %sub_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:15  %sext_ln703_1 = sext i15 %add_ln703_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:16  %tmp_29 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 24, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:17  %zext_ln703_3 = zext i12 %tmp_29 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:18  %shl_ln703_4 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_29, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:19  %zext_ln703_4 = zext i14 %shl_ln703_4 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:20  %sub_ln703_1 = sub i15 %zext_ln703_4, %zext_ln703_3

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:21  %add_ln703_2 = add i15 -1740, %sub_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:22  %sext_ln703_2 = sext i15 %add_ln703_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:23  %tmp_3 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 36, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_0:24  %shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="13">
<![CDATA[
hls_label_0:25  %zext_ln703_5 = zext i13 %shl_ln to i14

]]></Node>
<StgValue><ssdm name="zext_ln703_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:26  %add_ln703_3 = add i14 -389, %zext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:27  %sext_ln703_3 = sext i14 %add_ln703_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:28  %tmp_30 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 48, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:29  %zext_ln703_6 = zext i12 %tmp_30 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:30  %shl_ln703_5 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_30, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:31  %zext_ln703_7 = zext i14 %shl_ln703_5 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:32  %sub_ln703_2 = sub i15 %zext_ln703_7, %zext_ln703_6

]]></Node>
<StgValue><ssdm name="sub_ln703_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:33  %add_ln703_4 = add i15 -1185, %sub_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:34  %sext_ln703_4 = sext i15 %add_ln703_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:35  %tmp_31 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 60, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:36  %zext_ln703_8 = zext i12 %tmp_31 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:37  %shl_ln703_6 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_31, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:38  %zext_ln703_9 = zext i14 %shl_ln703_6 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:39  %sub_ln703_3 = sub i15 %zext_ln703_9, %zext_ln703_8

]]></Node>
<StgValue><ssdm name="sub_ln703_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:40  %add_ln703_5 = add i15 -1594, %sub_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:41  %sext_ln703_5 = sext i15 %add_ln703_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:42  %tmp_32 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 72, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:43  %zext_ln703_10 = zext i12 %tmp_32 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_10"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:44  %shl_ln703_7 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_32, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:45  %zext_ln703_11 = zext i14 %shl_ln703_7 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:46  %sub_ln703_4 = sub i15 %zext_ln703_11, %zext_ln703_10

]]></Node>
<StgValue><ssdm name="sub_ln703_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:47  %add_ln703_6 = add i15 -1737, %sub_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:48  %sext_ln703_6 = sext i15 %add_ln703_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:49  %tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 84, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_0:50  %shl_ln703_1 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln703_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="13">
<![CDATA[
hls_label_0:51  %zext_ln703_12 = zext i13 %shl_ln703_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln703_12"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:52  %add_ln703_7 = add i14 -253, %zext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:53  %sext_ln703_7 = sext i14 %add_ln703_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:54  %tmp_33 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 96, i32 107)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="12">
<![CDATA[
hls_label_0:55  %zext_ln703_13 = zext i12 %tmp_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln703_13"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:56  %add_ln703_8 = add i13 -1046, %zext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="13">
<![CDATA[
hls_label_0:57  %sext_ln703_8 = sext i13 %add_ln703_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:58  %tmp_34 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 108, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:59  %zext_ln703_14 = zext i12 %tmp_34 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_14"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:60  %shl_ln703_8 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_34, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:61  %zext_ln703_15 = zext i14 %shl_ln703_8 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_15"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:62  %sub_ln703_5 = sub i15 %zext_ln703_15, %zext_ln703_14

]]></Node>
<StgValue><ssdm name="sub_ln703_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:63  %add_ln703_9 = add i15 -1658, %sub_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:64  %sext_ln703_9 = sext i15 %add_ln703_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:65  %tmp_35 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 120, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:66  %zext_ln703_16 = zext i12 %tmp_35 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_16"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:67  %shl_ln703_9 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_35, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:68  %zext_ln703_17 = zext i14 %shl_ln703_9 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_17"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:69  %sub_ln703_6 = sub i15 %zext_ln703_17, %zext_ln703_16

]]></Node>
<StgValue><ssdm name="sub_ln703_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:70  %add_ln703_10 = add i15 -1231, %sub_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:71  %sext_ln703_10 = sext i15 %add_ln703_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:72  %tmp_36 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 132, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:73  %zext_ln703_18 = zext i12 %tmp_36 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_18"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:74  %shl_ln703_s = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_36, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_s"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:75  %zext_ln703_19 = zext i14 %shl_ln703_s to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_19"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:76  %sub_ln703_7 = sub i15 %zext_ln703_19, %zext_ln703_18

]]></Node>
<StgValue><ssdm name="sub_ln703_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:77  %add_ln703_11 = add i15 -1205, %sub_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:78  %sext_ln703_11 = sext i15 %add_ln703_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:79  %tmp_37 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 144, i32 155)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:80  %zext_ln703_20 = zext i12 %tmp_37 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_20"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:81  %shl_ln703_10 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_37, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_10"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:82  %zext_ln703_21 = zext i14 %shl_ln703_10 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_21"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:83  %sub_ln703_8 = sub i15 %zext_ln703_21, %zext_ln703_20

]]></Node>
<StgValue><ssdm name="sub_ln703_8"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:84  %add_ln703_12 = add i15 -1395, %sub_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:85  %sext_ln703_12 = sext i15 %add_ln703_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:86  %tmp_38 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 156, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:87  %zext_ln703_22 = zext i12 %tmp_38 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_22"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:88  %shl_ln703_11 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_38, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:89  %zext_ln703_23 = zext i14 %shl_ln703_11 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_23"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:90  %sub_ln703_9 = sub i15 %zext_ln703_23, %zext_ln703_22

]]></Node>
<StgValue><ssdm name="sub_ln703_9"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:91  %add_ln703_13 = add i15 -1377, %sub_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:92  %sext_ln703_13 = sext i15 %add_ln703_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:93  %tmp_39 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 168, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="12">
<![CDATA[
hls_label_0:94  %zext_ln703_24 = zext i12 %tmp_39 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_24"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_0:95  %shl_ln703_12 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_39, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_12"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="14">
<![CDATA[
hls_label_0:96  %zext_ln703_25 = zext i14 %shl_ln703_12 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703_25"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:97  %sub_ln703_10 = sub i15 %zext_ln703_25, %zext_ln703_24

]]></Node>
<StgValue><ssdm name="sub_ln703_10"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0:98  %add_ln703_14 = add i15 -1519, %sub_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:99  %sext_ln703_14 = sext i15 %add_ln703_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:100  %tmp_14 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 180, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_0:101  %shl_ln703_2 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_14, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln703_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="13">
<![CDATA[
hls_label_0:102  %zext_ln703_26 = zext i13 %shl_ln703_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln703_26"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:103  %add_ln703_15 = add i14 -770, %zext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:104  %sext_ln703_15 = sext i14 %add_ln703_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:105  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %sext_ln703, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:106  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %sext_ln703_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:107  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %sext_ln703_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:108  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %sext_ln703_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:109  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %sext_ln703_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:110  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %sext_ln703_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:111  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %sext_ln703_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:112  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %sext_ln703_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:113  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %sext_ln703_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:114  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %sext_ln703_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:115  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %sext_ln703_10, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:116  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %sext_ln703_11, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:117  %mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %sext_ln703_12, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:118  %mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %sext_ln703_13, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:119  %mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %sext_ln703_14, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
hls_label_0:120  %mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %sext_ln703_15, 15

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="256">
<![CDATA[
hls_label_0:121  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
