// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/07/2017 15:19:00"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_27,
	CLOCK_50,
	EXT_CLOCK,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDG,
	LEDR,
	UART_TXD,
	UART_RXD,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	FL_DQ,
	FL_ADDR,
	FL_WE_N,
	FL_RST_N,
	FL_OE_N,
	FL_CE_N,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_RD_N,
	OTG_WR_N,
	OTG_RST_N,
	OTG_FSPEED,
	OTG_LSPEED,
	OTG_INT0,
	OTG_INT1,
	OTG_DREQ0,
	OTG_DREQ1,
	OTG_DACK0_N,
	OTG_DACK1_N,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	LCD_DATA,
	SD_WP_N,
	SD_CMD,
	SD_CLK,
	TDI,
	TCK,
	TCS,
	TDO,
	I2C_SDAT,
	I2C_SCLK,
	PS2_DAT,
	PS2_CLK,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	ENET_DATA,
	ENET_CMD,
	ENET_CS_N,
	ENET_WR_N,
	ENET_RD_N,
	ENET_RST_N,
	ENET_INT,
	ENET_CLK,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_DACLRCK,
	AUD_DACDAT,
	AUD_BCLK,
	AUD_XCK,
	TD_DATA,
	TD_HS,
	TD_VS,
	TD_RESET,
	TD_CLK27,
	GPIO_0,
	GPIO_1);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_27;
input 	CLOCK_50;
input 	EXT_CLOCK;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
output 	UART_TXD;
input 	UART_RXD;
inout 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLK;
output 	DRAM_CKE;
inout 	[7:0] FL_DQ;
output 	[21:0] FL_ADDR;
output 	FL_WE_N;
output 	FL_RST_N;
output 	FL_OE_N;
output 	FL_CE_N;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
inout 	[15:0] OTG_DATA;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	OTG_RD_N;
output 	OTG_WR_N;
output 	OTG_RST_N;
output 	OTG_FSPEED;
output 	OTG_LSPEED;
input 	OTG_INT0;
input 	OTG_INT1;
input 	OTG_DREQ0;
input 	OTG_DREQ1;
output 	OTG_DACK0_N;
output 	OTG_DACK1_N;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
inout 	[7:0] LCD_DATA;
input 	SD_WP_N;
inout 	SD_CMD;
output 	SD_CLK;
input 	TDI;
input 	TCK;
input 	TCS;
output 	TDO;
inout 	I2C_SDAT;
output 	I2C_SCLK;
input 	PS2_DAT;
input 	PS2_CLK;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
inout 	[15:0] ENET_DATA;
output 	ENET_CMD;
output 	ENET_CS_N;
output 	ENET_WR_N;
output 	ENET_RD_N;
output 	ENET_RST_N;
input 	ENET_INT;
output 	ENET_CLK;
inout 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	AUD_DACDAT;
inout 	AUD_BCLK;
output 	AUD_XCK;
input 	[7:0] TD_DATA;
input 	TD_HS;
input 	TD_VS;
output 	TD_RESET;
input 	TD_CLK27;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[0]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[1]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[3]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[4]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[5]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[6]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[7]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[1]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[2]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[3]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[4]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[5]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[8]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[9]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[10]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[11]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[12]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[13]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[14]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[15]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_CMD	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SDAT	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[3]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[4]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[8]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[9]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[10]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[11]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[12]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[13]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[14]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[15]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCLRCK	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_DACLRCK	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_BCLK	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[2]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[3]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[5]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[7]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[8]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[10]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[12]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[13]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[14]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[15]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[16]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[17]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[18]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[19]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[20]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[21]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[23]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[24]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[27]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[28]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[29]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[30]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[32]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[33]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[34]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[35]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[14]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[16]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[17]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[18]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[20]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[21]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[22]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[24]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[26]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[27]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[29]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[31]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[32]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[33]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[34]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[35]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EXT_CLOCK	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_TXD	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_RXD	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[1]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[2]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[3]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[7]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[8]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[9]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[10]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[11]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[12]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[13]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[14]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[15]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[16]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[17]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[18]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[19]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[20]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[21]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_WE_N	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_RST_N	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_OE_N	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_CE_N	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_ADDR[0]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_ADDR[1]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_CS_N	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_RD_N	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_WR_N	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_RST_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_FSPEED	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_LSPEED	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_INT0	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_INT1	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DREQ0	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DREQ1	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DACK0_N	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DACK1_N	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_WP_N	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD_CLK	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TDI	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCK	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCS	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TDO	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SCLK	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_DAT	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_CMD	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_CS_N	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_WR_N	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_RD_N	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_RST_N	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_INT	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET_CLK	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCDAT	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_XCK	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TD_DATA[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_VS	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TD_CLK27	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mips_v_fast.sdo");
// synopsys translate_on

wire \exs|alu|Add0~3_combout ;
wire \ifs|pc[6]~20_combout ;
wire \cd|counter[1]~24 ;
wire \cd|counter[1]~23_combout ;
wire \cd|counter[2]~26 ;
wire \cd|counter[2]~25_combout ;
wire \cd|counter[3]~28 ;
wire \cd|counter[3]~27_combout ;
wire \cd|counter[4]~30 ;
wire \cd|counter[4]~29_combout ;
wire \cd|counter[5]~32 ;
wire \cd|counter[5]~31_combout ;
wire \cd|counter[6]~34 ;
wire \cd|counter[6]~33_combout ;
wire \cd|counter[7]~36 ;
wire \cd|counter[7]~35_combout ;
wire \cd|counter[8]~38 ;
wire \cd|counter[8]~37_combout ;
wire \cd|counter[9]~40 ;
wire \cd|counter[9]~39_combout ;
wire \cd|counter[10]~42 ;
wire \cd|counter[10]~41_combout ;
wire \cd|counter[11]~44 ;
wire \cd|counter[11]~43_combout ;
wire \cd|counter[12]~46 ;
wire \cd|counter[12]~45_combout ;
wire \cd|counter[13]~48 ;
wire \cd|counter[13]~47_combout ;
wire \cd|counter[14]~50 ;
wire \cd|counter[14]~49_combout ;
wire \cd|counter[15]~52 ;
wire \cd|counter[15]~51_combout ;
wire \cd|counter[16]~54 ;
wire \cd|counter[16]~53_combout ;
wire \cd|counter[17]~56 ;
wire \cd|counter[17]~55_combout ;
wire \cd|counter[18]~58 ;
wire \cd|counter[18]~57_combout ;
wire \cd|counter[19]~60 ;
wire \cd|counter[19]~59_combout ;
wire \cd|counter[20]~62 ;
wire \cd|counter[20]~61_combout ;
wire \cd|counter[21]~64 ;
wire \cd|counter[21]~63_combout ;
wire \cd|counter[22]~66 ;
wire \cd|counter[22]~65_combout ;
wire \cd|counter[23]~67_combout ;
wire \exs|alu|Mux15~0_combout ;
wire \exs|alu|Mux15~1_combout ;
wire \exs|alu|Mux14~0_combout ;
wire \exs|alu|Mux14~1_combout ;
wire \exs|alu|Add0~5_combout ;
wire \exs|alu|Mux13~2_combout ;
wire \exs|alu|Add0~8_combout ;
wire \exs|alu|ShiftRight0~4_combout ;
wire \ids|branch_taken~0_combout ;
wire \ids|rs2_data_out~3_combout ;
wire \ifs|Add0~2_combout ;
wire \ssd_IF|Decoder0~1_combout ;
wire \ifs|WideOr8~0_combout ;
wire \ifs|WideOr8~1_combout ;
wire \ifs|WideOr2~0_combout ;
wire \ifs|WideOr2~1_combout ;
wire \ifs|WideOr4~0_combout ;
wire \ifs|WideOr4~1_combout ;
wire \ifs|Decoder0~0_combout ;
wire \clks|clk~combout ;
wire \cd|counter[0]~69_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:base_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:segment_shift_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_1|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:is_buffer_wrapped~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|q~reg0_regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|prev_value~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~0_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \CLOCK_50~combout ;
wire \clks|clk~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \CLOCK_50~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \ifs|Add0~5_combout ;
wire \ifs|Add0~1_combout ;
wire \ifs|pc[0]~8_combout ;
wire \SW[1]~clkctrl_outclk ;
wire \ifs|pc[2]~12_combout ;
wire \ifs|instr~5_combout ;
wire \ifs|Add0~0_combout ;
wire \ifs|pc[0]~9 ;
wire \ifs|pc[1]~11 ;
wire \ifs|pc[2]~13 ;
wire \ifs|pc[3]~15 ;
wire \ifs|pc[4]~17 ;
wire \ifs|pc[5]~18_combout ;
wire \ifs|WideOr18~0_combout ;
wire \ifs|WideOr18~1_combout ;
wire \ifs|Add0~4_combout ;
wire \ifs|pc[3]~14_combout ;
wire \ifs|pc[1]~10_combout ;
wire \ifs|WideOr0~0_combout ;
wire \ifs|WideOr0~1_combout ;
wire \ifs|WideOr0~1clkctrl_outclk ;
wire \ids|branch_taken~combout ;
wire \ifs|Add0~3_combout ;
wire \ifs|pc[5]~19 ;
wire \ifs|pc[6]~21 ;
wire \ifs|pc[7]~22_combout ;
wire \ifs|pc[4]~16_combout ;
wire \ifs|instr~2_combout ;
wire \ifs|WideOr6~0_combout ;
wire \ifs|WideOr6~1_combout ;
wire \ids|Equal1~0_combout ;
wire \ids|rs2_data_out~1_combout ;
wire \ifs|WideOr16~0_combout ;
wire \ifs|WideOr16~1_combout ;
wire \ids|rs2_data_out~4_combout ;
wire \ids|rs2_data_out~2_combout ;
wire \exs|alu|ShiftRight0~0_combout ;
wire \ids|rs2_data_out~5_combout ;
wire \ifs|instr~3_combout ;
wire \ifs|instr~4_combout ;
wire \exs|alu|ShiftLeft0~0_combout ;
wire \ids|alu_cmd~0_combout ;
wire \exs|alu|Mux13~0_combout ;
wire \exs|alu|Mux13~1_combout ;
wire \ids|alu_cmd~1_combout ;
wire \ifs|WideOr12~0_combout ;
wire \ifs|WideOr12~1_combout ;
wire \ids|rs2_data_out~0_combout ;
wire \exs|alu|Add0~0_combout ;
wire \exs|alu|Add0~2_cout ;
wire \exs|alu|Add0~4 ;
wire \exs|alu|Add0~7 ;
wire \exs|alu|Add0~9_combout ;
wire \ids|alu_cmd~2_combout ;
wire \exs|alu|Mux13~3_combout ;
wire \exs|alu|Mux13~4_combout ;
wire \exs|alu|Add0~6_combout ;
wire \exs|alu|Mux14~4_combout ;
wire \exs|alu|Mux14~5_combout ;
wire \exs|alu|Mux14~2_combout ;
wire \exs|alu|Mux14~3_combout ;
wire \exs|alu|Mux14~6_combout ;
wire \exs|alu|Add0~10 ;
wire \exs|alu|Add0~11_combout ;
wire \exs|alu|Mux12~0_combout ;
wire \exs|alu|Mux12~1_combout ;
wire \exs|alu|Mux12~2_combout ;
wire \exs|alu|Mux12~3_combout ;
wire \exs|alu|Mux15~3_combout ;
wire \exs|alu|Mux15~4_combout ;
wire \exs|alu|ShiftRight0~1_combout ;
wire \exs|alu|ShiftRight0~2_combout ;
wire \exs|alu|ShiftRight0~3_combout ;
wire \exs|alu|Mux15~2_combout ;
wire \ssd_alu|res[0]~0_combout ;
wire \ssd_alu|res[1]~1_combout ;
wire \ssd_alu|Decoder0~0_combout ;
wire \ssd_alu|WideOr3~0_combout ;
wire \ssd_alu|WideOr2~0_combout ;
wire \ssd_alu|WideOr1~0_combout ;
wire \ssd_alu|WideOr0~0_combout ;
wire \ssd_op2|res[0]~0_combout ;
wire \ssd_op2|res[1]~1_combout ;
wire \ssd_op2|Decoder0~0_combout ;
wire \ssd_op2|WideOr3~0_combout ;
wire \ssd_op2|WideOr2~0_combout ;
wire \ssd_op2|WideOr1~0_combout ;
wire \ssd_op2|WideOr0~0_combout ;
wire \ssd_op1|res[0]~0_combout ;
wire \ssd_op1|res[1]~1_combout ;
wire \ssd_op1|Decoder0~0_combout ;
wire \ssd_op1|WideOr3~0_combout ;
wire \ssd_op1|WideOr2~0_combout ;
wire \ssd_op1|WideOr1~0_combout ;
wire \ssd_op1|WideOr0~0_combout ;
wire \ssd_cmd|res[0]~0_combout ;
wire \ssd_cmd|res[1]~1_combout ;
wire \ssd_cmd|Decoder0~0_combout ;
wire \ssd_cmd|WideOr3~0_combout ;
wire \ssd_cmd|WideOr2~0_combout ;
wire \ssd_cmd|WideOr1~0_combout ;
wire \ssd_cmd|WideOr0~0_combout ;
wire \ssd_IF|res[0]~0_combout ;
wire \ssd_IF|res[1]~1_combout ;
wire \ssd_IF|Decoder0~0_combout ;
wire \ssd_IF|WideOr3~0_combout ;
wire \ssd_IF|WideOr2~0_combout ;
wire \ssd_IF|WideOr1~0_combout ;
wire \ssd_IF|WideOr0~0_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [0:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [0:0] \auto_signaltap_0|acq_data_in_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_3|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [25:0] \cd|counter ;
wire [7:0] \ifs|pc ;
wire [15:0] \ifs|instr ;
wire [15:0] \ids|rs2_data_out ;
wire [15:0] \ids|rs1_data_out ;
wire [2:0] \ids|alu_cmd ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [8:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \exs|alu|Add0~3 (
// Equation(s):
// \exs|alu|Add0~3_combout  = (\ids|rs1_data_out [0] & ((\exs|alu|Add0~0_combout  & (\exs|alu|Add0~2_cout  & VCC)) # (!\exs|alu|Add0~0_combout  & (!\exs|alu|Add0~2_cout )))) # (!\ids|rs1_data_out [0] & ((\exs|alu|Add0~0_combout  & (!\exs|alu|Add0~2_cout )) # 
// (!\exs|alu|Add0~0_combout  & ((\exs|alu|Add0~2_cout ) # (GND)))))
// \exs|alu|Add0~4  = CARRY((\ids|rs1_data_out [0] & (!\exs|alu|Add0~0_combout  & !\exs|alu|Add0~2_cout )) # (!\ids|rs1_data_out [0] & ((!\exs|alu|Add0~2_cout ) # (!\exs|alu|Add0~0_combout ))))

	.dataa(\ids|rs1_data_out [0]),
	.datab(\exs|alu|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\exs|alu|Add0~2_cout ),
	.combout(\exs|alu|Add0~3_combout ),
	.cout(\exs|alu|Add0~4 ));
// synopsys translate_off
defparam \exs|alu|Add0~3 .lut_mask = 16'h9617;
defparam \exs|alu|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y16_N17
cycloneii_lcell_ff \ifs|pc[6] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|pc[6]~20_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ifs|pc [6]));

// Location: LCFF_X64_Y19_N23
cycloneii_lcell_ff \cd|counter[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[23]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [23]));

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \ifs|pc[6]~20 (
// Equation(s):
// \ifs|pc[6]~20_combout  = ((\ifs|pc [6] $ (\ifs|Add0~3_combout  $ (!\ifs|pc[5]~19 )))) # (GND)
// \ifs|pc[6]~21  = CARRY((\ifs|pc [6] & ((\ifs|Add0~3_combout ) # (!\ifs|pc[5]~19 ))) # (!\ifs|pc [6] & (\ifs|Add0~3_combout  & !\ifs|pc[5]~19 )))

	.dataa(\ifs|pc [6]),
	.datab(\ifs|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ifs|pc[5]~19 ),
	.combout(\ifs|pc[6]~20_combout ),
	.cout(\ifs|pc[6]~21 ));
// synopsys translate_off
defparam \ifs|pc[6]~20 .lut_mask = 16'h698E;
defparam \ifs|pc[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N21
cycloneii_lcell_ff \cd|counter[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[22]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [22]));

// Location: LCFF_X64_Y19_N19
cycloneii_lcell_ff \cd|counter[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[21]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [21]));

// Location: LCFF_X64_Y19_N17
cycloneii_lcell_ff \cd|counter[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[20]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [20]));

// Location: LCFF_X64_Y19_N15
cycloneii_lcell_ff \cd|counter[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[19]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [19]));

// Location: LCFF_X64_Y19_N13
cycloneii_lcell_ff \cd|counter[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[18]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [18]));

// Location: LCFF_X64_Y19_N11
cycloneii_lcell_ff \cd|counter[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[17]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [17]));

// Location: LCFF_X64_Y19_N9
cycloneii_lcell_ff \cd|counter[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[16]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [16]));

// Location: LCFF_X64_Y19_N7
cycloneii_lcell_ff \cd|counter[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[15]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [15]));

// Location: LCFF_X64_Y19_N5
cycloneii_lcell_ff \cd|counter[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[14]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [14]));

// Location: LCFF_X64_Y19_N3
cycloneii_lcell_ff \cd|counter[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[13]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [13]));

// Location: LCFF_X64_Y19_N1
cycloneii_lcell_ff \cd|counter[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[12]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [12]));

// Location: LCFF_X64_Y20_N31
cycloneii_lcell_ff \cd|counter[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[11]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [11]));

// Location: LCFF_X64_Y20_N29
cycloneii_lcell_ff \cd|counter[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[10]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [10]));

// Location: LCFF_X64_Y20_N27
cycloneii_lcell_ff \cd|counter[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[9]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [9]));

// Location: LCFF_X64_Y20_N25
cycloneii_lcell_ff \cd|counter[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[8]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [8]));

// Location: LCFF_X64_Y20_N23
cycloneii_lcell_ff \cd|counter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[7]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [7]));

// Location: LCFF_X64_Y20_N21
cycloneii_lcell_ff \cd|counter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[6]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [6]));

// Location: LCFF_X64_Y20_N19
cycloneii_lcell_ff \cd|counter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[5]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [5]));

// Location: LCFF_X64_Y20_N17
cycloneii_lcell_ff \cd|counter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[4]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [4]));

// Location: LCFF_X64_Y20_N15
cycloneii_lcell_ff \cd|counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[3]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [3]));

// Location: LCFF_X64_Y20_N13
cycloneii_lcell_ff \cd|counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[2]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [2]));

// Location: LCFF_X64_Y20_N11
cycloneii_lcell_ff \cd|counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[1]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [1]));

// Location: LCCOMB_X64_Y20_N10
cycloneii_lcell_comb \cd|counter[1]~23 (
// Equation(s):
// \cd|counter[1]~23_combout  = (\cd|counter [1] & (\cd|counter [0] $ (VCC))) # (!\cd|counter [1] & (\cd|counter [0] & VCC))
// \cd|counter[1]~24  = CARRY((\cd|counter [1] & \cd|counter [0]))

	.dataa(\cd|counter [1]),
	.datab(\cd|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|counter[1]~23_combout ),
	.cout(\cd|counter[1]~24 ));
// synopsys translate_off
defparam \cd|counter[1]~23 .lut_mask = 16'h6688;
defparam \cd|counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N12
cycloneii_lcell_comb \cd|counter[2]~25 (
// Equation(s):
// \cd|counter[2]~25_combout  = (\cd|counter [2] & (!\cd|counter[1]~24 )) # (!\cd|counter [2] & ((\cd|counter[1]~24 ) # (GND)))
// \cd|counter[2]~26  = CARRY((!\cd|counter[1]~24 ) # (!\cd|counter [2]))

	.dataa(\cd|counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[1]~24 ),
	.combout(\cd|counter[2]~25_combout ),
	.cout(\cd|counter[2]~26 ));
// synopsys translate_off
defparam \cd|counter[2]~25 .lut_mask = 16'h5A5F;
defparam \cd|counter[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N14
cycloneii_lcell_comb \cd|counter[3]~27 (
// Equation(s):
// \cd|counter[3]~27_combout  = (\cd|counter [3] & (\cd|counter[2]~26  $ (GND))) # (!\cd|counter [3] & (!\cd|counter[2]~26  & VCC))
// \cd|counter[3]~28  = CARRY((\cd|counter [3] & !\cd|counter[2]~26 ))

	.dataa(vcc),
	.datab(\cd|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[2]~26 ),
	.combout(\cd|counter[3]~27_combout ),
	.cout(\cd|counter[3]~28 ));
// synopsys translate_off
defparam \cd|counter[3]~27 .lut_mask = 16'hC30C;
defparam \cd|counter[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N16
cycloneii_lcell_comb \cd|counter[4]~29 (
// Equation(s):
// \cd|counter[4]~29_combout  = (\cd|counter [4] & (!\cd|counter[3]~28 )) # (!\cd|counter [4] & ((\cd|counter[3]~28 ) # (GND)))
// \cd|counter[4]~30  = CARRY((!\cd|counter[3]~28 ) # (!\cd|counter [4]))

	.dataa(\cd|counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[3]~28 ),
	.combout(\cd|counter[4]~29_combout ),
	.cout(\cd|counter[4]~30 ));
// synopsys translate_off
defparam \cd|counter[4]~29 .lut_mask = 16'h5A5F;
defparam \cd|counter[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N18
cycloneii_lcell_comb \cd|counter[5]~31 (
// Equation(s):
// \cd|counter[5]~31_combout  = (\cd|counter [5] & (\cd|counter[4]~30  $ (GND))) # (!\cd|counter [5] & (!\cd|counter[4]~30  & VCC))
// \cd|counter[5]~32  = CARRY((\cd|counter [5] & !\cd|counter[4]~30 ))

	.dataa(vcc),
	.datab(\cd|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[4]~30 ),
	.combout(\cd|counter[5]~31_combout ),
	.cout(\cd|counter[5]~32 ));
// synopsys translate_off
defparam \cd|counter[5]~31 .lut_mask = 16'hC30C;
defparam \cd|counter[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N20
cycloneii_lcell_comb \cd|counter[6]~33 (
// Equation(s):
// \cd|counter[6]~33_combout  = (\cd|counter [6] & (!\cd|counter[5]~32 )) # (!\cd|counter [6] & ((\cd|counter[5]~32 ) # (GND)))
// \cd|counter[6]~34  = CARRY((!\cd|counter[5]~32 ) # (!\cd|counter [6]))

	.dataa(\cd|counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[5]~32 ),
	.combout(\cd|counter[6]~33_combout ),
	.cout(\cd|counter[6]~34 ));
// synopsys translate_off
defparam \cd|counter[6]~33 .lut_mask = 16'h5A5F;
defparam \cd|counter[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N22
cycloneii_lcell_comb \cd|counter[7]~35 (
// Equation(s):
// \cd|counter[7]~35_combout  = (\cd|counter [7] & (\cd|counter[6]~34  $ (GND))) # (!\cd|counter [7] & (!\cd|counter[6]~34  & VCC))
// \cd|counter[7]~36  = CARRY((\cd|counter [7] & !\cd|counter[6]~34 ))

	.dataa(vcc),
	.datab(\cd|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[6]~34 ),
	.combout(\cd|counter[7]~35_combout ),
	.cout(\cd|counter[7]~36 ));
// synopsys translate_off
defparam \cd|counter[7]~35 .lut_mask = 16'hC30C;
defparam \cd|counter[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N24
cycloneii_lcell_comb \cd|counter[8]~37 (
// Equation(s):
// \cd|counter[8]~37_combout  = (\cd|counter [8] & (!\cd|counter[7]~36 )) # (!\cd|counter [8] & ((\cd|counter[7]~36 ) # (GND)))
// \cd|counter[8]~38  = CARRY((!\cd|counter[7]~36 ) # (!\cd|counter [8]))

	.dataa(\cd|counter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[7]~36 ),
	.combout(\cd|counter[8]~37_combout ),
	.cout(\cd|counter[8]~38 ));
// synopsys translate_off
defparam \cd|counter[8]~37 .lut_mask = 16'h5A5F;
defparam \cd|counter[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N26
cycloneii_lcell_comb \cd|counter[9]~39 (
// Equation(s):
// \cd|counter[9]~39_combout  = (\cd|counter [9] & (\cd|counter[8]~38  $ (GND))) # (!\cd|counter [9] & (!\cd|counter[8]~38  & VCC))
// \cd|counter[9]~40  = CARRY((\cd|counter [9] & !\cd|counter[8]~38 ))

	.dataa(vcc),
	.datab(\cd|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[8]~38 ),
	.combout(\cd|counter[9]~39_combout ),
	.cout(\cd|counter[9]~40 ));
// synopsys translate_off
defparam \cd|counter[9]~39 .lut_mask = 16'hC30C;
defparam \cd|counter[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N28
cycloneii_lcell_comb \cd|counter[10]~41 (
// Equation(s):
// \cd|counter[10]~41_combout  = (\cd|counter [10] & (!\cd|counter[9]~40 )) # (!\cd|counter [10] & ((\cd|counter[9]~40 ) # (GND)))
// \cd|counter[10]~42  = CARRY((!\cd|counter[9]~40 ) # (!\cd|counter [10]))

	.dataa(vcc),
	.datab(\cd|counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[9]~40 ),
	.combout(\cd|counter[10]~41_combout ),
	.cout(\cd|counter[10]~42 ));
// synopsys translate_off
defparam \cd|counter[10]~41 .lut_mask = 16'h3C3F;
defparam \cd|counter[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N30
cycloneii_lcell_comb \cd|counter[11]~43 (
// Equation(s):
// \cd|counter[11]~43_combout  = (\cd|counter [11] & (\cd|counter[10]~42  $ (GND))) # (!\cd|counter [11] & (!\cd|counter[10]~42  & VCC))
// \cd|counter[11]~44  = CARRY((\cd|counter [11] & !\cd|counter[10]~42 ))

	.dataa(vcc),
	.datab(\cd|counter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[10]~42 ),
	.combout(\cd|counter[11]~43_combout ),
	.cout(\cd|counter[11]~44 ));
// synopsys translate_off
defparam \cd|counter[11]~43 .lut_mask = 16'hC30C;
defparam \cd|counter[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N0
cycloneii_lcell_comb \cd|counter[12]~45 (
// Equation(s):
// \cd|counter[12]~45_combout  = (\cd|counter [12] & (!\cd|counter[11]~44 )) # (!\cd|counter [12] & ((\cd|counter[11]~44 ) # (GND)))
// \cd|counter[12]~46  = CARRY((!\cd|counter[11]~44 ) # (!\cd|counter [12]))

	.dataa(vcc),
	.datab(\cd|counter [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[11]~44 ),
	.combout(\cd|counter[12]~45_combout ),
	.cout(\cd|counter[12]~46 ));
// synopsys translate_off
defparam \cd|counter[12]~45 .lut_mask = 16'h3C3F;
defparam \cd|counter[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N2
cycloneii_lcell_comb \cd|counter[13]~47 (
// Equation(s):
// \cd|counter[13]~47_combout  = (\cd|counter [13] & (\cd|counter[12]~46  $ (GND))) # (!\cd|counter [13] & (!\cd|counter[12]~46  & VCC))
// \cd|counter[13]~48  = CARRY((\cd|counter [13] & !\cd|counter[12]~46 ))

	.dataa(vcc),
	.datab(\cd|counter [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[12]~46 ),
	.combout(\cd|counter[13]~47_combout ),
	.cout(\cd|counter[13]~48 ));
// synopsys translate_off
defparam \cd|counter[13]~47 .lut_mask = 16'hC30C;
defparam \cd|counter[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N4
cycloneii_lcell_comb \cd|counter[14]~49 (
// Equation(s):
// \cd|counter[14]~49_combout  = (\cd|counter [14] & (!\cd|counter[13]~48 )) # (!\cd|counter [14] & ((\cd|counter[13]~48 ) # (GND)))
// \cd|counter[14]~50  = CARRY((!\cd|counter[13]~48 ) # (!\cd|counter [14]))

	.dataa(vcc),
	.datab(\cd|counter [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[13]~48 ),
	.combout(\cd|counter[14]~49_combout ),
	.cout(\cd|counter[14]~50 ));
// synopsys translate_off
defparam \cd|counter[14]~49 .lut_mask = 16'h3C3F;
defparam \cd|counter[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N6
cycloneii_lcell_comb \cd|counter[15]~51 (
// Equation(s):
// \cd|counter[15]~51_combout  = (\cd|counter [15] & (\cd|counter[14]~50  $ (GND))) # (!\cd|counter [15] & (!\cd|counter[14]~50  & VCC))
// \cd|counter[15]~52  = CARRY((\cd|counter [15] & !\cd|counter[14]~50 ))

	.dataa(\cd|counter [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[14]~50 ),
	.combout(\cd|counter[15]~51_combout ),
	.cout(\cd|counter[15]~52 ));
// synopsys translate_off
defparam \cd|counter[15]~51 .lut_mask = 16'hA50A;
defparam \cd|counter[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N8
cycloneii_lcell_comb \cd|counter[16]~53 (
// Equation(s):
// \cd|counter[16]~53_combout  = (\cd|counter [16] & (!\cd|counter[15]~52 )) # (!\cd|counter [16] & ((\cd|counter[15]~52 ) # (GND)))
// \cd|counter[16]~54  = CARRY((!\cd|counter[15]~52 ) # (!\cd|counter [16]))

	.dataa(vcc),
	.datab(\cd|counter [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[15]~52 ),
	.combout(\cd|counter[16]~53_combout ),
	.cout(\cd|counter[16]~54 ));
// synopsys translate_off
defparam \cd|counter[16]~53 .lut_mask = 16'h3C3F;
defparam \cd|counter[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N10
cycloneii_lcell_comb \cd|counter[17]~55 (
// Equation(s):
// \cd|counter[17]~55_combout  = (\cd|counter [17] & (\cd|counter[16]~54  $ (GND))) # (!\cd|counter [17] & (!\cd|counter[16]~54  & VCC))
// \cd|counter[17]~56  = CARRY((\cd|counter [17] & !\cd|counter[16]~54 ))

	.dataa(\cd|counter [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[16]~54 ),
	.combout(\cd|counter[17]~55_combout ),
	.cout(\cd|counter[17]~56 ));
// synopsys translate_off
defparam \cd|counter[17]~55 .lut_mask = 16'hA50A;
defparam \cd|counter[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N12
cycloneii_lcell_comb \cd|counter[18]~57 (
// Equation(s):
// \cd|counter[18]~57_combout  = (\cd|counter [18] & (!\cd|counter[17]~56 )) # (!\cd|counter [18] & ((\cd|counter[17]~56 ) # (GND)))
// \cd|counter[18]~58  = CARRY((!\cd|counter[17]~56 ) # (!\cd|counter [18]))

	.dataa(\cd|counter [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[17]~56 ),
	.combout(\cd|counter[18]~57_combout ),
	.cout(\cd|counter[18]~58 ));
// synopsys translate_off
defparam \cd|counter[18]~57 .lut_mask = 16'h5A5F;
defparam \cd|counter[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N14
cycloneii_lcell_comb \cd|counter[19]~59 (
// Equation(s):
// \cd|counter[19]~59_combout  = (\cd|counter [19] & (\cd|counter[18]~58  $ (GND))) # (!\cd|counter [19] & (!\cd|counter[18]~58  & VCC))
// \cd|counter[19]~60  = CARRY((\cd|counter [19] & !\cd|counter[18]~58 ))

	.dataa(vcc),
	.datab(\cd|counter [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[18]~58 ),
	.combout(\cd|counter[19]~59_combout ),
	.cout(\cd|counter[19]~60 ));
// synopsys translate_off
defparam \cd|counter[19]~59 .lut_mask = 16'hC30C;
defparam \cd|counter[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N16
cycloneii_lcell_comb \cd|counter[20]~61 (
// Equation(s):
// \cd|counter[20]~61_combout  = (\cd|counter [20] & (!\cd|counter[19]~60 )) # (!\cd|counter [20] & ((\cd|counter[19]~60 ) # (GND)))
// \cd|counter[20]~62  = CARRY((!\cd|counter[19]~60 ) # (!\cd|counter [20]))

	.dataa(\cd|counter [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[19]~60 ),
	.combout(\cd|counter[20]~61_combout ),
	.cout(\cd|counter[20]~62 ));
// synopsys translate_off
defparam \cd|counter[20]~61 .lut_mask = 16'h5A5F;
defparam \cd|counter[20]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N18
cycloneii_lcell_comb \cd|counter[21]~63 (
// Equation(s):
// \cd|counter[21]~63_combout  = (\cd|counter [21] & (\cd|counter[20]~62  $ (GND))) # (!\cd|counter [21] & (!\cd|counter[20]~62  & VCC))
// \cd|counter[21]~64  = CARRY((\cd|counter [21] & !\cd|counter[20]~62 ))

	.dataa(vcc),
	.datab(\cd|counter [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[20]~62 ),
	.combout(\cd|counter[21]~63_combout ),
	.cout(\cd|counter[21]~64 ));
// synopsys translate_off
defparam \cd|counter[21]~63 .lut_mask = 16'hC30C;
defparam \cd|counter[21]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N20
cycloneii_lcell_comb \cd|counter[22]~65 (
// Equation(s):
// \cd|counter[22]~65_combout  = (\cd|counter [22] & (!\cd|counter[21]~64 )) # (!\cd|counter [22] & ((\cd|counter[21]~64 ) # (GND)))
// \cd|counter[22]~66  = CARRY((!\cd|counter[21]~64 ) # (!\cd|counter [22]))

	.dataa(\cd|counter [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cd|counter[21]~64 ),
	.combout(\cd|counter[22]~65_combout ),
	.cout(\cd|counter[22]~66 ));
// synopsys translate_off
defparam \cd|counter[22]~65 .lut_mask = 16'h5A5F;
defparam \cd|counter[22]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N22
cycloneii_lcell_comb \cd|counter[23]~67 (
// Equation(s):
// \cd|counter[23]~67_combout  = \cd|counter[22]~66  $ (!\cd|counter [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cd|counter [23]),
	.cin(\cd|counter[22]~66 ),
	.combout(\cd|counter[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cd|counter[23]~67 .lut_mask = 16'hF00F;
defparam \cd|counter[23]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y16_N7
cycloneii_lcell_ff \ids|rs2_data_out[10] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|rs2_data_out~3_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs2_data_out [10]));

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \exs|alu|Mux15~0 (
// Equation(s):
// \exs|alu|Mux15~0_combout  = (\ids|rs2_data_out [0] & ((\ids|alu_cmd [0]) # (\ids|rs1_data_out [0]))) # (!\ids|rs2_data_out [0] & (\ids|alu_cmd [0] & \ids|rs1_data_out [0]))

	.dataa(\ids|rs2_data_out [0]),
	.datab(\ids|alu_cmd [0]),
	.datac(\ids|rs1_data_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\exs|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux15~0 .lut_mask = 16'hE8E8;
defparam \exs|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \exs|alu|Mux15~1 (
// Equation(s):
// \exs|alu|Mux15~1_combout  = (\ids|alu_cmd [1] & ((\ids|alu_cmd [2]) # ((\exs|alu|Mux15~0_combout )))) # (!\ids|alu_cmd [1] & (!\ids|alu_cmd [2] & (\exs|alu|Add0~3_combout )))

	.dataa(\ids|alu_cmd [1]),
	.datab(\ids|alu_cmd [2]),
	.datac(\exs|alu|Add0~3_combout ),
	.datad(\exs|alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exs|alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux15~1 .lut_mask = 16'hBA98;
defparam \exs|alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \exs|alu|Mux14~0 (
// Equation(s):
// \exs|alu|Mux14~0_combout  = (\ids|alu_cmd [1] & (\ids|rs1_data_out [2])) # (!\ids|alu_cmd [1] & ((\ids|rs1_data_out [0])))

	.dataa(\ids|rs1_data_out [2]),
	.datab(\ids|alu_cmd [1]),
	.datac(vcc),
	.datad(\ids|rs1_data_out [0]),
	.cin(gnd),
	.combout(\exs|alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux14~0 .lut_mask = 16'hBB88;
defparam \exs|alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \exs|alu|Mux14~1 (
// Equation(s):
// \exs|alu|Mux14~1_combout  = (\ids|rs2_data_out [0] & (\exs|alu|Mux14~0_combout  $ (\ids|rs1_data_out [1])))

	.dataa(\ids|rs2_data_out [0]),
	.datab(vcc),
	.datac(\exs|alu|Mux14~0_combout ),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\exs|alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux14~1 .lut_mask = 16'h0AA0;
defparam \exs|alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \exs|alu|Add0~5 (
// Equation(s):
// \exs|alu|Add0~5_combout  = \ids|rs2_data_out [1] $ (\ids|alu_cmd [0])

	.dataa(vcc),
	.datab(\ids|rs2_data_out [1]),
	.datac(vcc),
	.datad(\ids|alu_cmd [0]),
	.cin(gnd),
	.combout(\exs|alu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Add0~5 .lut_mask = 16'h33CC;
defparam \exs|alu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \exs|alu|Mux13~2 (
// Equation(s):
// \exs|alu|Mux13~2_combout  = (\ids|alu_cmd [0] & ((\ids|rs2_data_out [2]) # (\ids|rs1_data_out [2]))) # (!\ids|alu_cmd [0] & (\ids|rs2_data_out [2] & \ids|rs1_data_out [2]))

	.dataa(vcc),
	.datab(\ids|alu_cmd [0]),
	.datac(\ids|rs2_data_out [2]),
	.datad(\ids|rs1_data_out [2]),
	.cin(gnd),
	.combout(\exs|alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux13~2 .lut_mask = 16'hFCC0;
defparam \exs|alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \exs|alu|Add0~8 (
// Equation(s):
// \exs|alu|Add0~8_combout  = \ids|rs2_data_out [2] $ (\ids|alu_cmd [0])

	.dataa(vcc),
	.datab(\ids|rs2_data_out [2]),
	.datac(vcc),
	.datad(\ids|alu_cmd [0]),
	.cin(gnd),
	.combout(\exs|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Add0~8 .lut_mask = 16'h33CC;
defparam \exs|alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \exs|alu|ShiftRight0~4 (
// Equation(s):
// \exs|alu|ShiftRight0~4_combout  = (!\ids|rs2_data_out [0] & (\ids|rs1_data_out [2] & (!\ids|rs2_data_out [1] & \exs|alu|ShiftRight0~0_combout )))

	.dataa(\ids|rs2_data_out [0]),
	.datab(\ids|rs1_data_out [2]),
	.datac(\ids|rs2_data_out [1]),
	.datad(\exs|alu|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\exs|alu|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|ShiftRight0~4 .lut_mask = 16'h0400;
defparam \exs|alu|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \ids|branch_taken~0 (
// Equation(s):
// \ids|branch_taken~0_combout  = (!\ifs|instr [12] & (!\ifs|instr [13] & (!\ifs|instr [7] & !\ifs|instr [6])))

	.dataa(\ifs|instr [12]),
	.datab(\ifs|instr [13]),
	.datac(\ifs|instr [7]),
	.datad(\ifs|instr [6]),
	.cin(gnd),
	.combout(\ids|branch_taken~0_combout ),
	.cout());
// synopsys translate_off
defparam \ids|branch_taken~0 .lut_mask = 16'h0001;
defparam \ids|branch_taken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \ids|rs2_data_out~3 (
// Equation(s):
// \ids|rs2_data_out~3_combout  = (\ifs|instr [0] & \ids|Equal1~0_combout )

	.dataa(vcc),
	.datab(\ifs|instr [0]),
	.datac(\ids|Equal1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ids|rs2_data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ids|rs2_data_out~3 .lut_mask = 16'hC0C0;
defparam \ids|rs2_data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \ifs|Add0~2 (
// Equation(s):
// \ifs|Add0~2_combout  = (\ids|branch_taken~combout  & \ifs|pc [1])

	.dataa(vcc),
	.datab(\ids|branch_taken~combout ),
	.datac(\ifs|pc [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ifs|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|Add0~2 .lut_mask = 16'hC0C0;
defparam \ifs|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \ssd_IF|Decoder0~1 (
// Equation(s):
// \ssd_IF|Decoder0~1_combout  = (!\ifs|pc [3] & !\ifs|pc [2])

	.dataa(vcc),
	.datab(\ifs|pc [3]),
	.datac(\ifs|pc [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ssd_IF|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_IF|Decoder0~1 .lut_mask = 16'h0303;
defparam \ssd_IF|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \ifs|WideOr8~0 (
// Equation(s):
// \ifs|WideOr8~0_combout  = (\ifs|pc [3]) # ((\ifs|pc [0] & ((\ifs|pc [1]) # (\ifs|pc [2]))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ifs|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr8~0 .lut_mask = 16'hFAEA;
defparam \ifs|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \ifs|WideOr8~1 (
// Equation(s):
// \ifs|WideOr8~1_combout  = (\ifs|instr~2_combout  & !\ifs|WideOr8~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ifs|instr~2_combout ),
	.datad(\ifs|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\ifs|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr8~1 .lut_mask = 16'h00F0;
defparam \ifs|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \ifs|WideOr2~0 (
// Equation(s):
// \ifs|WideOr2~0_combout  = (!\ifs|pc [3] & (\ifs|pc [0] & ((\ifs|pc [1]) # (!\ifs|pc [2]))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ifs|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr2~0 .lut_mask = 16'h4050;
defparam \ifs|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \ifs|WideOr2~1 (
// Equation(s):
// \ifs|WideOr2~1_combout  = (\ifs|instr~2_combout  & \ifs|WideOr2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ifs|instr~2_combout ),
	.datad(\ifs|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\ifs|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr2~1 .lut_mask = 16'hF000;
defparam \ifs|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \ifs|WideOr4~0 (
// Equation(s):
// \ifs|WideOr4~0_combout  = (!\ifs|pc [3] & (\ifs|pc [2] $ (((\ifs|pc [1] & \ifs|pc [0])))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ifs|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr4~0 .lut_mask = 16'h1540;
defparam \ifs|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \ifs|WideOr4~1 (
// Equation(s):
// \ifs|WideOr4~1_combout  = (\ifs|instr~2_combout  & \ifs|WideOr4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ifs|instr~2_combout ),
	.datad(\ifs|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\ifs|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr4~1 .lut_mask = 16'hF000;
defparam \ifs|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \ifs|Decoder0~0 (
// Equation(s):
// \ifs|Decoder0~0_combout  = (\ifs|instr~2_combout  & (\ssd_IF|Decoder0~1_combout  & (!\ifs|pc [1] & \ifs|pc [0])))

	.dataa(\ifs|instr~2_combout ),
	.datab(\ssd_IF|Decoder0~1_combout ),
	.datac(\ifs|pc [1]),
	.datad(\ifs|pc [0]),
	.cin(gnd),
	.combout(\ifs|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|Decoder0~0 .lut_mask = 16'h0800;
defparam \ifs|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N24
cycloneii_lcell_comb \clks|clk (
// Equation(s):
// \clks|clk~combout  = LCELL((\SW~combout [0] & (\cd|counter [23])) # (!\SW~combout [0] & ((\KEY~combout [0]))))

	.dataa(vcc),
	.datab(\cd|counter [23]),
	.datac(\SW~combout [0]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\clks|clk~combout ),
	.cout());
// synopsys translate_off
defparam \clks|clk .lut_mask = 16'hCFC0;
defparam \clks|clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y20_N1
cycloneii_lcell_ff \cd|counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cd|counter[0]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cd|counter [0]));

// Location: LCCOMB_X64_Y20_N0
cycloneii_lcell_comb \cd|counter[0]~69 (
// Equation(s):
// \cd|counter[0]~69_combout  = !\cd|counter [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cd|counter [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|counter[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cd|counter[0]~69 .lut_mask = 16'h0F0F;
defparam \cd|counter[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y19_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X19_Y18_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCFF_X19_Y18_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCFF_X18_Y19_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCFF_X18_Y19_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X18_Y19_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCFF_X18_Y19_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCFF_X18_Y19_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X18_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y18_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: LCFF_X22_Y18_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCFF_X22_Y18_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ));

// Location: LCFF_X22_Y18_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ));

// Location: LCFF_X22_Y18_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ));

// Location: LCFF_X20_Y18_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCFF_X19_Y18_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCFF_X20_Y18_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCFF_X19_Y18_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCFF_X21_Y18_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCFF_X19_Y19_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hFC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h00B2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCFF_X22_Y18_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCFF_X22_Y18_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCFF_X22_Y18_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]));

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hF870;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h1300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hFA40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'h020A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h30F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hC0FD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0202;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hF0F4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h8BF2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h00F3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h3B08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X18_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0E0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h4703;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0015;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFEF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hF4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h0A98;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h34E7;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X23_Y19_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X23_Y19_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X23_Y19_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y18_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[6]~regout ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~regout ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|q~reg0_regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_im14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X27_Y19_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X27_Y19_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X27_Y19_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X27_Y19_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X27_Y19_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X27_Y19_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]));

// Location: LCFF_X27_Y19_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]));

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y20_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]));

// Location: LCFF_X27_Y21_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]));

// Location: LCFF_X30_Y20_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]));

// Location: LCFF_X21_Y20_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .lut_mask = 16'hEA40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .lut_mask = 16'h5140;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h00A8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]));

// Location: LCFF_X24_Y20_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ));

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .lut_mask = 16'h0002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .lut_mask = 16'hFFE4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [0]));

// Location: LCFF_X25_Y20_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [0]));

// Location: LCFF_X25_Y20_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ));

// Location: LCFF_X27_Y20_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]));

// Location: LCFF_X18_Y18_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ));

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]));

// Location: LCFF_X27_Y21_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]));

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h00C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]));

// Location: LCFF_X30_Y20_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ));

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]));

// Location: LCFF_X21_Y20_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]));

// Location: LCFF_X21_Y20_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]));

// Location: LCFF_X21_Y20_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]));

// Location: LCFF_X21_Y20_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]));

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'h01AE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'h0E02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~regout ));

// Location: LCFF_X25_Y20_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ));

// Location: LCFF_X23_Y20_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]));

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hC0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ));

// Location: LCFF_X25_Y21_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]));

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'hD0D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ));

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h31EC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]));

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]));

// Location: LCFF_X27_Y21_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]));

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ));

// Location: LCFF_X28_Y21_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ));

// Location: LCFF_X27_Y18_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]));

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 .lut_mask = 16'hFFDF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]));

// Location: LCFF_X29_Y19_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]));

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]));

// Location: LCFF_X25_Y20_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [2]));

// Location: LCFF_X24_Y20_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs [0]));

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:base_address[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:base_address[0]~regout ));

// Location: LCFF_X27_Y20_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]));

// Location: LCFF_X29_Y20_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]));

// Location: LCFF_X27_Y20_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]));

// Location: LCFF_X29_Y20_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]));

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]));

// Location: LCFF_X29_Y20_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]));

// Location: LCFF_X27_Y20_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]));

// Location: LCFF_X29_Y20_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]));

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]));

// Location: LCFF_X29_Y20_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]));

// Location: LCFF_X27_Y20_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]));

// Location: LCFF_X29_Y20_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]));

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ));

// Location: LCFF_X29_Y20_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]));

// Location: LCFF_X27_Y20_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]));

// Location: LCFF_X29_Y20_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]));

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~regout ));

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'hFFFE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'hFFFE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0 .lut_mask = 16'h5040;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done~regout ));

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h0302;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:base_address[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X21_Y20_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 16'h2626;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 16'hC5C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 .lut_mask = 16'hFFEF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'h3CF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = 16'h78F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .lut_mask = 16'h1400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~0 .lut_mask = 16'h0004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0 .lut_mask = 16'hFFAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hFAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~1 .lut_mask = 16'hF0F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~regout ));

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'hFF55;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]));

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hB380;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a [0]));

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]));

// Location: LCFF_X25_Y21_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]));

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h7272;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]));

// Location: LCFF_X27_Y21_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]));

// Location: LCFF_X27_Y21_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]));

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ));

// Location: LCFF_X28_Y21_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ));

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ));

// Location: LCFF_X30_Y20_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:base_address[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]));

// Location: LCFF_X28_Y20_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:segment_shift_var (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:segment_shift_var~regout ));

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:segment_shift_var~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:segment_shift_var~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]));

// Location: LCFF_X30_Y19_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]));

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[0]~regout ));

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h0B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]));

// Location: LCFF_X25_Y18_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [1]));

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:base_address[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hF01E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 .lut_mask = 16'hE0E8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'h02A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 .lut_mask = 16'h5200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h02A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]));

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .lut_mask = 16'h5200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]));

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'h02A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .lut_mask = 16'h5200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]));

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .lut_mask = 16'h5200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~0 .lut_mask = 16'hDDFD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X21_Y20_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'hCD01;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]));

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 .lut_mask = 16'h3020;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'hE4CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_3|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_3|dffs [0]));

// Location: LCFF_X24_Y20_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [2]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [1]));

// Location: LCFF_X24_Y20_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [0]));

// Location: LCFF_X24_Y20_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [2]));

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [0]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~0 .lut_mask = 16'h00BD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_1|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_1|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ));

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_1|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~1 .lut_mask = 16'h4A40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_3|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~2 .lut_mask = 16'hFA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output4a~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]));

// Location: LCFF_X25_Y21_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]));

// Location: LCFF_X27_Y21_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]));

// Location: LCFF_X27_Y21_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]));

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ));

// Location: LCFF_X28_Y21_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ));

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]));

// Location: LCFF_X28_Y20_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:is_buffer_wrapped (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:is_buffer_wrapped~regout ));

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hDCDC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .lut_mask = 16'h0022;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1 .lut_mask = 16'hFF7F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]));

// Location: LCFF_X29_Y19_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]));

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[1]~regout ));

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h0B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]));

// Location: LCFF_X25_Y18_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [0]));

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'hC0E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]));

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [1]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [0]));

// Location: LCFF_X25_Y21_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]));

// Location: LCFF_X25_Y21_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]));

// Location: LCFF_X27_Y21_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]));

// Location: LCFF_X27_Y21_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]));

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ));

// Location: LCFF_X28_Y21_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ));

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]));

// Location: LCFF_X28_Y19_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[0]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[0]~regout ));

// Location: LCFF_X29_Y19_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[2]~regout ));

// Location: LCFF_X29_Y19_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[3]~regout ));

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[4]~regout ));

// Location: LCFF_X29_Y19_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[5]~regout ));

// Location: LCFF_X29_Y19_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[6]~regout ));

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'hFF40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:is_buffer_wrapped~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'hB3B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]));

// Location: LCFF_X30_Y19_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]));

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h0B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]));

// Location: LCFF_X25_Y18_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ));

// Location: LCFF_X22_Y20_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]));

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [1]));

// Location: LCFF_X25_Y21_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]));

// Location: LCFF_X25_Y21_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]));

// Location: LCFF_X27_Y21_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]));

// Location: LCFF_X27_Y21_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]));

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ));

// Location: LCFF_X28_Y21_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ));

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]));

// Location: LCFF_X28_Y19_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~regout ));

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h0B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]));

// Location: LCFF_X30_Y19_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]));

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [2]));

// Location: LCFF_X25_Y18_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ));

// Location: LCFF_X22_Y20_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]));

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h0AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]));

// Location: LCFF_X27_Y21_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]));

// Location: LCFF_X27_Y21_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]));

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ));

// Location: LCFF_X28_Y21_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ));

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]));

// Location: LCFF_X31_Y19_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~regout ));

// Location: LCFF_X30_Y19_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]));

// Location: LCFF_X29_Y19_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]));

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]));

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]));

// Location: LCFF_X23_Y19_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]));

// Location: LCFF_X27_Y21_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]));

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ));

// Location: LCFF_X28_Y21_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ));

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]));

// Location: LCFF_X28_Y19_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~regout ));

// Location: LCFF_X30_Y19_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]));

// Location: LCFF_X29_Y19_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]));

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]));

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]));

// Location: LCFF_X23_Y19_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]));

// Location: LCFF_X24_Y19_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]));

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ));

// Location: LCFF_X28_Y21_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ));

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]));

// Location: LCFF_X31_Y19_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~regout ));

// Location: LCFF_X30_Y19_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]));

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]));

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]));

// Location: LCFF_X23_Y19_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]));

// Location: LCFF_X24_Y19_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]));

// Location: LCCOMB_X23_Y19_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ));

// Location: LCFF_X24_Y19_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ));

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]));

// Location: LCFF_X28_Y19_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~regout ));

// Location: LCFF_X30_Y19_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]));

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]));

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_3|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]));

// Location: LCFF_X23_Y19_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]));

// Location: LCFF_X24_Y19_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]));

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ));

// Location: LCFF_X24_Y19_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ));

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [0]));

// Location: LCFF_X31_Y19_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~regout ));

// Location: LCFF_X30_Y19_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]));

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]));

// Location: LCCOMB_X22_Y20_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]));

// Location: LCFF_X24_Y19_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]));

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ));

// Location: LCFF_X24_Y19_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ));

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [1]));

// Location: LCFF_X30_Y19_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]));

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]));

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]));

// Location: LCFF_X24_Y19_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]));

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ));

// Location: LCFF_X24_Y19_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ));

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [2]));

// Location: LCFF_X30_Y19_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]));

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]));

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h0AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]));

// Location: LCFF_X24_Y19_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]));

// Location: LCCOMB_X23_Y19_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ));

// Location: LCFF_X24_Y19_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ));

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [3]));

// Location: LCFF_X30_Y19_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]));

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]));

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]));

// Location: LCCOMB_X23_Y19_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hFF20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ));

// Location: LCFF_X24_Y19_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ));

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[4]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [4]));

// Location: LCFF_X27_Y19_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]));

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]));

// Location: LCCOMB_X22_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h0AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ));

// Location: LCFF_X24_Y19_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ));

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]));

// Location: LCFF_X27_Y19_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]));

// Location: LCCOMB_X23_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~regout ));

// Location: LCCOMB_X27_Y19_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hBA8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]));

// Location: LCCOMB_X22_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h0AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[6]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]));

// Location: LCFF_X25_Y18_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ));

// Location: LCCOMB_X27_Y19_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hAAFA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0 .lut_mask = 16'hDFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ));

// Location: LCCOMB_X27_Y19_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFFDF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~regout ));

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hAFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|q~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|process_0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|q~reg0_regout ));

// Location: LCFF_X25_Y18_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ));

// Location: LCFF_X25_Y20_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|prev_value (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|prev_value~regout ));

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|prev_value~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|process_0~0 .lut_mask = 16'h0F0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ));

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13 .lut_mask = 16'h3FC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3 .lut_mask = 16'hFA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .lut_mask = 16'h4C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11 .lut_mask = 16'h6A3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 .lut_mask = 16'h0700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 .lut_mask = 16'h0888;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2 .lut_mask = 16'h0088;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .lut_mask = 16'h0AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [0]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hCDF1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datac(\SW~combout [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~3 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \clks|clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clks|clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clks|clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clks|clk~clkctrl .clock_type = "global clock";
defparam \clks|clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:is_buffer_wrapped~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_offset_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \ifs|Add0~5 (
// Equation(s):
// \ifs|Add0~5_combout  = (\ifs|instr [4] & \ids|branch_taken~combout )

	.dataa(\ifs|instr [4]),
	.datab(vcc),
	.datac(\ids|branch_taken~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ifs|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|Add0~5 .lut_mask = 16'hA0A0;
defparam \ifs|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \ifs|Add0~1 (
// Equation(s):
// \ifs|Add0~1_combout  = (\ifs|pc [1] & !\ids|branch_taken~combout )

	.dataa(\ifs|pc [1]),
	.datab(vcc),
	.datac(\ids|branch_taken~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ifs|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|Add0~1 .lut_mask = 16'h0A0A;
defparam \ifs|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \ifs|pc[0]~8 (
// Equation(s):
// \ifs|pc[0]~8_combout  = (\ifs|pc [0] & (\ifs|Add0~0_combout  $ (VCC))) # (!\ifs|pc [0] & (\ifs|Add0~0_combout  & VCC))
// \ifs|pc[0]~9  = CARRY((\ifs|pc [0] & \ifs|Add0~0_combout ))

	.dataa(\ifs|pc [0]),
	.datab(\ifs|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ifs|pc[0]~8_combout ),
	.cout(\ifs|pc[0]~9 ));
// synopsys translate_off
defparam \ifs|pc[0]~8 .lut_mask = 16'h6688;
defparam \ifs|pc[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \SW[1]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SW~combout [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SW[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \SW[1]~clkctrl .clock_type = "global clock";
defparam \SW[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X23_Y16_N5
cycloneii_lcell_ff \ifs|pc[0] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|pc[0]~8_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ifs|pc [0]));

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \ifs|pc[2]~12 (
// Equation(s):
// \ifs|pc[2]~12_combout  = ((\ifs|pc [2] $ (\ifs|Add0~3_combout  $ (!\ifs|pc[1]~11 )))) # (GND)
// \ifs|pc[2]~13  = CARRY((\ifs|pc [2] & ((\ifs|Add0~3_combout ) # (!\ifs|pc[1]~11 ))) # (!\ifs|pc [2] & (\ifs|Add0~3_combout  & !\ifs|pc[1]~11 )))

	.dataa(\ifs|pc [2]),
	.datab(\ifs|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ifs|pc[1]~11 ),
	.combout(\ifs|pc[2]~12_combout ),
	.cout(\ifs|pc[2]~13 ));
// synopsys translate_off
defparam \ifs|pc[2]~12 .lut_mask = 16'h698E;
defparam \ifs|pc[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y16_N9
cycloneii_lcell_ff \ifs|pc[2] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|pc[2]~12_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ifs|pc [2]));

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \ifs|instr~5 (
// Equation(s):
// \ifs|instr~5_combout  = (!\ifs|pc [3] & (\ifs|instr~2_combout  & (\ifs|pc [0] & !\ifs|pc [2])))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|instr~2_combout ),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ifs|instr~5_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|instr~5 .lut_mask = 16'h0040;
defparam \ifs|instr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \ifs|instr[0] (
// Equation(s):
// \ifs|instr [0] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [0]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|instr~5_combout ))

	.dataa(vcc),
	.datab(\ifs|instr~5_combout ),
	.datac(\ifs|instr [0]),
	.datad(\ifs|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\ifs|instr [0]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[0] .lut_mask = 16'hF0CC;
defparam \ifs|instr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \ifs|Add0~0 (
// Equation(s):
// \ifs|Add0~0_combout  = (\ifs|instr [0]) # (!\ids|branch_taken~combout )

	.dataa(vcc),
	.datab(\ids|branch_taken~combout ),
	.datac(\ifs|instr [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ifs|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|Add0~0 .lut_mask = 16'hF3F3;
defparam \ifs|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \ifs|pc[1]~10 (
// Equation(s):
// \ifs|pc[1]~10_combout  = (\ifs|Add0~2_combout  & ((\ifs|Add0~1_combout  & (\ifs|pc[0]~9  & VCC)) # (!\ifs|Add0~1_combout  & (!\ifs|pc[0]~9 )))) # (!\ifs|Add0~2_combout  & ((\ifs|Add0~1_combout  & (!\ifs|pc[0]~9 )) # (!\ifs|Add0~1_combout  & ((\ifs|pc[0]~9 
// ) # (GND)))))
// \ifs|pc[1]~11  = CARRY((\ifs|Add0~2_combout  & (!\ifs|Add0~1_combout  & !\ifs|pc[0]~9 )) # (!\ifs|Add0~2_combout  & ((!\ifs|pc[0]~9 ) # (!\ifs|Add0~1_combout ))))

	.dataa(\ifs|Add0~2_combout ),
	.datab(\ifs|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ifs|pc[0]~9 ),
	.combout(\ifs|pc[1]~10_combout ),
	.cout(\ifs|pc[1]~11 ));
// synopsys translate_off
defparam \ifs|pc[1]~10 .lut_mask = 16'h9617;
defparam \ifs|pc[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \ifs|pc[3]~14 (
// Equation(s):
// \ifs|pc[3]~14_combout  = (\ifs|pc [3] & ((\ifs|Add0~4_combout  & (\ifs|pc[2]~13  & VCC)) # (!\ifs|Add0~4_combout  & (!\ifs|pc[2]~13 )))) # (!\ifs|pc [3] & ((\ifs|Add0~4_combout  & (!\ifs|pc[2]~13 )) # (!\ifs|Add0~4_combout  & ((\ifs|pc[2]~13 ) # (GND)))))
// \ifs|pc[3]~15  = CARRY((\ifs|pc [3] & (!\ifs|Add0~4_combout  & !\ifs|pc[2]~13 )) # (!\ifs|pc [3] & ((!\ifs|pc[2]~13 ) # (!\ifs|Add0~4_combout ))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ifs|pc[2]~13 ),
	.combout(\ifs|pc[3]~14_combout ),
	.cout(\ifs|pc[3]~15 ));
// synopsys translate_off
defparam \ifs|pc[3]~14 .lut_mask = 16'h9617;
defparam \ifs|pc[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \ifs|pc[4]~16 (
// Equation(s):
// \ifs|pc[4]~16_combout  = ((\ifs|pc [4] $ (\ifs|Add0~5_combout  $ (!\ifs|pc[3]~15 )))) # (GND)
// \ifs|pc[4]~17  = CARRY((\ifs|pc [4] & ((\ifs|Add0~5_combout ) # (!\ifs|pc[3]~15 ))) # (!\ifs|pc [4] & (\ifs|Add0~5_combout  & !\ifs|pc[3]~15 )))

	.dataa(\ifs|pc [4]),
	.datab(\ifs|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ifs|pc[3]~15 ),
	.combout(\ifs|pc[4]~16_combout ),
	.cout(\ifs|pc[4]~17 ));
// synopsys translate_off
defparam \ifs|pc[4]~16 .lut_mask = 16'h698E;
defparam \ifs|pc[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \ifs|pc[5]~18 (
// Equation(s):
// \ifs|pc[5]~18_combout  = (\ifs|pc [5] & ((\ifs|Add0~3_combout  & (\ifs|pc[4]~17  & VCC)) # (!\ifs|Add0~3_combout  & (!\ifs|pc[4]~17 )))) # (!\ifs|pc [5] & ((\ifs|Add0~3_combout  & (!\ifs|pc[4]~17 )) # (!\ifs|Add0~3_combout  & ((\ifs|pc[4]~17 ) # (GND)))))
// \ifs|pc[5]~19  = CARRY((\ifs|pc [5] & (!\ifs|Add0~3_combout  & !\ifs|pc[4]~17 )) # (!\ifs|pc [5] & ((!\ifs|pc[4]~17 ) # (!\ifs|Add0~3_combout ))))

	.dataa(\ifs|pc [5]),
	.datab(\ifs|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ifs|pc[4]~17 ),
	.combout(\ifs|pc[5]~18_combout ),
	.cout(\ifs|pc[5]~19 ));
// synopsys translate_off
defparam \ifs|pc[5]~18 .lut_mask = 16'h9617;
defparam \ifs|pc[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y16_N15
cycloneii_lcell_ff \ifs|pc[5] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|pc[5]~18_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ifs|pc [5]));

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \ifs|WideOr18~0 (
// Equation(s):
// \ifs|WideOr18~0_combout  = (!\ifs|pc [4] & (!\ifs|pc [3] & ((\ifs|pc [2]) # (\ifs|pc [0]))))

	.dataa(\ifs|pc [4]),
	.datab(\ifs|pc [3]),
	.datac(\ifs|pc [2]),
	.datad(\ifs|pc [0]),
	.cin(gnd),
	.combout(\ifs|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr18~0 .lut_mask = 16'h1110;
defparam \ifs|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \ifs|WideOr18~1 (
// Equation(s):
// \ifs|WideOr18~1_combout  = (!\ifs|pc [6] & (!\ifs|pc [7] & (!\ifs|pc [5] & \ifs|WideOr18~0_combout )))

	.dataa(\ifs|pc [6]),
	.datab(\ifs|pc [7]),
	.datac(\ifs|pc [5]),
	.datad(\ifs|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\ifs|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr18~1 .lut_mask = 16'h0100;
defparam \ifs|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \ifs|instr[3] (
// Equation(s):
// \ifs|instr [3] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [3]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|WideOr18~1_combout ))

	.dataa(vcc),
	.datab(\ifs|WideOr18~1_combout ),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [3]),
	.cin(gnd),
	.combout(\ifs|instr [3]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[3] .lut_mask = 16'hFC0C;
defparam \ifs|instr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \ifs|Add0~4 (
// Equation(s):
// \ifs|Add0~4_combout  = (\ifs|instr [3] & \ids|branch_taken~combout )

	.dataa(vcc),
	.datab(\ifs|instr [3]),
	.datac(\ids|branch_taken~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ifs|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|Add0~4 .lut_mask = 16'hC0C0;
defparam \ifs|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N11
cycloneii_lcell_ff \ifs|pc[3] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|pc[3]~14_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ifs|pc [3]));

// Location: LCFF_X23_Y16_N7
cycloneii_lcell_ff \ifs|pc[1] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|pc[1]~10_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ifs|pc [1]));

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \ifs|WideOr0~0 (
// Equation(s):
// \ifs|WideOr0~0_combout  = (\ifs|pc [4]) # ((\ifs|pc [3] & ((\ifs|pc [2]) # (\ifs|pc [1]))))

	.dataa(\ifs|pc [4]),
	.datab(\ifs|pc [3]),
	.datac(\ifs|pc [2]),
	.datad(\ifs|pc [1]),
	.cin(gnd),
	.combout(\ifs|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr0~0 .lut_mask = 16'hEEEA;
defparam \ifs|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \ifs|WideOr0~1 (
// Equation(s):
// \ifs|WideOr0~1_combout  = (\ifs|pc [6]) # ((\ifs|WideOr0~0_combout ) # ((\ifs|pc [5]) # (\ifs|pc [7])))

	.dataa(\ifs|pc [6]),
	.datab(\ifs|WideOr0~0_combout ),
	.datac(\ifs|pc [5]),
	.datad(\ifs|pc [7]),
	.cin(gnd),
	.combout(\ifs|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \ifs|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \ifs|WideOr0~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ifs|WideOr0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ifs|WideOr0~1clkctrl_outclk ));
// synopsys translate_off
defparam \ifs|WideOr0~1clkctrl .clock_type = "global clock";
defparam \ifs|WideOr0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \ifs|instr[14] (
// Equation(s):
// \ifs|instr [14] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [14]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|WideOr4~1_combout ))

	.dataa(\ifs|WideOr4~1_combout ),
	.datab(vcc),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [14]),
	.cin(gnd),
	.combout(\ifs|instr [14]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[14] .lut_mask = 16'hFA0A;
defparam \ifs|instr[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneii_lcell_comb \ifs|instr[8] (
// Equation(s):
// \ifs|instr [8] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [8]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|Decoder0~0_combout ))

	.dataa(\ifs|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [8]),
	.cin(gnd),
	.combout(\ifs|instr [8]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[8] .lut_mask = 16'hFA0A;
defparam \ifs|instr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \ifs|instr[15] (
// Equation(s):
// \ifs|instr [15] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [15]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|WideOr2~1_combout ))

	.dataa(\ifs|WideOr2~1_combout ),
	.datab(vcc),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [15]),
	.cin(gnd),
	.combout(\ifs|instr [15]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[15] .lut_mask = 16'hFA0A;
defparam \ifs|instr[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \ids|branch_taken (
// Equation(s):
// \ids|branch_taken~combout  = (\ids|branch_taken~0_combout  & (\ifs|instr [14] & (!\ifs|instr [8] & \ifs|instr [15])))

	.dataa(\ids|branch_taken~0_combout ),
	.datab(\ifs|instr [14]),
	.datac(\ifs|instr [8]),
	.datad(\ifs|instr [15]),
	.cin(gnd),
	.combout(\ids|branch_taken~combout ),
	.cout());
// synopsys translate_off
defparam \ids|branch_taken .lut_mask = 16'h0800;
defparam \ids|branch_taken .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \ifs|Add0~3 (
// Equation(s):
// \ifs|Add0~3_combout  = (\ids|branch_taken~combout  & \ifs|instr [0])

	.dataa(vcc),
	.datab(\ids|branch_taken~combout ),
	.datac(\ifs|instr [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ifs|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|Add0~3 .lut_mask = 16'hC0C0;
defparam \ifs|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \ifs|pc[7]~22 (
// Equation(s):
// \ifs|pc[7]~22_combout  = \ifs|pc [7] $ (\ifs|pc[6]~21  $ (\ifs|Add0~3_combout ))

	.dataa(vcc),
	.datab(\ifs|pc [7]),
	.datac(vcc),
	.datad(\ifs|Add0~3_combout ),
	.cin(\ifs|pc[6]~21 ),
	.combout(\ifs|pc[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|pc[7]~22 .lut_mask = 16'hC33C;
defparam \ifs|pc[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y16_N19
cycloneii_lcell_ff \ifs|pc[7] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|pc[7]~22_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ifs|pc [7]));

// Location: LCFF_X23_Y16_N13
cycloneii_lcell_ff \ifs|pc[4] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|pc[4]~16_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ifs|pc [4]));

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \ifs|instr~2 (
// Equation(s):
// \ifs|instr~2_combout  = (!\ifs|pc [6] & (!\ifs|pc [7] & (!\ifs|pc [5] & !\ifs|pc [4])))

	.dataa(\ifs|pc [6]),
	.datab(\ifs|pc [7]),
	.datac(\ifs|pc [5]),
	.datad(\ifs|pc [4]),
	.cin(gnd),
	.combout(\ifs|instr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|instr~2 .lut_mask = 16'h0001;
defparam \ifs|instr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \ifs|WideOr6~0 (
// Equation(s):
// \ifs|WideOr6~0_combout  = (!\ifs|pc [3] & ((\ifs|pc [1] & (!\ifs|pc [0])) # (!\ifs|pc [1] & (\ifs|pc [0] & \ifs|pc [2]))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ifs|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr6~0 .lut_mask = 16'h1404;
defparam \ifs|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \ifs|WideOr6~1 (
// Equation(s):
// \ifs|WideOr6~1_combout  = (\ifs|instr~2_combout  & \ifs|WideOr6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ifs|instr~2_combout ),
	.datad(\ifs|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ifs|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr6~1 .lut_mask = 16'hF000;
defparam \ifs|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \ifs|instr[13] (
// Equation(s):
// \ifs|instr [13] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [13]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|WideOr6~1_combout ))

	.dataa(vcc),
	.datab(\ifs|WideOr6~1_combout ),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [13]),
	.cin(gnd),
	.combout(\ifs|instr [13]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[13] .lut_mask = 16'hFC0C;
defparam \ifs|instr[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \ifs|instr[12] (
// Equation(s):
// \ifs|instr [12] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [12]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|WideOr8~1_combout ))

	.dataa(\ifs|WideOr8~1_combout ),
	.datab(vcc),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [12]),
	.cin(gnd),
	.combout(\ifs|instr [12]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[12] .lut_mask = 16'hFA0A;
defparam \ifs|instr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \ids|Equal1~0 (
// Equation(s):
// \ids|Equal1~0_combout  = (\ifs|instr [15] & (!\ifs|instr [13] & (\ifs|instr [12] & !\ifs|instr [14])))

	.dataa(\ifs|instr [15]),
	.datab(\ifs|instr [13]),
	.datac(\ifs|instr [12]),
	.datad(\ifs|instr [14]),
	.cin(gnd),
	.combout(\ids|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ids|Equal1~0 .lut_mask = 16'h0020;
defparam \ids|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \ids|rs2_data_out~1 (
// Equation(s):
// \ids|rs2_data_out~1_combout  = (\ids|Equal1~0_combout  & \ifs|instr [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ids|Equal1~0_combout ),
	.datad(\ifs|instr [3]),
	.cin(gnd),
	.combout(\ids|rs2_data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ids|rs2_data_out~1 .lut_mask = 16'hF000;
defparam \ids|rs2_data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N27
cycloneii_lcell_ff \ids|rs2_data_out[3] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|rs2_data_out~1_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs2_data_out [3]));

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \ifs|WideOr16~0 (
// Equation(s):
// \ifs|WideOr16~0_combout  = (\ifs|pc [3]) # ((\ifs|pc [2]) # ((\ifs|pc [1] & !\ifs|pc [0])))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ifs|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr16~0 .lut_mask = 16'hFFAE;
defparam \ifs|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \ifs|WideOr16~1 (
// Equation(s):
// \ifs|WideOr16~1_combout  = (\ifs|instr~2_combout  & !\ifs|WideOr16~0_combout )

	.dataa(\ifs|instr~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ifs|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\ifs|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr16~1 .lut_mask = 16'h00AA;
defparam \ifs|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \ifs|instr[4] (
// Equation(s):
// \ifs|instr [4] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [4]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|WideOr16~1_combout ))

	.dataa(vcc),
	.datab(\ifs|WideOr16~1_combout ),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [4]),
	.cin(gnd),
	.combout(\ifs|instr [4]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[4] .lut_mask = 16'hFC0C;
defparam \ifs|instr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \ids|rs2_data_out~4 (
// Equation(s):
// \ids|rs2_data_out~4_combout  = (\ids|Equal1~0_combout  & \ifs|instr [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ids|Equal1~0_combout ),
	.datad(\ifs|instr [4]),
	.cin(gnd),
	.combout(\ids|rs2_data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ids|rs2_data_out~4 .lut_mask = 16'hF000;
defparam \ids|rs2_data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N25
cycloneii_lcell_ff \ids|rs2_data_out[4] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|rs2_data_out~4_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs2_data_out [4]));

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \ids|rs2_data_out~2 (
// Equation(s):
// \ids|rs2_data_out~2_combout  = (!\ids|branch_taken~combout  & \ifs|instr [0])

	.dataa(vcc),
	.datab(\ids|branch_taken~combout ),
	.datac(\ifs|instr [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ids|rs2_data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ids|rs2_data_out~2 .lut_mask = 16'h3030;
defparam \ids|rs2_data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N29
cycloneii_lcell_ff \ids|rs2_data_out[2] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|rs2_data_out~2_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs2_data_out [2]));

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \exs|alu|ShiftRight0~0 (
// Equation(s):
// \exs|alu|ShiftRight0~0_combout  = (!\ids|rs2_data_out [10] & (!\ids|rs2_data_out [3] & (!\ids|rs2_data_out [4] & !\ids|rs2_data_out [2])))

	.dataa(\ids|rs2_data_out [10]),
	.datab(\ids|rs2_data_out [3]),
	.datac(\ids|rs2_data_out [4]),
	.datad(\ids|rs2_data_out [2]),
	.cin(gnd),
	.combout(\exs|alu|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|ShiftRight0~0 .lut_mask = 16'h0001;
defparam \exs|alu|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N1
cycloneii_lcell_ff \ids|rs1_data_out[2] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|instr [8]),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs1_data_out [2]));

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \ids|rs2_data_out~5 (
// Equation(s):
// \ids|rs2_data_out~5_combout  = (\ifs|instr [4] & (!\ids|branch_taken~combout  & !\ids|Equal1~0_combout ))

	.dataa(\ifs|instr [4]),
	.datab(\ids|branch_taken~combout ),
	.datac(\ids|Equal1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ids|rs2_data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ids|rs2_data_out~5 .lut_mask = 16'h0202;
defparam \ids|rs2_data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N5
cycloneii_lcell_ff \ids|rs2_data_out[1] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|rs2_data_out~5_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs2_data_out [1]));

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \ifs|instr~3 (
// Equation(s):
// \ifs|instr~3_combout  = (!\ifs|pc [3] & (!\ifs|pc [0] & (\ifs|pc [1] $ (\ifs|pc [2]))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ifs|instr~3_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|instr~3 .lut_mask = 16'h0104;
defparam \ifs|instr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \ifs|instr~4 (
// Equation(s):
// \ifs|instr~4_combout  = (\ifs|instr~2_combout  & \ifs|instr~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ifs|instr~2_combout ),
	.datad(\ifs|instr~3_combout ),
	.cin(gnd),
	.combout(\ifs|instr~4_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|instr~4 .lut_mask = 16'hF000;
defparam \ifs|instr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \ifs|instr[6] (
// Equation(s):
// \ifs|instr [6] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [6]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|instr~4_combout ))

	.dataa(vcc),
	.datab(\ifs|instr~4_combout ),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [6]),
	.cin(gnd),
	.combout(\ifs|instr [6]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[6] .lut_mask = 16'hFC0C;
defparam \ifs|instr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N1
cycloneii_lcell_ff \ids|rs1_data_out[0] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|instr [6]),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs1_data_out [0]));

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \exs|alu|ShiftLeft0~0 (
// Equation(s):
// \exs|alu|ShiftLeft0~0_combout  = (!\ids|rs2_data_out [0] & ((\ids|rs2_data_out [1] & ((\ids|rs1_data_out [0]))) # (!\ids|rs2_data_out [1] & (\ids|rs1_data_out [2]))))

	.dataa(\ids|rs2_data_out [0]),
	.datab(\ids|rs1_data_out [2]),
	.datac(\ids|rs2_data_out [1]),
	.datad(\ids|rs1_data_out [0]),
	.cin(gnd),
	.combout(\exs|alu|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|ShiftLeft0~0 .lut_mask = 16'h5404;
defparam \exs|alu|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \ids|alu_cmd~0 (
// Equation(s):
// \ids|alu_cmd~0_combout  = (!\ifs|instr [12] & (\ifs|instr [15] $ (((\ifs|instr [13]) # (\ifs|instr [14])))))

	.dataa(\ifs|instr [15]),
	.datab(\ifs|instr [13]),
	.datac(\ifs|instr [12]),
	.datad(\ifs|instr [14]),
	.cin(gnd),
	.combout(\ids|alu_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \ids|alu_cmd~0 .lut_mask = 16'h0506;
defparam \ids|alu_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \ids|alu_cmd[0] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|alu_cmd~0_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|alu_cmd [0]));

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \exs|alu|Mux13~0 (
// Equation(s):
// \exs|alu|Mux13~0_combout  = (\exs|alu|ShiftRight0~0_combout  & (\ids|alu_cmd [0] & ((\exs|alu|ShiftRight0~2_combout ) # (\exs|alu|ShiftLeft0~0_combout ))))

	.dataa(\exs|alu|ShiftRight0~2_combout ),
	.datab(\exs|alu|ShiftRight0~0_combout ),
	.datac(\exs|alu|ShiftLeft0~0_combout ),
	.datad(\ids|alu_cmd [0]),
	.cin(gnd),
	.combout(\exs|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux13~0 .lut_mask = 16'hC800;
defparam \exs|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \exs|alu|Mux13~1 (
// Equation(s):
// \exs|alu|Mux13~1_combout  = (\exs|alu|Mux13~0_combout ) # ((!\ids|alu_cmd [0] & (\ids|rs1_data_out [2] $ (\ids|rs2_data_out [2]))))

	.dataa(\ids|rs1_data_out [2]),
	.datab(\exs|alu|Mux13~0_combout ),
	.datac(\ids|rs2_data_out [2]),
	.datad(\ids|alu_cmd [0]),
	.cin(gnd),
	.combout(\exs|alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux13~1 .lut_mask = 16'hCCDE;
defparam \exs|alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \ids|alu_cmd~1 (
// Equation(s):
// \ids|alu_cmd~1_combout  = (\ifs|instr [15] & (!\ifs|instr [13] & (!\ifs|instr [12] & !\ifs|instr [14]))) # (!\ifs|instr [15] & (\ifs|instr [14] & ((\ifs|instr [13]) # (\ifs|instr [12]))))

	.dataa(\ifs|instr [15]),
	.datab(\ifs|instr [13]),
	.datac(\ifs|instr [12]),
	.datad(\ifs|instr [14]),
	.cin(gnd),
	.combout(\ids|alu_cmd~1_combout ),
	.cout());
// synopsys translate_off
defparam \ids|alu_cmd~1 .lut_mask = 16'h5402;
defparam \ids|alu_cmd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N5
cycloneii_lcell_ff \ids|alu_cmd[2] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|alu_cmd~1_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|alu_cmd [2]));

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \ifs|WideOr12~0 (
// Equation(s):
// \ifs|WideOr12~0_combout  = (\ifs|pc [3]) # ((\ifs|pc [1] & ((!\ifs|pc [2]))) # (!\ifs|pc [1] & (!\ifs|pc [0] & \ifs|pc [2])))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ifs|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr12~0 .lut_mask = 16'hABEE;
defparam \ifs|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneii_lcell_comb \ifs|WideOr12~1 (
// Equation(s):
// \ifs|WideOr12~1_combout  = (\ifs|instr~2_combout  & !\ifs|WideOr12~0_combout )

	.dataa(vcc),
	.datab(\ifs|instr~2_combout ),
	.datac(vcc),
	.datad(\ifs|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\ifs|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifs|WideOr12~1 .lut_mask = 16'h00CC;
defparam \ifs|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneii_lcell_comb \ifs|instr[7] (
// Equation(s):
// \ifs|instr [7] = (GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & ((\ifs|instr [7]))) # (!GLOBAL(\ifs|WideOr0~1clkctrl_outclk ) & (\ifs|WideOr12~1_combout ))

	.dataa(vcc),
	.datab(\ifs|WideOr12~1_combout ),
	.datac(\ifs|WideOr0~1clkctrl_outclk ),
	.datad(\ifs|instr [7]),
	.cin(gnd),
	.combout(\ifs|instr [7]),
	.cout());
// synopsys translate_off
defparam \ifs|instr[7] .lut_mask = 16'hFC0C;
defparam \ifs|instr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N11
cycloneii_lcell_ff \ids|rs1_data_out[1] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ifs|instr [7]),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs1_data_out [1]));

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \ids|rs2_data_out~0 (
// Equation(s):
// \ids|rs2_data_out~0_combout  = (!\ids|branch_taken~combout  & ((\ids|Equal1~0_combout  & (\ifs|instr [0])) # (!\ids|Equal1~0_combout  & ((\ifs|instr [3])))))

	.dataa(\ids|Equal1~0_combout ),
	.datab(\ifs|instr [0]),
	.datac(\ids|branch_taken~combout ),
	.datad(\ifs|instr [3]),
	.cin(gnd),
	.combout(\ids|rs2_data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ids|rs2_data_out~0 .lut_mask = 16'h0D08;
defparam \ids|rs2_data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N1
cycloneii_lcell_ff \ids|rs2_data_out[0] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|rs2_data_out~0_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|rs2_data_out [0]));

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \exs|alu|Add0~0 (
// Equation(s):
// \exs|alu|Add0~0_combout  = \ids|rs2_data_out [0] $ (\ids|alu_cmd [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|alu_cmd [0]),
	.cin(gnd),
	.combout(\exs|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Add0~0 .lut_mask = 16'h0FF0;
defparam \exs|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \exs|alu|Add0~2 (
// Equation(s):
// \exs|alu|Add0~2_cout  = CARRY(\ids|alu_cmd [0])

	.dataa(vcc),
	.datab(\ids|alu_cmd [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\exs|alu|Add0~2_cout ));
// synopsys translate_off
defparam \exs|alu|Add0~2 .lut_mask = 16'h00CC;
defparam \exs|alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \exs|alu|Add0~6 (
// Equation(s):
// \exs|alu|Add0~6_combout  = ((\exs|alu|Add0~5_combout  $ (\ids|rs1_data_out [1] $ (!\exs|alu|Add0~4 )))) # (GND)
// \exs|alu|Add0~7  = CARRY((\exs|alu|Add0~5_combout  & ((\ids|rs1_data_out [1]) # (!\exs|alu|Add0~4 ))) # (!\exs|alu|Add0~5_combout  & (\ids|rs1_data_out [1] & !\exs|alu|Add0~4 )))

	.dataa(\exs|alu|Add0~5_combout ),
	.datab(\ids|rs1_data_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\exs|alu|Add0~4 ),
	.combout(\exs|alu|Add0~6_combout ),
	.cout(\exs|alu|Add0~7 ));
// synopsys translate_off
defparam \exs|alu|Add0~6 .lut_mask = 16'h698E;
defparam \exs|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \exs|alu|Add0~9 (
// Equation(s):
// \exs|alu|Add0~9_combout  = (\exs|alu|Add0~8_combout  & ((\ids|rs1_data_out [2] & (\exs|alu|Add0~7  & VCC)) # (!\ids|rs1_data_out [2] & (!\exs|alu|Add0~7 )))) # (!\exs|alu|Add0~8_combout  & ((\ids|rs1_data_out [2] & (!\exs|alu|Add0~7 )) # 
// (!\ids|rs1_data_out [2] & ((\exs|alu|Add0~7 ) # (GND)))))
// \exs|alu|Add0~10  = CARRY((\exs|alu|Add0~8_combout  & (!\ids|rs1_data_out [2] & !\exs|alu|Add0~7 )) # (!\exs|alu|Add0~8_combout  & ((!\exs|alu|Add0~7 ) # (!\ids|rs1_data_out [2]))))

	.dataa(\exs|alu|Add0~8_combout ),
	.datab(\ids|rs1_data_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\exs|alu|Add0~7 ),
	.combout(\exs|alu|Add0~9_combout ),
	.cout(\exs|alu|Add0~10 ));
// synopsys translate_off
defparam \exs|alu|Add0~9 .lut_mask = 16'h9617;
defparam \exs|alu|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \ids|alu_cmd~2 (
// Equation(s):
// \ids|alu_cmd~2_combout  = (\ifs|instr [13] & (!\ifs|instr [15] & (\ifs|instr [12]))) # (!\ifs|instr [13] & (!\ifs|instr [12] & (\ifs|instr [15] $ (\ifs|instr [14]))))

	.dataa(\ifs|instr [15]),
	.datab(\ifs|instr [13]),
	.datac(\ifs|instr [12]),
	.datad(\ifs|instr [14]),
	.cin(gnd),
	.combout(\ids|alu_cmd~2_combout ),
	.cout());
// synopsys translate_off
defparam \ids|alu_cmd~2 .lut_mask = 16'h4142;
defparam \ids|alu_cmd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N23
cycloneii_lcell_ff \ids|alu_cmd[1] (
	.clk(\clks|clk~clkctrl_outclk ),
	.datain(\ids|alu_cmd~2_combout ),
	.sdata(gnd),
	.aclr(\SW[1]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ids|alu_cmd [1]));

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \exs|alu|Mux13~3 (
// Equation(s):
// \exs|alu|Mux13~3_combout  = (\ids|alu_cmd [2] & (((\ids|alu_cmd [1])))) # (!\ids|alu_cmd [2] & ((\ids|alu_cmd [1] & (\exs|alu|Mux13~2_combout )) # (!\ids|alu_cmd [1] & ((\exs|alu|Add0~9_combout )))))

	.dataa(\exs|alu|Mux13~2_combout ),
	.datab(\ids|alu_cmd [2]),
	.datac(\exs|alu|Add0~9_combout ),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\exs|alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux13~3 .lut_mask = 16'hEE30;
defparam \exs|alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \exs|alu|Mux13~4 (
// Equation(s):
// \exs|alu|Mux13~4_combout  = (\ids|alu_cmd [2] & ((\exs|alu|Mux13~3_combout  & (\exs|alu|ShiftRight0~4_combout )) # (!\exs|alu|Mux13~3_combout  & ((\exs|alu|Mux13~1_combout ))))) # (!\ids|alu_cmd [2] & (((\exs|alu|Mux13~3_combout ))))

	.dataa(\exs|alu|ShiftRight0~4_combout ),
	.datab(\exs|alu|Mux13~1_combout ),
	.datac(\ids|alu_cmd [2]),
	.datad(\exs|alu|Mux13~3_combout ),
	.cin(gnd),
	.combout(\exs|alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux13~4 .lut_mask = 16'hAFC0;
defparam \exs|alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \exs|alu|Mux14~4 (
// Equation(s):
// \exs|alu|Mux14~4_combout  = (\ids|alu_cmd [2] & (\ids|rs2_data_out [1])) # (!\ids|alu_cmd [2] & (\ids|alu_cmd [1] & ((\ids|rs2_data_out [1]) # (\ids|alu_cmd [0]))))

	.dataa(\ids|rs2_data_out [1]),
	.datab(\ids|alu_cmd [0]),
	.datac(\ids|alu_cmd [2]),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\exs|alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux14~4 .lut_mask = 16'hAEA0;
defparam \exs|alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \exs|alu|Mux14~5 (
// Equation(s):
// \exs|alu|Mux14~5_combout  = (\exs|alu|Mux14~2_combout  & ((\exs|alu|Mux14~4_combout ))) # (!\exs|alu|Mux14~2_combout  & (\exs|alu|Add0~6_combout  & !\exs|alu|Mux14~4_combout ))

	.dataa(\exs|alu|Mux14~2_combout ),
	.datab(\exs|alu|Add0~6_combout ),
	.datac(\exs|alu|Mux14~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\exs|alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux14~5 .lut_mask = 16'hA4A4;
defparam \exs|alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \exs|alu|Mux14~2 (
// Equation(s):
// \exs|alu|Mux14~2_combout  = (\ids|alu_cmd [2] & (((\ids|alu_cmd [0]) # (\ids|alu_cmd [1])))) # (!\ids|alu_cmd [2] & (\ids|alu_cmd [1] & (\ids|rs2_data_out [1] $ (!\ids|alu_cmd [0]))))

	.dataa(\ids|rs2_data_out [1]),
	.datab(\ids|alu_cmd [0]),
	.datac(\ids|alu_cmd [2]),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\exs|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux14~2 .lut_mask = 16'hF9C0;
defparam \exs|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \exs|alu|Mux14~3 (
// Equation(s):
// \exs|alu|Mux14~3_combout  = (\exs|alu|Mux14~2_combout  & (\exs|alu|ShiftRight0~0_combout  & (\exs|alu|Mux14~1_combout  $ (\ids|rs1_data_out [1])))) # (!\exs|alu|Mux14~2_combout  & (((\ids|rs1_data_out [1]))))

	.dataa(\exs|alu|Mux14~1_combout ),
	.datab(\exs|alu|ShiftRight0~0_combout ),
	.datac(\exs|alu|Mux14~2_combout ),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\exs|alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux14~3 .lut_mask = 16'h4F80;
defparam \exs|alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \exs|alu|Mux14~6 (
// Equation(s):
// \exs|alu|Mux14~6_combout  = (\exs|alu|Mux14~4_combout  & (\ids|alu_cmd [2] $ (((\exs|alu|Mux14~5_combout ) # (\exs|alu|Mux14~3_combout ))))) # (!\exs|alu|Mux14~4_combout  & ((\ids|alu_cmd [2] & ((\exs|alu|Mux14~3_combout ))) # (!\ids|alu_cmd [2] & 
// (\exs|alu|Mux14~5_combout ))))

	.dataa(\exs|alu|Mux14~4_combout ),
	.datab(\exs|alu|Mux14~5_combout ),
	.datac(\ids|alu_cmd [2]),
	.datad(\exs|alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\exs|alu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux14~6 .lut_mask = 16'h5E2C;
defparam \exs|alu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \exs|alu|Add0~11 (
// Equation(s):
// \exs|alu|Add0~11_combout  = \ids|rs2_data_out [3] $ (\exs|alu|Add0~10  $ (!\ids|alu_cmd [0]))

	.dataa(\ids|rs2_data_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ids|alu_cmd [0]),
	.cin(\exs|alu|Add0~10 ),
	.combout(\exs|alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Add0~11 .lut_mask = 16'h5AA5;
defparam \exs|alu|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \exs|alu|Mux12~0 (
// Equation(s):
// \exs|alu|Mux12~0_combout  = (\ids|rs2_data_out [0] & ((\ids|rs2_data_out [1] & ((\ids|rs1_data_out [0]))) # (!\ids|rs2_data_out [1] & (\ids|rs1_data_out [2])))) # (!\ids|rs2_data_out [0] & (((\ids|rs2_data_out [1]))))

	.dataa(\ids|rs2_data_out [0]),
	.datab(\ids|rs1_data_out [2]),
	.datac(\ids|rs2_data_out [1]),
	.datad(\ids|rs1_data_out [0]),
	.cin(gnd),
	.combout(\exs|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux12~0 .lut_mask = 16'hF858;
defparam \exs|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \exs|alu|Mux12~1 (
// Equation(s):
// \exs|alu|Mux12~1_combout  = (\exs|alu|ShiftRight0~0_combout  & (\exs|alu|Mux12~0_combout  & ((\ids|rs2_data_out [0]) # (\ids|rs1_data_out [1]))))

	.dataa(\ids|rs2_data_out [0]),
	.datab(\exs|alu|ShiftRight0~0_combout ),
	.datac(\exs|alu|Mux12~0_combout ),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\exs|alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux12~1 .lut_mask = 16'hC080;
defparam \exs|alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \exs|alu|Mux12~2 (
// Equation(s):
// \exs|alu|Mux12~2_combout  = (\ids|alu_cmd [0] & ((\ids|alu_cmd [1] & (\ids|rs2_data_out [3])) # (!\ids|alu_cmd [1] & ((\exs|alu|Mux12~1_combout ))))) # (!\ids|alu_cmd [0] & (\ids|rs2_data_out [3] & ((!\ids|alu_cmd [1]))))

	.dataa(\ids|rs2_data_out [3]),
	.datab(\ids|alu_cmd [0]),
	.datac(\exs|alu|Mux12~1_combout ),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\exs|alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux12~2 .lut_mask = 16'h88E2;
defparam \exs|alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \exs|alu|Mux12~3 (
// Equation(s):
// \exs|alu|Mux12~3_combout  = (\ids|alu_cmd [1] & (!\ids|alu_cmd [2] & ((\exs|alu|Mux12~2_combout )))) # (!\ids|alu_cmd [1] & ((\ids|alu_cmd [2] & ((\exs|alu|Mux12~2_combout ))) # (!\ids|alu_cmd [2] & (\exs|alu|Add0~11_combout ))))

	.dataa(\ids|alu_cmd [1]),
	.datab(\ids|alu_cmd [2]),
	.datac(\exs|alu|Add0~11_combout ),
	.datad(\exs|alu|Mux12~2_combout ),
	.cin(gnd),
	.combout(\exs|alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux12~3 .lut_mask = 16'h7610;
defparam \exs|alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \exs|alu|Mux15~3 (
// Equation(s):
// \exs|alu|Mux15~3_combout  = ((\exs|alu|ShiftRight0~0_combout  & (!\ids|rs2_data_out [1] & \ids|rs1_data_out [0]))) # (!\ids|alu_cmd [0])

	.dataa(\exs|alu|ShiftRight0~0_combout ),
	.datab(\ids|rs2_data_out [1]),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|alu_cmd [0]),
	.cin(gnd),
	.combout(\exs|alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux15~3 .lut_mask = 16'h20FF;
defparam \exs|alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \exs|alu|Mux15~4 (
// Equation(s):
// \exs|alu|Mux15~4_combout  = (\exs|alu|Mux15~3_combout  & (\ids|rs2_data_out [0] $ (\ids|rs1_data_out [0])))

	.dataa(\ids|rs2_data_out [0]),
	.datab(\exs|alu|Mux15~3_combout ),
	.datac(\ids|rs1_data_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\exs|alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux15~4 .lut_mask = 16'h4848;
defparam \exs|alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \exs|alu|ShiftRight0~1 (
// Equation(s):
// \exs|alu|ShiftRight0~1_combout  = (!\ids|rs2_data_out [0] & ((\ids|rs2_data_out [1] & ((\ids|rs1_data_out [2]))) # (!\ids|rs2_data_out [1] & (\ids|rs1_data_out [0]))))

	.dataa(\ids|rs2_data_out [0]),
	.datab(\ids|rs2_data_out [1]),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|rs1_data_out [2]),
	.cin(gnd),
	.combout(\exs|alu|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|ShiftRight0~1 .lut_mask = 16'h5410;
defparam \exs|alu|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \exs|alu|ShiftRight0~2 (
// Equation(s):
// \exs|alu|ShiftRight0~2_combout  = (!\ids|rs2_data_out [1] & (\ids|rs2_data_out [0] & \ids|rs1_data_out [1]))

	.dataa(vcc),
	.datab(\ids|rs2_data_out [1]),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\exs|alu|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|ShiftRight0~2 .lut_mask = 16'h3000;
defparam \exs|alu|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \exs|alu|ShiftRight0~3 (
// Equation(s):
// \exs|alu|ShiftRight0~3_combout  = (\exs|alu|ShiftRight0~0_combout  & ((\exs|alu|ShiftRight0~1_combout ) # (\exs|alu|ShiftRight0~2_combout )))

	.dataa(vcc),
	.datab(\exs|alu|ShiftRight0~0_combout ),
	.datac(\exs|alu|ShiftRight0~1_combout ),
	.datad(\exs|alu|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\exs|alu|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|ShiftRight0~3 .lut_mask = 16'hCCC0;
defparam \exs|alu|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \exs|alu|Mux15~2 (
// Equation(s):
// \exs|alu|Mux15~2_combout  = (\exs|alu|Mux15~1_combout  & (((\exs|alu|ShiftRight0~3_combout ) # (!\ids|alu_cmd [2])))) # (!\exs|alu|Mux15~1_combout  & (\exs|alu|Mux15~4_combout  & (\ids|alu_cmd [2])))

	.dataa(\exs|alu|Mux15~1_combout ),
	.datab(\exs|alu|Mux15~4_combout ),
	.datac(\ids|alu_cmd [2]),
	.datad(\exs|alu|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\exs|alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \exs|alu|Mux15~2 .lut_mask = 16'hEA4A;
defparam \exs|alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneii_lcell_comb \ssd_alu|res[0]~0 (
// Equation(s):
// \ssd_alu|res[0]~0_combout  = (!\exs|alu|Mux14~6_combout  & (!\exs|alu|Mux12~3_combout  & (\exs|alu|Mux13~4_combout  $ (\exs|alu|Mux15~2_combout ))))

	.dataa(\exs|alu|Mux13~4_combout ),
	.datab(\exs|alu|Mux14~6_combout ),
	.datac(\exs|alu|Mux12~3_combout ),
	.datad(\exs|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ssd_alu|res[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_alu|res[0]~0 .lut_mask = 16'h0102;
defparam \ssd_alu|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneii_lcell_comb \ssd_alu|res[1]~1 (
// Equation(s):
// \ssd_alu|res[1]~1_combout  = (\exs|alu|Mux13~4_combout  & (!\exs|alu|Mux12~3_combout  & (\exs|alu|Mux14~6_combout  $ (\exs|alu|Mux15~2_combout ))))

	.dataa(\exs|alu|Mux13~4_combout ),
	.datab(\exs|alu|Mux14~6_combout ),
	.datac(\exs|alu|Mux12~3_combout ),
	.datad(\exs|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ssd_alu|res[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_alu|res[1]~1 .lut_mask = 16'h0208;
defparam \ssd_alu|res[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneii_lcell_comb \ssd_alu|Decoder0~0 (
// Equation(s):
// \ssd_alu|Decoder0~0_combout  = (!\exs|alu|Mux13~4_combout  & (\exs|alu|Mux14~6_combout  & (!\exs|alu|Mux12~3_combout  & !\exs|alu|Mux15~2_combout )))

	.dataa(\exs|alu|Mux13~4_combout ),
	.datab(\exs|alu|Mux14~6_combout ),
	.datac(\exs|alu|Mux12~3_combout ),
	.datad(\exs|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ssd_alu|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_alu|Decoder0~0 .lut_mask = 16'h0004;
defparam \ssd_alu|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneii_lcell_comb \ssd_alu|WideOr3~0 (
// Equation(s):
// \ssd_alu|WideOr3~0_combout  = (!\exs|alu|Mux12~3_combout  & ((\exs|alu|Mux13~4_combout  & (\exs|alu|Mux14~6_combout  $ (!\exs|alu|Mux15~2_combout ))) # (!\exs|alu|Mux13~4_combout  & (!\exs|alu|Mux14~6_combout  & \exs|alu|Mux15~2_combout ))))

	.dataa(\exs|alu|Mux13~4_combout ),
	.datab(\exs|alu|Mux14~6_combout ),
	.datac(\exs|alu|Mux12~3_combout ),
	.datad(\exs|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ssd_alu|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_alu|WideOr3~0 .lut_mask = 16'h0902;
defparam \ssd_alu|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneii_lcell_comb \ssd_alu|WideOr2~0 (
// Equation(s):
// \ssd_alu|WideOr2~0_combout  = (\exs|alu|Mux14~6_combout  & (((!\exs|alu|Mux12~3_combout  & \exs|alu|Mux15~2_combout )))) # (!\exs|alu|Mux14~6_combout  & ((\exs|alu|Mux13~4_combout  & (!\exs|alu|Mux12~3_combout )) # (!\exs|alu|Mux13~4_combout  & 
// ((\exs|alu|Mux15~2_combout )))))

	.dataa(\exs|alu|Mux13~4_combout ),
	.datab(\exs|alu|Mux14~6_combout ),
	.datac(\exs|alu|Mux12~3_combout ),
	.datad(\exs|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ssd_alu|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_alu|WideOr2~0 .lut_mask = 16'h1F02;
defparam \ssd_alu|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneii_lcell_comb \ssd_alu|WideOr1~0 (
// Equation(s):
// \ssd_alu|WideOr1~0_combout  = (!\exs|alu|Mux12~3_combout  & ((\exs|alu|Mux13~4_combout  & (\exs|alu|Mux14~6_combout  & \exs|alu|Mux15~2_combout )) # (!\exs|alu|Mux13~4_combout  & ((\exs|alu|Mux14~6_combout ) # (\exs|alu|Mux15~2_combout )))))

	.dataa(\exs|alu|Mux13~4_combout ),
	.datab(\exs|alu|Mux14~6_combout ),
	.datac(\exs|alu|Mux12~3_combout ),
	.datad(\exs|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ssd_alu|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_alu|WideOr1~0 .lut_mask = 16'h0D04;
defparam \ssd_alu|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneii_lcell_comb \ssd_alu|WideOr0~0 (
// Equation(s):
// \ssd_alu|WideOr0~0_combout  = (\exs|alu|Mux13~4_combout  & (!\exs|alu|Mux12~3_combout  & ((!\exs|alu|Mux15~2_combout ) # (!\exs|alu|Mux14~6_combout )))) # (!\exs|alu|Mux13~4_combout  & (\exs|alu|Mux14~6_combout  $ ((\exs|alu|Mux12~3_combout ))))

	.dataa(\exs|alu|Mux13~4_combout ),
	.datab(\exs|alu|Mux14~6_combout ),
	.datac(\exs|alu|Mux12~3_combout ),
	.datad(\exs|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ssd_alu|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_alu|WideOr0~0 .lut_mask = 16'h161E;
defparam \ssd_alu|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \ssd_op2|res[0]~0 (
// Equation(s):
// \ssd_op2|res[0]~0_combout  = (!\ids|rs2_data_out [3] & (!\ids|rs2_data_out [1] & (\ids|rs2_data_out [2] $ (\ids|rs2_data_out [0]))))

	.dataa(\ids|rs2_data_out [3]),
	.datab(\ids|rs2_data_out [2]),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|rs2_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op2|res[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op2|res[0]~0 .lut_mask = 16'h0014;
defparam \ssd_op2|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \ssd_op2|res[1]~1 (
// Equation(s):
// \ssd_op2|res[1]~1_combout  = (!\ids|rs2_data_out [3] & (\ids|rs2_data_out [2] & (\ids|rs2_data_out [0] $ (\ids|rs2_data_out [1]))))

	.dataa(\ids|rs2_data_out [3]),
	.datab(\ids|rs2_data_out [2]),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|rs2_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op2|res[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op2|res[1]~1 .lut_mask = 16'h0440;
defparam \ssd_op2|res[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \ssd_op2|Decoder0~0 (
// Equation(s):
// \ssd_op2|Decoder0~0_combout  = (!\ids|rs2_data_out [3] & (!\ids|rs2_data_out [2] & (!\ids|rs2_data_out [0] & \ids|rs2_data_out [1])))

	.dataa(\ids|rs2_data_out [3]),
	.datab(\ids|rs2_data_out [2]),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|rs2_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op2|Decoder0~0 .lut_mask = 16'h0100;
defparam \ssd_op2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneii_lcell_comb \ssd_op2|WideOr3~0 (
// Equation(s):
// \ssd_op2|WideOr3~0_combout  = (!\ids|rs2_data_out [3] & ((\ids|rs2_data_out [2] & (\ids|rs2_data_out [0] $ (!\ids|rs2_data_out [1]))) # (!\ids|rs2_data_out [2] & (\ids|rs2_data_out [0] & !\ids|rs2_data_out [1]))))

	.dataa(\ids|rs2_data_out [3]),
	.datab(\ids|rs2_data_out [2]),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|rs2_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op2|WideOr3~0 .lut_mask = 16'h4014;
defparam \ssd_op2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneii_lcell_comb \ssd_op2|WideOr2~0 (
// Equation(s):
// \ssd_op2|WideOr2~0_combout  = (\ids|rs2_data_out [1] & (!\ids|rs2_data_out [3] & ((\ids|rs2_data_out [0])))) # (!\ids|rs2_data_out [1] & ((\ids|rs2_data_out [2] & (!\ids|rs2_data_out [3])) # (!\ids|rs2_data_out [2] & ((\ids|rs2_data_out [0])))))

	.dataa(\ids|rs2_data_out [3]),
	.datab(\ids|rs2_data_out [2]),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|rs2_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op2|WideOr2~0 .lut_mask = 16'h5074;
defparam \ssd_op2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneii_lcell_comb \ssd_op2|WideOr1~0 (
// Equation(s):
// \ssd_op2|WideOr1~0_combout  = (!\ids|rs2_data_out [3] & ((\ids|rs2_data_out [2] & (\ids|rs2_data_out [0] & \ids|rs2_data_out [1])) # (!\ids|rs2_data_out [2] & ((\ids|rs2_data_out [0]) # (\ids|rs2_data_out [1])))))

	.dataa(\ids|rs2_data_out [3]),
	.datab(\ids|rs2_data_out [2]),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|rs2_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op2|WideOr1~0 .lut_mask = 16'h5110;
defparam \ssd_op2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \ssd_op2|WideOr0~0 (
// Equation(s):
// \ssd_op2|WideOr0~0_combout  = (\ids|rs2_data_out [2] & (!\ids|rs2_data_out [3] & ((!\ids|rs2_data_out [1]) # (!\ids|rs2_data_out [0])))) # (!\ids|rs2_data_out [2] & (\ids|rs2_data_out [3] $ (((\ids|rs2_data_out [1])))))

	.dataa(\ids|rs2_data_out [3]),
	.datab(\ids|rs2_data_out [2]),
	.datac(\ids|rs2_data_out [0]),
	.datad(\ids|rs2_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op2|WideOr0~0 .lut_mask = 16'h1566;
defparam \ssd_op2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneii_lcell_comb \ssd_op1|res[0]~0 (
// Equation(s):
// \ssd_op1|res[0]~0_combout  = (!\ids|rs1_data_out [1] & (\ids|rs1_data_out [2] $ (\ids|rs1_data_out [0])))

	.dataa(\ids|rs1_data_out [2]),
	.datab(vcc),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op1|res[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op1|res[0]~0 .lut_mask = 16'h005A;
defparam \ssd_op1|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneii_lcell_comb \ssd_op1|res[1]~1 (
// Equation(s):
// \ssd_op1|res[1]~1_combout  = (\ids|rs1_data_out [2] & (\ids|rs1_data_out [0] $ (\ids|rs1_data_out [1])))

	.dataa(\ids|rs1_data_out [2]),
	.datab(vcc),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op1|res[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op1|res[1]~1 .lut_mask = 16'h0AA0;
defparam \ssd_op1|res[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneii_lcell_comb \ssd_op1|Decoder0~0 (
// Equation(s):
// \ssd_op1|Decoder0~0_combout  = (!\ids|rs1_data_out [2] & (!\ids|rs1_data_out [0] & \ids|rs1_data_out [1]))

	.dataa(\ids|rs1_data_out [2]),
	.datab(vcc),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op1|Decoder0~0 .lut_mask = 16'h0500;
defparam \ssd_op1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneii_lcell_comb \ssd_op1|WideOr3~0 (
// Equation(s):
// \ssd_op1|WideOr3~0_combout  = (\ids|rs1_data_out [2] & (\ids|rs1_data_out [0] $ (!\ids|rs1_data_out [1]))) # (!\ids|rs1_data_out [2] & (\ids|rs1_data_out [0] & !\ids|rs1_data_out [1]))

	.dataa(\ids|rs1_data_out [2]),
	.datab(vcc),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op1|WideOr3~0 .lut_mask = 16'hA05A;
defparam \ssd_op1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneii_lcell_comb \ssd_op1|WideOr2~0 (
// Equation(s):
// \ssd_op1|WideOr2~0_combout  = (\ids|rs1_data_out [0]) # ((\ids|rs1_data_out [2] & !\ids|rs1_data_out [1]))

	.dataa(\ids|rs1_data_out [2]),
	.datab(vcc),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op1|WideOr2~0 .lut_mask = 16'hF0FA;
defparam \ssd_op1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneii_lcell_comb \ssd_op1|WideOr1~0 (
// Equation(s):
// \ssd_op1|WideOr1~0_combout  = (\ids|rs1_data_out [2] & (\ids|rs1_data_out [0] & \ids|rs1_data_out [1])) # (!\ids|rs1_data_out [2] & ((\ids|rs1_data_out [0]) # (\ids|rs1_data_out [1])))

	.dataa(\ids|rs1_data_out [2]),
	.datab(vcc),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op1|WideOr1~0 .lut_mask = 16'hF550;
defparam \ssd_op1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneii_lcell_comb \ssd_op1|WideOr0~0 (
// Equation(s):
// \ssd_op1|WideOr0~0_combout  = (\ids|rs1_data_out [2] & (\ids|rs1_data_out [0] & \ids|rs1_data_out [1])) # (!\ids|rs1_data_out [2] & ((!\ids|rs1_data_out [1])))

	.dataa(\ids|rs1_data_out [2]),
	.datab(vcc),
	.datac(\ids|rs1_data_out [0]),
	.datad(\ids|rs1_data_out [1]),
	.cin(gnd),
	.combout(\ssd_op1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_op1|WideOr0~0 .lut_mask = 16'hA055;
defparam \ssd_op1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneii_lcell_comb \ssd_cmd|res[0]~0 (
// Equation(s):
// \ssd_cmd|res[0]~0_combout  = (!\ids|alu_cmd [1] & (\ids|alu_cmd [2] $ (\ids|alu_cmd [0])))

	.dataa(\ids|alu_cmd [2]),
	.datab(\ids|alu_cmd [0]),
	.datac(vcc),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\ssd_cmd|res[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_cmd|res[0]~0 .lut_mask = 16'h0066;
defparam \ssd_cmd|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \ssd_cmd|res[1]~1 (
// Equation(s):
// \ssd_cmd|res[1]~1_combout  = (\ids|alu_cmd [2] & (\ids|alu_cmd [0] $ (\ids|alu_cmd [1])))

	.dataa(\ids|alu_cmd [2]),
	.datab(\ids|alu_cmd [0]),
	.datac(vcc),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\ssd_cmd|res[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_cmd|res[1]~1 .lut_mask = 16'h2288;
defparam \ssd_cmd|res[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneii_lcell_comb \ssd_cmd|Decoder0~0 (
// Equation(s):
// \ssd_cmd|Decoder0~0_combout  = (!\ids|alu_cmd [2] & (!\ids|alu_cmd [0] & \ids|alu_cmd [1]))

	.dataa(\ids|alu_cmd [2]),
	.datab(\ids|alu_cmd [0]),
	.datac(vcc),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\ssd_cmd|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_cmd|Decoder0~0 .lut_mask = 16'h1100;
defparam \ssd_cmd|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \ssd_cmd|WideOr3~0 (
// Equation(s):
// \ssd_cmd|WideOr3~0_combout  = (\ids|alu_cmd [2] & (\ids|alu_cmd [0] $ (!\ids|alu_cmd [1]))) # (!\ids|alu_cmd [2] & (\ids|alu_cmd [0] & !\ids|alu_cmd [1]))

	.dataa(\ids|alu_cmd [2]),
	.datab(\ids|alu_cmd [0]),
	.datac(vcc),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\ssd_cmd|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_cmd|WideOr3~0 .lut_mask = 16'h8866;
defparam \ssd_cmd|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneii_lcell_comb \ssd_cmd|WideOr2~0 (
// Equation(s):
// \ssd_cmd|WideOr2~0_combout  = (\ids|alu_cmd [0]) # ((\ids|alu_cmd [2] & !\ids|alu_cmd [1]))

	.dataa(\ids|alu_cmd [2]),
	.datab(\ids|alu_cmd [0]),
	.datac(vcc),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\ssd_cmd|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_cmd|WideOr2~0 .lut_mask = 16'hCCEE;
defparam \ssd_cmd|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \ssd_cmd|WideOr1~0 (
// Equation(s):
// \ssd_cmd|WideOr1~0_combout  = (\ids|alu_cmd [2] & (\ids|alu_cmd [0] & \ids|alu_cmd [1])) # (!\ids|alu_cmd [2] & ((\ids|alu_cmd [0]) # (\ids|alu_cmd [1])))

	.dataa(\ids|alu_cmd [2]),
	.datab(\ids|alu_cmd [0]),
	.datac(vcc),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\ssd_cmd|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_cmd|WideOr1~0 .lut_mask = 16'hDD44;
defparam \ssd_cmd|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneii_lcell_comb \ssd_cmd|WideOr0~0 (
// Equation(s):
// \ssd_cmd|WideOr0~0_combout  = (\ids|alu_cmd [2] & (\ids|alu_cmd [0] & \ids|alu_cmd [1])) # (!\ids|alu_cmd [2] & ((!\ids|alu_cmd [1])))

	.dataa(\ids|alu_cmd [2]),
	.datab(\ids|alu_cmd [0]),
	.datac(vcc),
	.datad(\ids|alu_cmd [1]),
	.cin(gnd),
	.combout(\ssd_cmd|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_cmd|WideOr0~0 .lut_mask = 16'h8855;
defparam \ssd_cmd|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \ssd_IF|res[0]~0 (
// Equation(s):
// \ssd_IF|res[0]~0_combout  = (!\ifs|pc [3] & (!\ifs|pc [1] & (\ifs|pc [0] $ (\ifs|pc [2]))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ssd_IF|res[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_IF|res[0]~0 .lut_mask = 16'h0110;
defparam \ssd_IF|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \ssd_IF|res[1]~1 (
// Equation(s):
// \ssd_IF|res[1]~1_combout  = (!\ifs|pc [3] & (\ifs|pc [2] & (\ifs|pc [1] $ (\ifs|pc [0]))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ssd_IF|res[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_IF|res[1]~1 .lut_mask = 16'h1400;
defparam \ssd_IF|res[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \ssd_IF|Decoder0~0 (
// Equation(s):
// \ssd_IF|Decoder0~0_combout  = (!\ifs|pc [3] & (\ifs|pc [1] & (!\ifs|pc [0] & !\ifs|pc [2])))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ssd_IF|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_IF|Decoder0~0 .lut_mask = 16'h0004;
defparam \ssd_IF|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \ssd_IF|WideOr3~0 (
// Equation(s):
// \ssd_IF|WideOr3~0_combout  = (!\ifs|pc [3] & ((\ifs|pc [1] & (\ifs|pc [0] & \ifs|pc [2])) # (!\ifs|pc [1] & (\ifs|pc [0] $ (\ifs|pc [2])))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ssd_IF|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_IF|WideOr3~0 .lut_mask = 16'h4110;
defparam \ssd_IF|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \ssd_IF|WideOr2~0 (
// Equation(s):
// \ssd_IF|WideOr2~0_combout  = (\ifs|pc [1] & (!\ifs|pc [3] & (\ifs|pc [0]))) # (!\ifs|pc [1] & ((\ifs|pc [2] & (!\ifs|pc [3])) # (!\ifs|pc [2] & ((\ifs|pc [0])))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ssd_IF|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_IF|WideOr2~0 .lut_mask = 16'h5170;
defparam \ssd_IF|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \ssd_IF|WideOr1~0 (
// Equation(s):
// \ssd_IF|WideOr1~0_combout  = (!\ifs|pc [3] & ((\ifs|pc [1] & ((\ifs|pc [0]) # (!\ifs|pc [2]))) # (!\ifs|pc [1] & (\ifs|pc [0] & !\ifs|pc [2]))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ssd_IF|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_IF|WideOr1~0 .lut_mask = 16'h4054;
defparam \ssd_IF|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \ssd_IF|WideOr0~0 (
// Equation(s):
// \ssd_IF|WideOr0~0_combout  = (\ifs|pc [1] & (!\ifs|pc [3] & ((!\ifs|pc [2]) # (!\ifs|pc [0])))) # (!\ifs|pc [1] & (\ifs|pc [3] $ (((\ifs|pc [2])))))

	.dataa(\ifs|pc [3]),
	.datab(\ifs|pc [1]),
	.datac(\ifs|pc [0]),
	.datad(\ifs|pc [2]),
	.cin(gnd),
	.combout(\ssd_IF|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd_IF|WideOr0~0 .lut_mask = 16'h1566;
defparam \ssd_IF|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X19_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCCOMB_X19_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X19_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X19_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G0
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X22_Y19_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X22_Y19_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X22_Y19_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X19_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y19_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y19_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y19_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X20_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .lut_mask = 16'h888F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h047D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hB0D0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .lut_mask = 16'hF8FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 16'hE222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = 16'h8A80;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G1
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X20_Y18_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.sdata(\~QIC_CREATED_GND~I_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]));

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0A00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X21_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X21_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X20_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'hE328;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h08A2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h55FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hFA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X20_Y19_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X20_Y19_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X20_Y19_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h535C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hFF70;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h0575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "none";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .open_drain_output = "true";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "none";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .open_drain_output = "true";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "none";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "none";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .open_drain_output = "true";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "none";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "none";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .open_drain_output = "true";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "none";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "none";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .open_drain_output = "true";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "none";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "none";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .open_drain_output = "true";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "none";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "none";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .open_drain_output = "true";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "none";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "none";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .open_drain_output = "true";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "none";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "none";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .open_drain_output = "true";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "none";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "none";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .open_drain_output = "true";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "none";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "none";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .open_drain_output = "true";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "none";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "none";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .open_drain_output = "true";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "none";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "none";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .open_drain_output = "true";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "none";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "none";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .open_drain_output = "true";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "none";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "none";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .open_drain_output = "true";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "none";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .open_drain_output = "true";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[0]));
// synopsys translate_off
defparam \FL_DQ[0]~I .input_async_reset = "none";
defparam \FL_DQ[0]~I .input_power_up = "low";
defparam \FL_DQ[0]~I .input_register_mode = "none";
defparam \FL_DQ[0]~I .input_sync_reset = "none";
defparam \FL_DQ[0]~I .oe_async_reset = "none";
defparam \FL_DQ[0]~I .oe_power_up = "low";
defparam \FL_DQ[0]~I .oe_register_mode = "none";
defparam \FL_DQ[0]~I .oe_sync_reset = "none";
defparam \FL_DQ[0]~I .open_drain_output = "true";
defparam \FL_DQ[0]~I .operation_mode = "bidir";
defparam \FL_DQ[0]~I .output_async_reset = "none";
defparam \FL_DQ[0]~I .output_power_up = "low";
defparam \FL_DQ[0]~I .output_register_mode = "none";
defparam \FL_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[1]));
// synopsys translate_off
defparam \FL_DQ[1]~I .input_async_reset = "none";
defparam \FL_DQ[1]~I .input_power_up = "low";
defparam \FL_DQ[1]~I .input_register_mode = "none";
defparam \FL_DQ[1]~I .input_sync_reset = "none";
defparam \FL_DQ[1]~I .oe_async_reset = "none";
defparam \FL_DQ[1]~I .oe_power_up = "low";
defparam \FL_DQ[1]~I .oe_register_mode = "none";
defparam \FL_DQ[1]~I .oe_sync_reset = "none";
defparam \FL_DQ[1]~I .open_drain_output = "true";
defparam \FL_DQ[1]~I .operation_mode = "bidir";
defparam \FL_DQ[1]~I .output_async_reset = "none";
defparam \FL_DQ[1]~I .output_power_up = "low";
defparam \FL_DQ[1]~I .output_register_mode = "none";
defparam \FL_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[2]));
// synopsys translate_off
defparam \FL_DQ[2]~I .input_async_reset = "none";
defparam \FL_DQ[2]~I .input_power_up = "low";
defparam \FL_DQ[2]~I .input_register_mode = "none";
defparam \FL_DQ[2]~I .input_sync_reset = "none";
defparam \FL_DQ[2]~I .oe_async_reset = "none";
defparam \FL_DQ[2]~I .oe_power_up = "low";
defparam \FL_DQ[2]~I .oe_register_mode = "none";
defparam \FL_DQ[2]~I .oe_sync_reset = "none";
defparam \FL_DQ[2]~I .open_drain_output = "true";
defparam \FL_DQ[2]~I .operation_mode = "bidir";
defparam \FL_DQ[2]~I .output_async_reset = "none";
defparam \FL_DQ[2]~I .output_power_up = "low";
defparam \FL_DQ[2]~I .output_register_mode = "none";
defparam \FL_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[3]));
// synopsys translate_off
defparam \FL_DQ[3]~I .input_async_reset = "none";
defparam \FL_DQ[3]~I .input_power_up = "low";
defparam \FL_DQ[3]~I .input_register_mode = "none";
defparam \FL_DQ[3]~I .input_sync_reset = "none";
defparam \FL_DQ[3]~I .oe_async_reset = "none";
defparam \FL_DQ[3]~I .oe_power_up = "low";
defparam \FL_DQ[3]~I .oe_register_mode = "none";
defparam \FL_DQ[3]~I .oe_sync_reset = "none";
defparam \FL_DQ[3]~I .open_drain_output = "true";
defparam \FL_DQ[3]~I .operation_mode = "bidir";
defparam \FL_DQ[3]~I .output_async_reset = "none";
defparam \FL_DQ[3]~I .output_power_up = "low";
defparam \FL_DQ[3]~I .output_register_mode = "none";
defparam \FL_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[4]));
// synopsys translate_off
defparam \FL_DQ[4]~I .input_async_reset = "none";
defparam \FL_DQ[4]~I .input_power_up = "low";
defparam \FL_DQ[4]~I .input_register_mode = "none";
defparam \FL_DQ[4]~I .input_sync_reset = "none";
defparam \FL_DQ[4]~I .oe_async_reset = "none";
defparam \FL_DQ[4]~I .oe_power_up = "low";
defparam \FL_DQ[4]~I .oe_register_mode = "none";
defparam \FL_DQ[4]~I .oe_sync_reset = "none";
defparam \FL_DQ[4]~I .open_drain_output = "true";
defparam \FL_DQ[4]~I .operation_mode = "bidir";
defparam \FL_DQ[4]~I .output_async_reset = "none";
defparam \FL_DQ[4]~I .output_power_up = "low";
defparam \FL_DQ[4]~I .output_register_mode = "none";
defparam \FL_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[5]));
// synopsys translate_off
defparam \FL_DQ[5]~I .input_async_reset = "none";
defparam \FL_DQ[5]~I .input_power_up = "low";
defparam \FL_DQ[5]~I .input_register_mode = "none";
defparam \FL_DQ[5]~I .input_sync_reset = "none";
defparam \FL_DQ[5]~I .oe_async_reset = "none";
defparam \FL_DQ[5]~I .oe_power_up = "low";
defparam \FL_DQ[5]~I .oe_register_mode = "none";
defparam \FL_DQ[5]~I .oe_sync_reset = "none";
defparam \FL_DQ[5]~I .open_drain_output = "true";
defparam \FL_DQ[5]~I .operation_mode = "bidir";
defparam \FL_DQ[5]~I .output_async_reset = "none";
defparam \FL_DQ[5]~I .output_power_up = "low";
defparam \FL_DQ[5]~I .output_register_mode = "none";
defparam \FL_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[6]));
// synopsys translate_off
defparam \FL_DQ[6]~I .input_async_reset = "none";
defparam \FL_DQ[6]~I .input_power_up = "low";
defparam \FL_DQ[6]~I .input_register_mode = "none";
defparam \FL_DQ[6]~I .input_sync_reset = "none";
defparam \FL_DQ[6]~I .oe_async_reset = "none";
defparam \FL_DQ[6]~I .oe_power_up = "low";
defparam \FL_DQ[6]~I .oe_register_mode = "none";
defparam \FL_DQ[6]~I .oe_sync_reset = "none";
defparam \FL_DQ[6]~I .open_drain_output = "true";
defparam \FL_DQ[6]~I .operation_mode = "bidir";
defparam \FL_DQ[6]~I .output_async_reset = "none";
defparam \FL_DQ[6]~I .output_power_up = "low";
defparam \FL_DQ[6]~I .output_register_mode = "none";
defparam \FL_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[7]));
// synopsys translate_off
defparam \FL_DQ[7]~I .input_async_reset = "none";
defparam \FL_DQ[7]~I .input_power_up = "low";
defparam \FL_DQ[7]~I .input_register_mode = "none";
defparam \FL_DQ[7]~I .input_sync_reset = "none";
defparam \FL_DQ[7]~I .oe_async_reset = "none";
defparam \FL_DQ[7]~I .oe_power_up = "low";
defparam \FL_DQ[7]~I .oe_register_mode = "none";
defparam \FL_DQ[7]~I .oe_sync_reset = "none";
defparam \FL_DQ[7]~I .open_drain_output = "true";
defparam \FL_DQ[7]~I .operation_mode = "bidir";
defparam \FL_DQ[7]~I .output_async_reset = "none";
defparam \FL_DQ[7]~I .output_power_up = "low";
defparam \FL_DQ[7]~I .output_register_mode = "none";
defparam \FL_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam \SRAM_DQ[0]~I .input_async_reset = "none";
defparam \SRAM_DQ[0]~I .input_power_up = "low";
defparam \SRAM_DQ[0]~I .input_register_mode = "none";
defparam \SRAM_DQ[0]~I .input_sync_reset = "none";
defparam \SRAM_DQ[0]~I .oe_async_reset = "none";
defparam \SRAM_DQ[0]~I .oe_power_up = "low";
defparam \SRAM_DQ[0]~I .oe_register_mode = "none";
defparam \SRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[0]~I .open_drain_output = "true";
defparam \SRAM_DQ[0]~I .operation_mode = "bidir";
defparam \SRAM_DQ[0]~I .output_async_reset = "none";
defparam \SRAM_DQ[0]~I .output_power_up = "low";
defparam \SRAM_DQ[0]~I .output_register_mode = "none";
defparam \SRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam \SRAM_DQ[1]~I .input_async_reset = "none";
defparam \SRAM_DQ[1]~I .input_power_up = "low";
defparam \SRAM_DQ[1]~I .input_register_mode = "none";
defparam \SRAM_DQ[1]~I .input_sync_reset = "none";
defparam \SRAM_DQ[1]~I .oe_async_reset = "none";
defparam \SRAM_DQ[1]~I .oe_power_up = "low";
defparam \SRAM_DQ[1]~I .oe_register_mode = "none";
defparam \SRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[1]~I .open_drain_output = "true";
defparam \SRAM_DQ[1]~I .operation_mode = "bidir";
defparam \SRAM_DQ[1]~I .output_async_reset = "none";
defparam \SRAM_DQ[1]~I .output_power_up = "low";
defparam \SRAM_DQ[1]~I .output_register_mode = "none";
defparam \SRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam \SRAM_DQ[2]~I .input_async_reset = "none";
defparam \SRAM_DQ[2]~I .input_power_up = "low";
defparam \SRAM_DQ[2]~I .input_register_mode = "none";
defparam \SRAM_DQ[2]~I .input_sync_reset = "none";
defparam \SRAM_DQ[2]~I .oe_async_reset = "none";
defparam \SRAM_DQ[2]~I .oe_power_up = "low";
defparam \SRAM_DQ[2]~I .oe_register_mode = "none";
defparam \SRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[2]~I .open_drain_output = "true";
defparam \SRAM_DQ[2]~I .operation_mode = "bidir";
defparam \SRAM_DQ[2]~I .output_async_reset = "none";
defparam \SRAM_DQ[2]~I .output_power_up = "low";
defparam \SRAM_DQ[2]~I .output_register_mode = "none";
defparam \SRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam \SRAM_DQ[3]~I .input_async_reset = "none";
defparam \SRAM_DQ[3]~I .input_power_up = "low";
defparam \SRAM_DQ[3]~I .input_register_mode = "none";
defparam \SRAM_DQ[3]~I .input_sync_reset = "none";
defparam \SRAM_DQ[3]~I .oe_async_reset = "none";
defparam \SRAM_DQ[3]~I .oe_power_up = "low";
defparam \SRAM_DQ[3]~I .oe_register_mode = "none";
defparam \SRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[3]~I .open_drain_output = "true";
defparam \SRAM_DQ[3]~I .operation_mode = "bidir";
defparam \SRAM_DQ[3]~I .output_async_reset = "none";
defparam \SRAM_DQ[3]~I .output_power_up = "low";
defparam \SRAM_DQ[3]~I .output_register_mode = "none";
defparam \SRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam \SRAM_DQ[4]~I .input_async_reset = "none";
defparam \SRAM_DQ[4]~I .input_power_up = "low";
defparam \SRAM_DQ[4]~I .input_register_mode = "none";
defparam \SRAM_DQ[4]~I .input_sync_reset = "none";
defparam \SRAM_DQ[4]~I .oe_async_reset = "none";
defparam \SRAM_DQ[4]~I .oe_power_up = "low";
defparam \SRAM_DQ[4]~I .oe_register_mode = "none";
defparam \SRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[4]~I .open_drain_output = "true";
defparam \SRAM_DQ[4]~I .operation_mode = "bidir";
defparam \SRAM_DQ[4]~I .output_async_reset = "none";
defparam \SRAM_DQ[4]~I .output_power_up = "low";
defparam \SRAM_DQ[4]~I .output_register_mode = "none";
defparam \SRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam \SRAM_DQ[5]~I .input_async_reset = "none";
defparam \SRAM_DQ[5]~I .input_power_up = "low";
defparam \SRAM_DQ[5]~I .input_register_mode = "none";
defparam \SRAM_DQ[5]~I .input_sync_reset = "none";
defparam \SRAM_DQ[5]~I .oe_async_reset = "none";
defparam \SRAM_DQ[5]~I .oe_power_up = "low";
defparam \SRAM_DQ[5]~I .oe_register_mode = "none";
defparam \SRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[5]~I .open_drain_output = "true";
defparam \SRAM_DQ[5]~I .operation_mode = "bidir";
defparam \SRAM_DQ[5]~I .output_async_reset = "none";
defparam \SRAM_DQ[5]~I .output_power_up = "low";
defparam \SRAM_DQ[5]~I .output_register_mode = "none";
defparam \SRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam \SRAM_DQ[6]~I .input_async_reset = "none";
defparam \SRAM_DQ[6]~I .input_power_up = "low";
defparam \SRAM_DQ[6]~I .input_register_mode = "none";
defparam \SRAM_DQ[6]~I .input_sync_reset = "none";
defparam \SRAM_DQ[6]~I .oe_async_reset = "none";
defparam \SRAM_DQ[6]~I .oe_power_up = "low";
defparam \SRAM_DQ[6]~I .oe_register_mode = "none";
defparam \SRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[6]~I .open_drain_output = "true";
defparam \SRAM_DQ[6]~I .operation_mode = "bidir";
defparam \SRAM_DQ[6]~I .output_async_reset = "none";
defparam \SRAM_DQ[6]~I .output_power_up = "low";
defparam \SRAM_DQ[6]~I .output_register_mode = "none";
defparam \SRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam \SRAM_DQ[7]~I .input_async_reset = "none";
defparam \SRAM_DQ[7]~I .input_power_up = "low";
defparam \SRAM_DQ[7]~I .input_register_mode = "none";
defparam \SRAM_DQ[7]~I .input_sync_reset = "none";
defparam \SRAM_DQ[7]~I .oe_async_reset = "none";
defparam \SRAM_DQ[7]~I .oe_power_up = "low";
defparam \SRAM_DQ[7]~I .oe_register_mode = "none";
defparam \SRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[7]~I .open_drain_output = "true";
defparam \SRAM_DQ[7]~I .operation_mode = "bidir";
defparam \SRAM_DQ[7]~I .output_async_reset = "none";
defparam \SRAM_DQ[7]~I .output_power_up = "low";
defparam \SRAM_DQ[7]~I .output_register_mode = "none";
defparam \SRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam \SRAM_DQ[8]~I .input_async_reset = "none";
defparam \SRAM_DQ[8]~I .input_power_up = "low";
defparam \SRAM_DQ[8]~I .input_register_mode = "none";
defparam \SRAM_DQ[8]~I .input_sync_reset = "none";
defparam \SRAM_DQ[8]~I .oe_async_reset = "none";
defparam \SRAM_DQ[8]~I .oe_power_up = "low";
defparam \SRAM_DQ[8]~I .oe_register_mode = "none";
defparam \SRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[8]~I .open_drain_output = "true";
defparam \SRAM_DQ[8]~I .operation_mode = "bidir";
defparam \SRAM_DQ[8]~I .output_async_reset = "none";
defparam \SRAM_DQ[8]~I .output_power_up = "low";
defparam \SRAM_DQ[8]~I .output_register_mode = "none";
defparam \SRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam \SRAM_DQ[9]~I .input_async_reset = "none";
defparam \SRAM_DQ[9]~I .input_power_up = "low";
defparam \SRAM_DQ[9]~I .input_register_mode = "none";
defparam \SRAM_DQ[9]~I .input_sync_reset = "none";
defparam \SRAM_DQ[9]~I .oe_async_reset = "none";
defparam \SRAM_DQ[9]~I .oe_power_up = "low";
defparam \SRAM_DQ[9]~I .oe_register_mode = "none";
defparam \SRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[9]~I .open_drain_output = "true";
defparam \SRAM_DQ[9]~I .operation_mode = "bidir";
defparam \SRAM_DQ[9]~I .output_async_reset = "none";
defparam \SRAM_DQ[9]~I .output_power_up = "low";
defparam \SRAM_DQ[9]~I .output_register_mode = "none";
defparam \SRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam \SRAM_DQ[10]~I .input_async_reset = "none";
defparam \SRAM_DQ[10]~I .input_power_up = "low";
defparam \SRAM_DQ[10]~I .input_register_mode = "none";
defparam \SRAM_DQ[10]~I .input_sync_reset = "none";
defparam \SRAM_DQ[10]~I .oe_async_reset = "none";
defparam \SRAM_DQ[10]~I .oe_power_up = "low";
defparam \SRAM_DQ[10]~I .oe_register_mode = "none";
defparam \SRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[10]~I .open_drain_output = "true";
defparam \SRAM_DQ[10]~I .operation_mode = "bidir";
defparam \SRAM_DQ[10]~I .output_async_reset = "none";
defparam \SRAM_DQ[10]~I .output_power_up = "low";
defparam \SRAM_DQ[10]~I .output_register_mode = "none";
defparam \SRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam \SRAM_DQ[11]~I .input_async_reset = "none";
defparam \SRAM_DQ[11]~I .input_power_up = "low";
defparam \SRAM_DQ[11]~I .input_register_mode = "none";
defparam \SRAM_DQ[11]~I .input_sync_reset = "none";
defparam \SRAM_DQ[11]~I .oe_async_reset = "none";
defparam \SRAM_DQ[11]~I .oe_power_up = "low";
defparam \SRAM_DQ[11]~I .oe_register_mode = "none";
defparam \SRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[11]~I .open_drain_output = "true";
defparam \SRAM_DQ[11]~I .operation_mode = "bidir";
defparam \SRAM_DQ[11]~I .output_async_reset = "none";
defparam \SRAM_DQ[11]~I .output_power_up = "low";
defparam \SRAM_DQ[11]~I .output_register_mode = "none";
defparam \SRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam \SRAM_DQ[12]~I .input_async_reset = "none";
defparam \SRAM_DQ[12]~I .input_power_up = "low";
defparam \SRAM_DQ[12]~I .input_register_mode = "none";
defparam \SRAM_DQ[12]~I .input_sync_reset = "none";
defparam \SRAM_DQ[12]~I .oe_async_reset = "none";
defparam \SRAM_DQ[12]~I .oe_power_up = "low";
defparam \SRAM_DQ[12]~I .oe_register_mode = "none";
defparam \SRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[12]~I .open_drain_output = "true";
defparam \SRAM_DQ[12]~I .operation_mode = "bidir";
defparam \SRAM_DQ[12]~I .output_async_reset = "none";
defparam \SRAM_DQ[12]~I .output_power_up = "low";
defparam \SRAM_DQ[12]~I .output_register_mode = "none";
defparam \SRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam \SRAM_DQ[13]~I .input_async_reset = "none";
defparam \SRAM_DQ[13]~I .input_power_up = "low";
defparam \SRAM_DQ[13]~I .input_register_mode = "none";
defparam \SRAM_DQ[13]~I .input_sync_reset = "none";
defparam \SRAM_DQ[13]~I .oe_async_reset = "none";
defparam \SRAM_DQ[13]~I .oe_power_up = "low";
defparam \SRAM_DQ[13]~I .oe_register_mode = "none";
defparam \SRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[13]~I .open_drain_output = "true";
defparam \SRAM_DQ[13]~I .operation_mode = "bidir";
defparam \SRAM_DQ[13]~I .output_async_reset = "none";
defparam \SRAM_DQ[13]~I .output_power_up = "low";
defparam \SRAM_DQ[13]~I .output_register_mode = "none";
defparam \SRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam \SRAM_DQ[14]~I .input_async_reset = "none";
defparam \SRAM_DQ[14]~I .input_power_up = "low";
defparam \SRAM_DQ[14]~I .input_register_mode = "none";
defparam \SRAM_DQ[14]~I .input_sync_reset = "none";
defparam \SRAM_DQ[14]~I .oe_async_reset = "none";
defparam \SRAM_DQ[14]~I .oe_power_up = "low";
defparam \SRAM_DQ[14]~I .oe_register_mode = "none";
defparam \SRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[14]~I .open_drain_output = "true";
defparam \SRAM_DQ[14]~I .operation_mode = "bidir";
defparam \SRAM_DQ[14]~I .output_async_reset = "none";
defparam \SRAM_DQ[14]~I .output_power_up = "low";
defparam \SRAM_DQ[14]~I .output_register_mode = "none";
defparam \SRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam \SRAM_DQ[15]~I .input_async_reset = "none";
defparam \SRAM_DQ[15]~I .input_power_up = "low";
defparam \SRAM_DQ[15]~I .input_register_mode = "none";
defparam \SRAM_DQ[15]~I .input_sync_reset = "none";
defparam \SRAM_DQ[15]~I .oe_async_reset = "none";
defparam \SRAM_DQ[15]~I .oe_power_up = "low";
defparam \SRAM_DQ[15]~I .oe_register_mode = "none";
defparam \SRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[15]~I .open_drain_output = "true";
defparam \SRAM_DQ[15]~I .operation_mode = "bidir";
defparam \SRAM_DQ[15]~I .output_async_reset = "none";
defparam \SRAM_DQ[15]~I .output_power_up = "low";
defparam \SRAM_DQ[15]~I .output_register_mode = "none";
defparam \SRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[0]));
// synopsys translate_off
defparam \OTG_DATA[0]~I .input_async_reset = "none";
defparam \OTG_DATA[0]~I .input_power_up = "low";
defparam \OTG_DATA[0]~I .input_register_mode = "none";
defparam \OTG_DATA[0]~I .input_sync_reset = "none";
defparam \OTG_DATA[0]~I .oe_async_reset = "none";
defparam \OTG_DATA[0]~I .oe_power_up = "low";
defparam \OTG_DATA[0]~I .oe_register_mode = "none";
defparam \OTG_DATA[0]~I .oe_sync_reset = "none";
defparam \OTG_DATA[0]~I .open_drain_output = "true";
defparam \OTG_DATA[0]~I .operation_mode = "bidir";
defparam \OTG_DATA[0]~I .output_async_reset = "none";
defparam \OTG_DATA[0]~I .output_power_up = "low";
defparam \OTG_DATA[0]~I .output_register_mode = "none";
defparam \OTG_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[1]));
// synopsys translate_off
defparam \OTG_DATA[1]~I .input_async_reset = "none";
defparam \OTG_DATA[1]~I .input_power_up = "low";
defparam \OTG_DATA[1]~I .input_register_mode = "none";
defparam \OTG_DATA[1]~I .input_sync_reset = "none";
defparam \OTG_DATA[1]~I .oe_async_reset = "none";
defparam \OTG_DATA[1]~I .oe_power_up = "low";
defparam \OTG_DATA[1]~I .oe_register_mode = "none";
defparam \OTG_DATA[1]~I .oe_sync_reset = "none";
defparam \OTG_DATA[1]~I .open_drain_output = "true";
defparam \OTG_DATA[1]~I .operation_mode = "bidir";
defparam \OTG_DATA[1]~I .output_async_reset = "none";
defparam \OTG_DATA[1]~I .output_power_up = "low";
defparam \OTG_DATA[1]~I .output_register_mode = "none";
defparam \OTG_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[2]));
// synopsys translate_off
defparam \OTG_DATA[2]~I .input_async_reset = "none";
defparam \OTG_DATA[2]~I .input_power_up = "low";
defparam \OTG_DATA[2]~I .input_register_mode = "none";
defparam \OTG_DATA[2]~I .input_sync_reset = "none";
defparam \OTG_DATA[2]~I .oe_async_reset = "none";
defparam \OTG_DATA[2]~I .oe_power_up = "low";
defparam \OTG_DATA[2]~I .oe_register_mode = "none";
defparam \OTG_DATA[2]~I .oe_sync_reset = "none";
defparam \OTG_DATA[2]~I .open_drain_output = "true";
defparam \OTG_DATA[2]~I .operation_mode = "bidir";
defparam \OTG_DATA[2]~I .output_async_reset = "none";
defparam \OTG_DATA[2]~I .output_power_up = "low";
defparam \OTG_DATA[2]~I .output_register_mode = "none";
defparam \OTG_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[3]));
// synopsys translate_off
defparam \OTG_DATA[3]~I .input_async_reset = "none";
defparam \OTG_DATA[3]~I .input_power_up = "low";
defparam \OTG_DATA[3]~I .input_register_mode = "none";
defparam \OTG_DATA[3]~I .input_sync_reset = "none";
defparam \OTG_DATA[3]~I .oe_async_reset = "none";
defparam \OTG_DATA[3]~I .oe_power_up = "low";
defparam \OTG_DATA[3]~I .oe_register_mode = "none";
defparam \OTG_DATA[3]~I .oe_sync_reset = "none";
defparam \OTG_DATA[3]~I .open_drain_output = "true";
defparam \OTG_DATA[3]~I .operation_mode = "bidir";
defparam \OTG_DATA[3]~I .output_async_reset = "none";
defparam \OTG_DATA[3]~I .output_power_up = "low";
defparam \OTG_DATA[3]~I .output_register_mode = "none";
defparam \OTG_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[4]));
// synopsys translate_off
defparam \OTG_DATA[4]~I .input_async_reset = "none";
defparam \OTG_DATA[4]~I .input_power_up = "low";
defparam \OTG_DATA[4]~I .input_register_mode = "none";
defparam \OTG_DATA[4]~I .input_sync_reset = "none";
defparam \OTG_DATA[4]~I .oe_async_reset = "none";
defparam \OTG_DATA[4]~I .oe_power_up = "low";
defparam \OTG_DATA[4]~I .oe_register_mode = "none";
defparam \OTG_DATA[4]~I .oe_sync_reset = "none";
defparam \OTG_DATA[4]~I .open_drain_output = "true";
defparam \OTG_DATA[4]~I .operation_mode = "bidir";
defparam \OTG_DATA[4]~I .output_async_reset = "none";
defparam \OTG_DATA[4]~I .output_power_up = "low";
defparam \OTG_DATA[4]~I .output_register_mode = "none";
defparam \OTG_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[5]));
// synopsys translate_off
defparam \OTG_DATA[5]~I .input_async_reset = "none";
defparam \OTG_DATA[5]~I .input_power_up = "low";
defparam \OTG_DATA[5]~I .input_register_mode = "none";
defparam \OTG_DATA[5]~I .input_sync_reset = "none";
defparam \OTG_DATA[5]~I .oe_async_reset = "none";
defparam \OTG_DATA[5]~I .oe_power_up = "low";
defparam \OTG_DATA[5]~I .oe_register_mode = "none";
defparam \OTG_DATA[5]~I .oe_sync_reset = "none";
defparam \OTG_DATA[5]~I .open_drain_output = "true";
defparam \OTG_DATA[5]~I .operation_mode = "bidir";
defparam \OTG_DATA[5]~I .output_async_reset = "none";
defparam \OTG_DATA[5]~I .output_power_up = "low";
defparam \OTG_DATA[5]~I .output_register_mode = "none";
defparam \OTG_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[6]));
// synopsys translate_off
defparam \OTG_DATA[6]~I .input_async_reset = "none";
defparam \OTG_DATA[6]~I .input_power_up = "low";
defparam \OTG_DATA[6]~I .input_register_mode = "none";
defparam \OTG_DATA[6]~I .input_sync_reset = "none";
defparam \OTG_DATA[6]~I .oe_async_reset = "none";
defparam \OTG_DATA[6]~I .oe_power_up = "low";
defparam \OTG_DATA[6]~I .oe_register_mode = "none";
defparam \OTG_DATA[6]~I .oe_sync_reset = "none";
defparam \OTG_DATA[6]~I .open_drain_output = "true";
defparam \OTG_DATA[6]~I .operation_mode = "bidir";
defparam \OTG_DATA[6]~I .output_async_reset = "none";
defparam \OTG_DATA[6]~I .output_power_up = "low";
defparam \OTG_DATA[6]~I .output_register_mode = "none";
defparam \OTG_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[7]));
// synopsys translate_off
defparam \OTG_DATA[7]~I .input_async_reset = "none";
defparam \OTG_DATA[7]~I .input_power_up = "low";
defparam \OTG_DATA[7]~I .input_register_mode = "none";
defparam \OTG_DATA[7]~I .input_sync_reset = "none";
defparam \OTG_DATA[7]~I .oe_async_reset = "none";
defparam \OTG_DATA[7]~I .oe_power_up = "low";
defparam \OTG_DATA[7]~I .oe_register_mode = "none";
defparam \OTG_DATA[7]~I .oe_sync_reset = "none";
defparam \OTG_DATA[7]~I .open_drain_output = "true";
defparam \OTG_DATA[7]~I .operation_mode = "bidir";
defparam \OTG_DATA[7]~I .output_async_reset = "none";
defparam \OTG_DATA[7]~I .output_power_up = "low";
defparam \OTG_DATA[7]~I .output_register_mode = "none";
defparam \OTG_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[8]));
// synopsys translate_off
defparam \OTG_DATA[8]~I .input_async_reset = "none";
defparam \OTG_DATA[8]~I .input_power_up = "low";
defparam \OTG_DATA[8]~I .input_register_mode = "none";
defparam \OTG_DATA[8]~I .input_sync_reset = "none";
defparam \OTG_DATA[8]~I .oe_async_reset = "none";
defparam \OTG_DATA[8]~I .oe_power_up = "low";
defparam \OTG_DATA[8]~I .oe_register_mode = "none";
defparam \OTG_DATA[8]~I .oe_sync_reset = "none";
defparam \OTG_DATA[8]~I .open_drain_output = "true";
defparam \OTG_DATA[8]~I .operation_mode = "bidir";
defparam \OTG_DATA[8]~I .output_async_reset = "none";
defparam \OTG_DATA[8]~I .output_power_up = "low";
defparam \OTG_DATA[8]~I .output_register_mode = "none";
defparam \OTG_DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[9]));
// synopsys translate_off
defparam \OTG_DATA[9]~I .input_async_reset = "none";
defparam \OTG_DATA[9]~I .input_power_up = "low";
defparam \OTG_DATA[9]~I .input_register_mode = "none";
defparam \OTG_DATA[9]~I .input_sync_reset = "none";
defparam \OTG_DATA[9]~I .oe_async_reset = "none";
defparam \OTG_DATA[9]~I .oe_power_up = "low";
defparam \OTG_DATA[9]~I .oe_register_mode = "none";
defparam \OTG_DATA[9]~I .oe_sync_reset = "none";
defparam \OTG_DATA[9]~I .open_drain_output = "true";
defparam \OTG_DATA[9]~I .operation_mode = "bidir";
defparam \OTG_DATA[9]~I .output_async_reset = "none";
defparam \OTG_DATA[9]~I .output_power_up = "low";
defparam \OTG_DATA[9]~I .output_register_mode = "none";
defparam \OTG_DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[10]));
// synopsys translate_off
defparam \OTG_DATA[10]~I .input_async_reset = "none";
defparam \OTG_DATA[10]~I .input_power_up = "low";
defparam \OTG_DATA[10]~I .input_register_mode = "none";
defparam \OTG_DATA[10]~I .input_sync_reset = "none";
defparam \OTG_DATA[10]~I .oe_async_reset = "none";
defparam \OTG_DATA[10]~I .oe_power_up = "low";
defparam \OTG_DATA[10]~I .oe_register_mode = "none";
defparam \OTG_DATA[10]~I .oe_sync_reset = "none";
defparam \OTG_DATA[10]~I .open_drain_output = "true";
defparam \OTG_DATA[10]~I .operation_mode = "bidir";
defparam \OTG_DATA[10]~I .output_async_reset = "none";
defparam \OTG_DATA[10]~I .output_power_up = "low";
defparam \OTG_DATA[10]~I .output_register_mode = "none";
defparam \OTG_DATA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[11]));
// synopsys translate_off
defparam \OTG_DATA[11]~I .input_async_reset = "none";
defparam \OTG_DATA[11]~I .input_power_up = "low";
defparam \OTG_DATA[11]~I .input_register_mode = "none";
defparam \OTG_DATA[11]~I .input_sync_reset = "none";
defparam \OTG_DATA[11]~I .oe_async_reset = "none";
defparam \OTG_DATA[11]~I .oe_power_up = "low";
defparam \OTG_DATA[11]~I .oe_register_mode = "none";
defparam \OTG_DATA[11]~I .oe_sync_reset = "none";
defparam \OTG_DATA[11]~I .open_drain_output = "true";
defparam \OTG_DATA[11]~I .operation_mode = "bidir";
defparam \OTG_DATA[11]~I .output_async_reset = "none";
defparam \OTG_DATA[11]~I .output_power_up = "low";
defparam \OTG_DATA[11]~I .output_register_mode = "none";
defparam \OTG_DATA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[12]));
// synopsys translate_off
defparam \OTG_DATA[12]~I .input_async_reset = "none";
defparam \OTG_DATA[12]~I .input_power_up = "low";
defparam \OTG_DATA[12]~I .input_register_mode = "none";
defparam \OTG_DATA[12]~I .input_sync_reset = "none";
defparam \OTG_DATA[12]~I .oe_async_reset = "none";
defparam \OTG_DATA[12]~I .oe_power_up = "low";
defparam \OTG_DATA[12]~I .oe_register_mode = "none";
defparam \OTG_DATA[12]~I .oe_sync_reset = "none";
defparam \OTG_DATA[12]~I .open_drain_output = "true";
defparam \OTG_DATA[12]~I .operation_mode = "bidir";
defparam \OTG_DATA[12]~I .output_async_reset = "none";
defparam \OTG_DATA[12]~I .output_power_up = "low";
defparam \OTG_DATA[12]~I .output_register_mode = "none";
defparam \OTG_DATA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[13]));
// synopsys translate_off
defparam \OTG_DATA[13]~I .input_async_reset = "none";
defparam \OTG_DATA[13]~I .input_power_up = "low";
defparam \OTG_DATA[13]~I .input_register_mode = "none";
defparam \OTG_DATA[13]~I .input_sync_reset = "none";
defparam \OTG_DATA[13]~I .oe_async_reset = "none";
defparam \OTG_DATA[13]~I .oe_power_up = "low";
defparam \OTG_DATA[13]~I .oe_register_mode = "none";
defparam \OTG_DATA[13]~I .oe_sync_reset = "none";
defparam \OTG_DATA[13]~I .open_drain_output = "true";
defparam \OTG_DATA[13]~I .operation_mode = "bidir";
defparam \OTG_DATA[13]~I .output_async_reset = "none";
defparam \OTG_DATA[13]~I .output_power_up = "low";
defparam \OTG_DATA[13]~I .output_register_mode = "none";
defparam \OTG_DATA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[14]));
// synopsys translate_off
defparam \OTG_DATA[14]~I .input_async_reset = "none";
defparam \OTG_DATA[14]~I .input_power_up = "low";
defparam \OTG_DATA[14]~I .input_register_mode = "none";
defparam \OTG_DATA[14]~I .input_sync_reset = "none";
defparam \OTG_DATA[14]~I .oe_async_reset = "none";
defparam \OTG_DATA[14]~I .oe_power_up = "low";
defparam \OTG_DATA[14]~I .oe_register_mode = "none";
defparam \OTG_DATA[14]~I .oe_sync_reset = "none";
defparam \OTG_DATA[14]~I .open_drain_output = "true";
defparam \OTG_DATA[14]~I .operation_mode = "bidir";
defparam \OTG_DATA[14]~I .output_async_reset = "none";
defparam \OTG_DATA[14]~I .output_power_up = "low";
defparam \OTG_DATA[14]~I .output_register_mode = "none";
defparam \OTG_DATA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[15]));
// synopsys translate_off
defparam \OTG_DATA[15]~I .input_async_reset = "none";
defparam \OTG_DATA[15]~I .input_power_up = "low";
defparam \OTG_DATA[15]~I .input_register_mode = "none";
defparam \OTG_DATA[15]~I .input_sync_reset = "none";
defparam \OTG_DATA[15]~I .oe_async_reset = "none";
defparam \OTG_DATA[15]~I .oe_power_up = "low";
defparam \OTG_DATA[15]~I .oe_register_mode = "none";
defparam \OTG_DATA[15]~I .oe_sync_reset = "none";
defparam \OTG_DATA[15]~I .open_drain_output = "true";
defparam \OTG_DATA[15]~I .operation_mode = "bidir";
defparam \OTG_DATA[15]~I .output_async_reset = "none";
defparam \OTG_DATA[15]~I .output_power_up = "low";
defparam \OTG_DATA[15]~I .output_register_mode = "none";
defparam \OTG_DATA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[0]));
// synopsys translate_off
defparam \LCD_DATA[0]~I .input_async_reset = "none";
defparam \LCD_DATA[0]~I .input_power_up = "low";
defparam \LCD_DATA[0]~I .input_register_mode = "none";
defparam \LCD_DATA[0]~I .input_sync_reset = "none";
defparam \LCD_DATA[0]~I .oe_async_reset = "none";
defparam \LCD_DATA[0]~I .oe_power_up = "low";
defparam \LCD_DATA[0]~I .oe_register_mode = "none";
defparam \LCD_DATA[0]~I .oe_sync_reset = "none";
defparam \LCD_DATA[0]~I .open_drain_output = "true";
defparam \LCD_DATA[0]~I .operation_mode = "bidir";
defparam \LCD_DATA[0]~I .output_async_reset = "none";
defparam \LCD_DATA[0]~I .output_power_up = "low";
defparam \LCD_DATA[0]~I .output_register_mode = "none";
defparam \LCD_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[1]));
// synopsys translate_off
defparam \LCD_DATA[1]~I .input_async_reset = "none";
defparam \LCD_DATA[1]~I .input_power_up = "low";
defparam \LCD_DATA[1]~I .input_register_mode = "none";
defparam \LCD_DATA[1]~I .input_sync_reset = "none";
defparam \LCD_DATA[1]~I .oe_async_reset = "none";
defparam \LCD_DATA[1]~I .oe_power_up = "low";
defparam \LCD_DATA[1]~I .oe_register_mode = "none";
defparam \LCD_DATA[1]~I .oe_sync_reset = "none";
defparam \LCD_DATA[1]~I .open_drain_output = "true";
defparam \LCD_DATA[1]~I .operation_mode = "bidir";
defparam \LCD_DATA[1]~I .output_async_reset = "none";
defparam \LCD_DATA[1]~I .output_power_up = "low";
defparam \LCD_DATA[1]~I .output_register_mode = "none";
defparam \LCD_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[2]));
// synopsys translate_off
defparam \LCD_DATA[2]~I .input_async_reset = "none";
defparam \LCD_DATA[2]~I .input_power_up = "low";
defparam \LCD_DATA[2]~I .input_register_mode = "none";
defparam \LCD_DATA[2]~I .input_sync_reset = "none";
defparam \LCD_DATA[2]~I .oe_async_reset = "none";
defparam \LCD_DATA[2]~I .oe_power_up = "low";
defparam \LCD_DATA[2]~I .oe_register_mode = "none";
defparam \LCD_DATA[2]~I .oe_sync_reset = "none";
defparam \LCD_DATA[2]~I .open_drain_output = "true";
defparam \LCD_DATA[2]~I .operation_mode = "bidir";
defparam \LCD_DATA[2]~I .output_async_reset = "none";
defparam \LCD_DATA[2]~I .output_power_up = "low";
defparam \LCD_DATA[2]~I .output_register_mode = "none";
defparam \LCD_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[3]));
// synopsys translate_off
defparam \LCD_DATA[3]~I .input_async_reset = "none";
defparam \LCD_DATA[3]~I .input_power_up = "low";
defparam \LCD_DATA[3]~I .input_register_mode = "none";
defparam \LCD_DATA[3]~I .input_sync_reset = "none";
defparam \LCD_DATA[3]~I .oe_async_reset = "none";
defparam \LCD_DATA[3]~I .oe_power_up = "low";
defparam \LCD_DATA[3]~I .oe_register_mode = "none";
defparam \LCD_DATA[3]~I .oe_sync_reset = "none";
defparam \LCD_DATA[3]~I .open_drain_output = "true";
defparam \LCD_DATA[3]~I .operation_mode = "bidir";
defparam \LCD_DATA[3]~I .output_async_reset = "none";
defparam \LCD_DATA[3]~I .output_power_up = "low";
defparam \LCD_DATA[3]~I .output_register_mode = "none";
defparam \LCD_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[4]));
// synopsys translate_off
defparam \LCD_DATA[4]~I .input_async_reset = "none";
defparam \LCD_DATA[4]~I .input_power_up = "low";
defparam \LCD_DATA[4]~I .input_register_mode = "none";
defparam \LCD_DATA[4]~I .input_sync_reset = "none";
defparam \LCD_DATA[4]~I .oe_async_reset = "none";
defparam \LCD_DATA[4]~I .oe_power_up = "low";
defparam \LCD_DATA[4]~I .oe_register_mode = "none";
defparam \LCD_DATA[4]~I .oe_sync_reset = "none";
defparam \LCD_DATA[4]~I .open_drain_output = "true";
defparam \LCD_DATA[4]~I .operation_mode = "bidir";
defparam \LCD_DATA[4]~I .output_async_reset = "none";
defparam \LCD_DATA[4]~I .output_power_up = "low";
defparam \LCD_DATA[4]~I .output_register_mode = "none";
defparam \LCD_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[5]));
// synopsys translate_off
defparam \LCD_DATA[5]~I .input_async_reset = "none";
defparam \LCD_DATA[5]~I .input_power_up = "low";
defparam \LCD_DATA[5]~I .input_register_mode = "none";
defparam \LCD_DATA[5]~I .input_sync_reset = "none";
defparam \LCD_DATA[5]~I .oe_async_reset = "none";
defparam \LCD_DATA[5]~I .oe_power_up = "low";
defparam \LCD_DATA[5]~I .oe_register_mode = "none";
defparam \LCD_DATA[5]~I .oe_sync_reset = "none";
defparam \LCD_DATA[5]~I .open_drain_output = "true";
defparam \LCD_DATA[5]~I .operation_mode = "bidir";
defparam \LCD_DATA[5]~I .output_async_reset = "none";
defparam \LCD_DATA[5]~I .output_power_up = "low";
defparam \LCD_DATA[5]~I .output_register_mode = "none";
defparam \LCD_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[6]));
// synopsys translate_off
defparam \LCD_DATA[6]~I .input_async_reset = "none";
defparam \LCD_DATA[6]~I .input_power_up = "low";
defparam \LCD_DATA[6]~I .input_register_mode = "none";
defparam \LCD_DATA[6]~I .input_sync_reset = "none";
defparam \LCD_DATA[6]~I .oe_async_reset = "none";
defparam \LCD_DATA[6]~I .oe_power_up = "low";
defparam \LCD_DATA[6]~I .oe_register_mode = "none";
defparam \LCD_DATA[6]~I .oe_sync_reset = "none";
defparam \LCD_DATA[6]~I .open_drain_output = "true";
defparam \LCD_DATA[6]~I .operation_mode = "bidir";
defparam \LCD_DATA[6]~I .output_async_reset = "none";
defparam \LCD_DATA[6]~I .output_power_up = "low";
defparam \LCD_DATA[6]~I .output_register_mode = "none";
defparam \LCD_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[7]));
// synopsys translate_off
defparam \LCD_DATA[7]~I .input_async_reset = "none";
defparam \LCD_DATA[7]~I .input_power_up = "low";
defparam \LCD_DATA[7]~I .input_register_mode = "none";
defparam \LCD_DATA[7]~I .input_sync_reset = "none";
defparam \LCD_DATA[7]~I .oe_async_reset = "none";
defparam \LCD_DATA[7]~I .oe_power_up = "low";
defparam \LCD_DATA[7]~I .oe_register_mode = "none";
defparam \LCD_DATA[7]~I .oe_sync_reset = "none";
defparam \LCD_DATA[7]~I .open_drain_output = "true";
defparam \LCD_DATA[7]~I .operation_mode = "bidir";
defparam \LCD_DATA[7]~I .output_async_reset = "none";
defparam \LCD_DATA[7]~I .output_power_up = "low";
defparam \LCD_DATA[7]~I .output_register_mode = "none";
defparam \LCD_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_CMD~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CMD));
// synopsys translate_off
defparam \SD_CMD~I .input_async_reset = "none";
defparam \SD_CMD~I .input_power_up = "low";
defparam \SD_CMD~I .input_register_mode = "none";
defparam \SD_CMD~I .input_sync_reset = "none";
defparam \SD_CMD~I .oe_async_reset = "none";
defparam \SD_CMD~I .oe_power_up = "low";
defparam \SD_CMD~I .oe_register_mode = "none";
defparam \SD_CMD~I .oe_sync_reset = "none";
defparam \SD_CMD~I .open_drain_output = "true";
defparam \SD_CMD~I .operation_mode = "bidir";
defparam \SD_CMD~I .output_async_reset = "none";
defparam \SD_CMD~I .output_power_up = "low";
defparam \SD_CMD~I .output_register_mode = "none";
defparam \SD_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SDAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SDAT));
// synopsys translate_off
defparam \I2C_SDAT~I .input_async_reset = "none";
defparam \I2C_SDAT~I .input_power_up = "low";
defparam \I2C_SDAT~I .input_register_mode = "none";
defparam \I2C_SDAT~I .input_sync_reset = "none";
defparam \I2C_SDAT~I .oe_async_reset = "none";
defparam \I2C_SDAT~I .oe_power_up = "low";
defparam \I2C_SDAT~I .oe_register_mode = "none";
defparam \I2C_SDAT~I .oe_sync_reset = "none";
defparam \I2C_SDAT~I .open_drain_output = "true";
defparam \I2C_SDAT~I .operation_mode = "bidir";
defparam \I2C_SDAT~I .output_async_reset = "none";
defparam \I2C_SDAT~I .output_power_up = "low";
defparam \I2C_SDAT~I .output_register_mode = "none";
defparam \I2C_SDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[0]));
// synopsys translate_off
defparam \ENET_DATA[0]~I .input_async_reset = "none";
defparam \ENET_DATA[0]~I .input_power_up = "low";
defparam \ENET_DATA[0]~I .input_register_mode = "none";
defparam \ENET_DATA[0]~I .input_sync_reset = "none";
defparam \ENET_DATA[0]~I .oe_async_reset = "none";
defparam \ENET_DATA[0]~I .oe_power_up = "low";
defparam \ENET_DATA[0]~I .oe_register_mode = "none";
defparam \ENET_DATA[0]~I .oe_sync_reset = "none";
defparam \ENET_DATA[0]~I .open_drain_output = "true";
defparam \ENET_DATA[0]~I .operation_mode = "bidir";
defparam \ENET_DATA[0]~I .output_async_reset = "none";
defparam \ENET_DATA[0]~I .output_power_up = "low";
defparam \ENET_DATA[0]~I .output_register_mode = "none";
defparam \ENET_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[1]));
// synopsys translate_off
defparam \ENET_DATA[1]~I .input_async_reset = "none";
defparam \ENET_DATA[1]~I .input_power_up = "low";
defparam \ENET_DATA[1]~I .input_register_mode = "none";
defparam \ENET_DATA[1]~I .input_sync_reset = "none";
defparam \ENET_DATA[1]~I .oe_async_reset = "none";
defparam \ENET_DATA[1]~I .oe_power_up = "low";
defparam \ENET_DATA[1]~I .oe_register_mode = "none";
defparam \ENET_DATA[1]~I .oe_sync_reset = "none";
defparam \ENET_DATA[1]~I .open_drain_output = "true";
defparam \ENET_DATA[1]~I .operation_mode = "bidir";
defparam \ENET_DATA[1]~I .output_async_reset = "none";
defparam \ENET_DATA[1]~I .output_power_up = "low";
defparam \ENET_DATA[1]~I .output_register_mode = "none";
defparam \ENET_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[2]));
// synopsys translate_off
defparam \ENET_DATA[2]~I .input_async_reset = "none";
defparam \ENET_DATA[2]~I .input_power_up = "low";
defparam \ENET_DATA[2]~I .input_register_mode = "none";
defparam \ENET_DATA[2]~I .input_sync_reset = "none";
defparam \ENET_DATA[2]~I .oe_async_reset = "none";
defparam \ENET_DATA[2]~I .oe_power_up = "low";
defparam \ENET_DATA[2]~I .oe_register_mode = "none";
defparam \ENET_DATA[2]~I .oe_sync_reset = "none";
defparam \ENET_DATA[2]~I .open_drain_output = "true";
defparam \ENET_DATA[2]~I .operation_mode = "bidir";
defparam \ENET_DATA[2]~I .output_async_reset = "none";
defparam \ENET_DATA[2]~I .output_power_up = "low";
defparam \ENET_DATA[2]~I .output_register_mode = "none";
defparam \ENET_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[3]));
// synopsys translate_off
defparam \ENET_DATA[3]~I .input_async_reset = "none";
defparam \ENET_DATA[3]~I .input_power_up = "low";
defparam \ENET_DATA[3]~I .input_register_mode = "none";
defparam \ENET_DATA[3]~I .input_sync_reset = "none";
defparam \ENET_DATA[3]~I .oe_async_reset = "none";
defparam \ENET_DATA[3]~I .oe_power_up = "low";
defparam \ENET_DATA[3]~I .oe_register_mode = "none";
defparam \ENET_DATA[3]~I .oe_sync_reset = "none";
defparam \ENET_DATA[3]~I .open_drain_output = "true";
defparam \ENET_DATA[3]~I .operation_mode = "bidir";
defparam \ENET_DATA[3]~I .output_async_reset = "none";
defparam \ENET_DATA[3]~I .output_power_up = "low";
defparam \ENET_DATA[3]~I .output_register_mode = "none";
defparam \ENET_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[4]));
// synopsys translate_off
defparam \ENET_DATA[4]~I .input_async_reset = "none";
defparam \ENET_DATA[4]~I .input_power_up = "low";
defparam \ENET_DATA[4]~I .input_register_mode = "none";
defparam \ENET_DATA[4]~I .input_sync_reset = "none";
defparam \ENET_DATA[4]~I .oe_async_reset = "none";
defparam \ENET_DATA[4]~I .oe_power_up = "low";
defparam \ENET_DATA[4]~I .oe_register_mode = "none";
defparam \ENET_DATA[4]~I .oe_sync_reset = "none";
defparam \ENET_DATA[4]~I .open_drain_output = "true";
defparam \ENET_DATA[4]~I .operation_mode = "bidir";
defparam \ENET_DATA[4]~I .output_async_reset = "none";
defparam \ENET_DATA[4]~I .output_power_up = "low";
defparam \ENET_DATA[4]~I .output_register_mode = "none";
defparam \ENET_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[5]));
// synopsys translate_off
defparam \ENET_DATA[5]~I .input_async_reset = "none";
defparam \ENET_DATA[5]~I .input_power_up = "low";
defparam \ENET_DATA[5]~I .input_register_mode = "none";
defparam \ENET_DATA[5]~I .input_sync_reset = "none";
defparam \ENET_DATA[5]~I .oe_async_reset = "none";
defparam \ENET_DATA[5]~I .oe_power_up = "low";
defparam \ENET_DATA[5]~I .oe_register_mode = "none";
defparam \ENET_DATA[5]~I .oe_sync_reset = "none";
defparam \ENET_DATA[5]~I .open_drain_output = "true";
defparam \ENET_DATA[5]~I .operation_mode = "bidir";
defparam \ENET_DATA[5]~I .output_async_reset = "none";
defparam \ENET_DATA[5]~I .output_power_up = "low";
defparam \ENET_DATA[5]~I .output_register_mode = "none";
defparam \ENET_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[6]));
// synopsys translate_off
defparam \ENET_DATA[6]~I .input_async_reset = "none";
defparam \ENET_DATA[6]~I .input_power_up = "low";
defparam \ENET_DATA[6]~I .input_register_mode = "none";
defparam \ENET_DATA[6]~I .input_sync_reset = "none";
defparam \ENET_DATA[6]~I .oe_async_reset = "none";
defparam \ENET_DATA[6]~I .oe_power_up = "low";
defparam \ENET_DATA[6]~I .oe_register_mode = "none";
defparam \ENET_DATA[6]~I .oe_sync_reset = "none";
defparam \ENET_DATA[6]~I .open_drain_output = "true";
defparam \ENET_DATA[6]~I .operation_mode = "bidir";
defparam \ENET_DATA[6]~I .output_async_reset = "none";
defparam \ENET_DATA[6]~I .output_power_up = "low";
defparam \ENET_DATA[6]~I .output_register_mode = "none";
defparam \ENET_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[7]));
// synopsys translate_off
defparam \ENET_DATA[7]~I .input_async_reset = "none";
defparam \ENET_DATA[7]~I .input_power_up = "low";
defparam \ENET_DATA[7]~I .input_register_mode = "none";
defparam \ENET_DATA[7]~I .input_sync_reset = "none";
defparam \ENET_DATA[7]~I .oe_async_reset = "none";
defparam \ENET_DATA[7]~I .oe_power_up = "low";
defparam \ENET_DATA[7]~I .oe_register_mode = "none";
defparam \ENET_DATA[7]~I .oe_sync_reset = "none";
defparam \ENET_DATA[7]~I .open_drain_output = "true";
defparam \ENET_DATA[7]~I .operation_mode = "bidir";
defparam \ENET_DATA[7]~I .output_async_reset = "none";
defparam \ENET_DATA[7]~I .output_power_up = "low";
defparam \ENET_DATA[7]~I .output_register_mode = "none";
defparam \ENET_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[8]));
// synopsys translate_off
defparam \ENET_DATA[8]~I .input_async_reset = "none";
defparam \ENET_DATA[8]~I .input_power_up = "low";
defparam \ENET_DATA[8]~I .input_register_mode = "none";
defparam \ENET_DATA[8]~I .input_sync_reset = "none";
defparam \ENET_DATA[8]~I .oe_async_reset = "none";
defparam \ENET_DATA[8]~I .oe_power_up = "low";
defparam \ENET_DATA[8]~I .oe_register_mode = "none";
defparam \ENET_DATA[8]~I .oe_sync_reset = "none";
defparam \ENET_DATA[8]~I .open_drain_output = "true";
defparam \ENET_DATA[8]~I .operation_mode = "bidir";
defparam \ENET_DATA[8]~I .output_async_reset = "none";
defparam \ENET_DATA[8]~I .output_power_up = "low";
defparam \ENET_DATA[8]~I .output_register_mode = "none";
defparam \ENET_DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[9]));
// synopsys translate_off
defparam \ENET_DATA[9]~I .input_async_reset = "none";
defparam \ENET_DATA[9]~I .input_power_up = "low";
defparam \ENET_DATA[9]~I .input_register_mode = "none";
defparam \ENET_DATA[9]~I .input_sync_reset = "none";
defparam \ENET_DATA[9]~I .oe_async_reset = "none";
defparam \ENET_DATA[9]~I .oe_power_up = "low";
defparam \ENET_DATA[9]~I .oe_register_mode = "none";
defparam \ENET_DATA[9]~I .oe_sync_reset = "none";
defparam \ENET_DATA[9]~I .open_drain_output = "true";
defparam \ENET_DATA[9]~I .operation_mode = "bidir";
defparam \ENET_DATA[9]~I .output_async_reset = "none";
defparam \ENET_DATA[9]~I .output_power_up = "low";
defparam \ENET_DATA[9]~I .output_register_mode = "none";
defparam \ENET_DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[10]));
// synopsys translate_off
defparam \ENET_DATA[10]~I .input_async_reset = "none";
defparam \ENET_DATA[10]~I .input_power_up = "low";
defparam \ENET_DATA[10]~I .input_register_mode = "none";
defparam \ENET_DATA[10]~I .input_sync_reset = "none";
defparam \ENET_DATA[10]~I .oe_async_reset = "none";
defparam \ENET_DATA[10]~I .oe_power_up = "low";
defparam \ENET_DATA[10]~I .oe_register_mode = "none";
defparam \ENET_DATA[10]~I .oe_sync_reset = "none";
defparam \ENET_DATA[10]~I .open_drain_output = "true";
defparam \ENET_DATA[10]~I .operation_mode = "bidir";
defparam \ENET_DATA[10]~I .output_async_reset = "none";
defparam \ENET_DATA[10]~I .output_power_up = "low";
defparam \ENET_DATA[10]~I .output_register_mode = "none";
defparam \ENET_DATA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[11]));
// synopsys translate_off
defparam \ENET_DATA[11]~I .input_async_reset = "none";
defparam \ENET_DATA[11]~I .input_power_up = "low";
defparam \ENET_DATA[11]~I .input_register_mode = "none";
defparam \ENET_DATA[11]~I .input_sync_reset = "none";
defparam \ENET_DATA[11]~I .oe_async_reset = "none";
defparam \ENET_DATA[11]~I .oe_power_up = "low";
defparam \ENET_DATA[11]~I .oe_register_mode = "none";
defparam \ENET_DATA[11]~I .oe_sync_reset = "none";
defparam \ENET_DATA[11]~I .open_drain_output = "true";
defparam \ENET_DATA[11]~I .operation_mode = "bidir";
defparam \ENET_DATA[11]~I .output_async_reset = "none";
defparam \ENET_DATA[11]~I .output_power_up = "low";
defparam \ENET_DATA[11]~I .output_register_mode = "none";
defparam \ENET_DATA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[12]));
// synopsys translate_off
defparam \ENET_DATA[12]~I .input_async_reset = "none";
defparam \ENET_DATA[12]~I .input_power_up = "low";
defparam \ENET_DATA[12]~I .input_register_mode = "none";
defparam \ENET_DATA[12]~I .input_sync_reset = "none";
defparam \ENET_DATA[12]~I .oe_async_reset = "none";
defparam \ENET_DATA[12]~I .oe_power_up = "low";
defparam \ENET_DATA[12]~I .oe_register_mode = "none";
defparam \ENET_DATA[12]~I .oe_sync_reset = "none";
defparam \ENET_DATA[12]~I .open_drain_output = "true";
defparam \ENET_DATA[12]~I .operation_mode = "bidir";
defparam \ENET_DATA[12]~I .output_async_reset = "none";
defparam \ENET_DATA[12]~I .output_power_up = "low";
defparam \ENET_DATA[12]~I .output_register_mode = "none";
defparam \ENET_DATA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[13]));
// synopsys translate_off
defparam \ENET_DATA[13]~I .input_async_reset = "none";
defparam \ENET_DATA[13]~I .input_power_up = "low";
defparam \ENET_DATA[13]~I .input_register_mode = "none";
defparam \ENET_DATA[13]~I .input_sync_reset = "none";
defparam \ENET_DATA[13]~I .oe_async_reset = "none";
defparam \ENET_DATA[13]~I .oe_power_up = "low";
defparam \ENET_DATA[13]~I .oe_register_mode = "none";
defparam \ENET_DATA[13]~I .oe_sync_reset = "none";
defparam \ENET_DATA[13]~I .open_drain_output = "true";
defparam \ENET_DATA[13]~I .operation_mode = "bidir";
defparam \ENET_DATA[13]~I .output_async_reset = "none";
defparam \ENET_DATA[13]~I .output_power_up = "low";
defparam \ENET_DATA[13]~I .output_register_mode = "none";
defparam \ENET_DATA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[14]));
// synopsys translate_off
defparam \ENET_DATA[14]~I .input_async_reset = "none";
defparam \ENET_DATA[14]~I .input_power_up = "low";
defparam \ENET_DATA[14]~I .input_register_mode = "none";
defparam \ENET_DATA[14]~I .input_sync_reset = "none";
defparam \ENET_DATA[14]~I .oe_async_reset = "none";
defparam \ENET_DATA[14]~I .oe_power_up = "low";
defparam \ENET_DATA[14]~I .oe_register_mode = "none";
defparam \ENET_DATA[14]~I .oe_sync_reset = "none";
defparam \ENET_DATA[14]~I .open_drain_output = "true";
defparam \ENET_DATA[14]~I .operation_mode = "bidir";
defparam \ENET_DATA[14]~I .output_async_reset = "none";
defparam \ENET_DATA[14]~I .output_power_up = "low";
defparam \ENET_DATA[14]~I .output_register_mode = "none";
defparam \ENET_DATA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[15]));
// synopsys translate_off
defparam \ENET_DATA[15]~I .input_async_reset = "none";
defparam \ENET_DATA[15]~I .input_power_up = "low";
defparam \ENET_DATA[15]~I .input_register_mode = "none";
defparam \ENET_DATA[15]~I .input_sync_reset = "none";
defparam \ENET_DATA[15]~I .oe_async_reset = "none";
defparam \ENET_DATA[15]~I .oe_power_up = "low";
defparam \ENET_DATA[15]~I .oe_register_mode = "none";
defparam \ENET_DATA[15]~I .oe_sync_reset = "none";
defparam \ENET_DATA[15]~I .open_drain_output = "true";
defparam \ENET_DATA[15]~I .operation_mode = "bidir";
defparam \ENET_DATA[15]~I .output_async_reset = "none";
defparam \ENET_DATA[15]~I .output_power_up = "low";
defparam \ENET_DATA[15]~I .output_register_mode = "none";
defparam \ENET_DATA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_ADCLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCLRCK));
// synopsys translate_off
defparam \AUD_ADCLRCK~I .input_async_reset = "none";
defparam \AUD_ADCLRCK~I .input_power_up = "low";
defparam \AUD_ADCLRCK~I .input_register_mode = "none";
defparam \AUD_ADCLRCK~I .input_sync_reset = "none";
defparam \AUD_ADCLRCK~I .oe_async_reset = "none";
defparam \AUD_ADCLRCK~I .oe_power_up = "low";
defparam \AUD_ADCLRCK~I .oe_register_mode = "none";
defparam \AUD_ADCLRCK~I .oe_sync_reset = "none";
defparam \AUD_ADCLRCK~I .open_drain_output = "true";
defparam \AUD_ADCLRCK~I .operation_mode = "bidir";
defparam \AUD_ADCLRCK~I .output_async_reset = "none";
defparam \AUD_ADCLRCK~I .output_power_up = "low";
defparam \AUD_ADCLRCK~I .output_register_mode = "none";
defparam \AUD_ADCLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACLRCK));
// synopsys translate_off
defparam \AUD_DACLRCK~I .input_async_reset = "none";
defparam \AUD_DACLRCK~I .input_power_up = "low";
defparam \AUD_DACLRCK~I .input_register_mode = "none";
defparam \AUD_DACLRCK~I .input_sync_reset = "none";
defparam \AUD_DACLRCK~I .oe_async_reset = "none";
defparam \AUD_DACLRCK~I .oe_power_up = "low";
defparam \AUD_DACLRCK~I .oe_register_mode = "none";
defparam \AUD_DACLRCK~I .oe_sync_reset = "none";
defparam \AUD_DACLRCK~I .open_drain_output = "true";
defparam \AUD_DACLRCK~I .operation_mode = "bidir";
defparam \AUD_DACLRCK~I .output_async_reset = "none";
defparam \AUD_DACLRCK~I .output_power_up = "low";
defparam \AUD_DACLRCK~I .output_register_mode = "none";
defparam \AUD_DACLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_BCLK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_BCLK));
// synopsys translate_off
defparam \AUD_BCLK~I .input_async_reset = "none";
defparam \AUD_BCLK~I .input_power_up = "low";
defparam \AUD_BCLK~I .input_register_mode = "none";
defparam \AUD_BCLK~I .input_sync_reset = "none";
defparam \AUD_BCLK~I .oe_async_reset = "none";
defparam \AUD_BCLK~I .oe_power_up = "low";
defparam \AUD_BCLK~I .oe_register_mode = "none";
defparam \AUD_BCLK~I .oe_sync_reset = "none";
defparam \AUD_BCLK~I .open_drain_output = "true";
defparam \AUD_BCLK~I .operation_mode = "bidir";
defparam \AUD_BCLK~I .output_async_reset = "none";
defparam \AUD_BCLK~I .output_power_up = "low";
defparam \AUD_BCLK~I .output_register_mode = "none";
defparam \AUD_BCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .open_drain_output = "true";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .open_drain_output = "true";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .open_drain_output = "true";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .open_drain_output = "true";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .open_drain_output = "true";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .open_drain_output = "true";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .open_drain_output = "true";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .open_drain_output = "true";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .open_drain_output = "true";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .open_drain_output = "true";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .open_drain_output = "true";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .open_drain_output = "true";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .open_drain_output = "true";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .open_drain_output = "true";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .open_drain_output = "true";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .open_drain_output = "true";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .open_drain_output = "true";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .open_drain_output = "true";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .open_drain_output = "true";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .open_drain_output = "true";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .open_drain_output = "true";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .open_drain_output = "true";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .open_drain_output = "true";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .open_drain_output = "true";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .open_drain_output = "true";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .open_drain_output = "true";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .open_drain_output = "true";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .open_drain_output = "true";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .open_drain_output = "true";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .open_drain_output = "true";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam \GPIO_0[32]~I .input_async_reset = "none";
defparam \GPIO_0[32]~I .input_power_up = "low";
defparam \GPIO_0[32]~I .input_register_mode = "none";
defparam \GPIO_0[32]~I .input_sync_reset = "none";
defparam \GPIO_0[32]~I .oe_async_reset = "none";
defparam \GPIO_0[32]~I .oe_power_up = "low";
defparam \GPIO_0[32]~I .oe_register_mode = "none";
defparam \GPIO_0[32]~I .oe_sync_reset = "none";
defparam \GPIO_0[32]~I .open_drain_output = "true";
defparam \GPIO_0[32]~I .operation_mode = "bidir";
defparam \GPIO_0[32]~I .output_async_reset = "none";
defparam \GPIO_0[32]~I .output_power_up = "low";
defparam \GPIO_0[32]~I .output_register_mode = "none";
defparam \GPIO_0[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam \GPIO_0[33]~I .input_async_reset = "none";
defparam \GPIO_0[33]~I .input_power_up = "low";
defparam \GPIO_0[33]~I .input_register_mode = "none";
defparam \GPIO_0[33]~I .input_sync_reset = "none";
defparam \GPIO_0[33]~I .oe_async_reset = "none";
defparam \GPIO_0[33]~I .oe_power_up = "low";
defparam \GPIO_0[33]~I .oe_register_mode = "none";
defparam \GPIO_0[33]~I .oe_sync_reset = "none";
defparam \GPIO_0[33]~I .open_drain_output = "true";
defparam \GPIO_0[33]~I .operation_mode = "bidir";
defparam \GPIO_0[33]~I .output_async_reset = "none";
defparam \GPIO_0[33]~I .output_power_up = "low";
defparam \GPIO_0[33]~I .output_register_mode = "none";
defparam \GPIO_0[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam \GPIO_0[34]~I .input_async_reset = "none";
defparam \GPIO_0[34]~I .input_power_up = "low";
defparam \GPIO_0[34]~I .input_register_mode = "none";
defparam \GPIO_0[34]~I .input_sync_reset = "none";
defparam \GPIO_0[34]~I .oe_async_reset = "none";
defparam \GPIO_0[34]~I .oe_power_up = "low";
defparam \GPIO_0[34]~I .oe_register_mode = "none";
defparam \GPIO_0[34]~I .oe_sync_reset = "none";
defparam \GPIO_0[34]~I .open_drain_output = "true";
defparam \GPIO_0[34]~I .operation_mode = "bidir";
defparam \GPIO_0[34]~I .output_async_reset = "none";
defparam \GPIO_0[34]~I .output_power_up = "low";
defparam \GPIO_0[34]~I .output_register_mode = "none";
defparam \GPIO_0[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam \GPIO_0[35]~I .input_async_reset = "none";
defparam \GPIO_0[35]~I .input_power_up = "low";
defparam \GPIO_0[35]~I .input_register_mode = "none";
defparam \GPIO_0[35]~I .input_sync_reset = "none";
defparam \GPIO_0[35]~I .oe_async_reset = "none";
defparam \GPIO_0[35]~I .oe_power_up = "low";
defparam \GPIO_0[35]~I .oe_register_mode = "none";
defparam \GPIO_0[35]~I .oe_sync_reset = "none";
defparam \GPIO_0[35]~I .open_drain_output = "true";
defparam \GPIO_0[35]~I .operation_mode = "bidir";
defparam \GPIO_0[35]~I .output_async_reset = "none";
defparam \GPIO_0[35]~I .output_power_up = "low";
defparam \GPIO_0[35]~I .output_register_mode = "none";
defparam \GPIO_0[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "none";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "none";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "none";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "none";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "none";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "none";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "none";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "none";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "none";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "none";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "none";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "none";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .open_drain_output = "true";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .open_drain_output = "true";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .open_drain_output = "true";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "none";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .open_drain_output = "true";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "none";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .open_drain_output = "true";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .open_drain_output = "true";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .open_drain_output = "true";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .open_drain_output = "true";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .open_drain_output = "true";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .open_drain_output = "true";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .open_drain_output = "true";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .open_drain_output = "true";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .open_drain_output = "true";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .open_drain_output = "true";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .open_drain_output = "true";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .open_drain_output = "true";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .open_drain_output = "true";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .open_drain_output = "true";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam \GPIO_1[32]~I .input_async_reset = "none";
defparam \GPIO_1[32]~I .input_power_up = "low";
defparam \GPIO_1[32]~I .input_register_mode = "none";
defparam \GPIO_1[32]~I .input_sync_reset = "none";
defparam \GPIO_1[32]~I .oe_async_reset = "none";
defparam \GPIO_1[32]~I .oe_power_up = "low";
defparam \GPIO_1[32]~I .oe_register_mode = "none";
defparam \GPIO_1[32]~I .oe_sync_reset = "none";
defparam \GPIO_1[32]~I .open_drain_output = "true";
defparam \GPIO_1[32]~I .operation_mode = "bidir";
defparam \GPIO_1[32]~I .output_async_reset = "none";
defparam \GPIO_1[32]~I .output_power_up = "low";
defparam \GPIO_1[32]~I .output_register_mode = "none";
defparam \GPIO_1[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam \GPIO_1[33]~I .input_async_reset = "none";
defparam \GPIO_1[33]~I .input_power_up = "low";
defparam \GPIO_1[33]~I .input_register_mode = "none";
defparam \GPIO_1[33]~I .input_sync_reset = "none";
defparam \GPIO_1[33]~I .oe_async_reset = "none";
defparam \GPIO_1[33]~I .oe_power_up = "low";
defparam \GPIO_1[33]~I .oe_register_mode = "none";
defparam \GPIO_1[33]~I .oe_sync_reset = "none";
defparam \GPIO_1[33]~I .open_drain_output = "true";
defparam \GPIO_1[33]~I .operation_mode = "bidir";
defparam \GPIO_1[33]~I .output_async_reset = "none";
defparam \GPIO_1[33]~I .output_power_up = "low";
defparam \GPIO_1[33]~I .output_register_mode = "none";
defparam \GPIO_1[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam \GPIO_1[34]~I .input_async_reset = "none";
defparam \GPIO_1[34]~I .input_power_up = "low";
defparam \GPIO_1[34]~I .input_register_mode = "none";
defparam \GPIO_1[34]~I .input_sync_reset = "none";
defparam \GPIO_1[34]~I .oe_async_reset = "none";
defparam \GPIO_1[34]~I .oe_power_up = "low";
defparam \GPIO_1[34]~I .oe_register_mode = "none";
defparam \GPIO_1[34]~I .oe_sync_reset = "none";
defparam \GPIO_1[34]~I .open_drain_output = "true";
defparam \GPIO_1[34]~I .operation_mode = "bidir";
defparam \GPIO_1[34]~I .output_async_reset = "none";
defparam \GPIO_1[34]~I .output_power_up = "low";
defparam \GPIO_1[34]~I .output_register_mode = "none";
defparam \GPIO_1[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam \GPIO_1[35]~I .input_async_reset = "none";
defparam \GPIO_1[35]~I .input_power_up = "low";
defparam \GPIO_1[35]~I .input_register_mode = "none";
defparam \GPIO_1[35]~I .input_sync_reset = "none";
defparam \GPIO_1[35]~I .oe_async_reset = "none";
defparam \GPIO_1[35]~I .oe_power_up = "low";
defparam \GPIO_1[35]~I .oe_register_mode = "none";
defparam \GPIO_1[35]~I .oe_sync_reset = "none";
defparam \GPIO_1[35]~I .open_drain_output = "true";
defparam \GPIO_1[35]~I .operation_mode = "bidir";
defparam \GPIO_1[35]~I .output_async_reset = "none";
defparam \GPIO_1[35]~I .output_power_up = "low";
defparam \GPIO_1[35]~I .output_register_mode = "none";
defparam \GPIO_1[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27));
// synopsys translate_off
defparam \CLOCK_27~I .input_async_reset = "none";
defparam \CLOCK_27~I .input_power_up = "low";
defparam \CLOCK_27~I .input_register_mode = "none";
defparam \CLOCK_27~I .input_sync_reset = "none";
defparam \CLOCK_27~I .oe_async_reset = "none";
defparam \CLOCK_27~I .oe_power_up = "low";
defparam \CLOCK_27~I .oe_register_mode = "none";
defparam \CLOCK_27~I .oe_sync_reset = "none";
defparam \CLOCK_27~I .operation_mode = "input";
defparam \CLOCK_27~I .output_async_reset = "none";
defparam \CLOCK_27~I .output_power_up = "low";
defparam \CLOCK_27~I .output_register_mode = "none";
defparam \CLOCK_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \EXT_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT_CLOCK));
// synopsys translate_off
defparam \EXT_CLOCK~I .input_async_reset = "none";
defparam \EXT_CLOCK~I .input_power_up = "low";
defparam \EXT_CLOCK~I .input_register_mode = "none";
defparam \EXT_CLOCK~I .input_sync_reset = "none";
defparam \EXT_CLOCK~I .oe_async_reset = "none";
defparam \EXT_CLOCK~I .oe_power_up = "low";
defparam \EXT_CLOCK~I .oe_register_mode = "none";
defparam \EXT_CLOCK~I .oe_sync_reset = "none";
defparam \EXT_CLOCK~I .operation_mode = "input";
defparam \EXT_CLOCK~I .output_async_reset = "none";
defparam \EXT_CLOCK~I .output_power_up = "low";
defparam \EXT_CLOCK~I .output_register_mode = "none";
defparam \EXT_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\ssd_alu|res[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\ssd_alu|res[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\ssd_alu|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\ssd_alu|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\ssd_alu|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\ssd_alu|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\ssd_alu|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\ssd_op2|res[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\ssd_op2|res[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\ssd_op2|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\ssd_op2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\ssd_op2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\ssd_op2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\ssd_op2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\ssd_op1|res[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\ssd_op1|res[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\ssd_op1|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\ssd_op1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\ssd_op1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\ssd_op1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(\ssd_op1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\ssd_cmd|res[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\ssd_cmd|res[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\ssd_cmd|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\ssd_cmd|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\ssd_cmd|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\ssd_cmd|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(\ssd_cmd|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\ssd_IF|res[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\ssd_IF|res[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\ssd_IF|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\ssd_IF|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\ssd_IF|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\ssd_IF|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\ssd_IF|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \UART_TXD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TXD));
// synopsys translate_off
defparam \UART_TXD~I .input_async_reset = "none";
defparam \UART_TXD~I .input_power_up = "low";
defparam \UART_TXD~I .input_register_mode = "none";
defparam \UART_TXD~I .input_sync_reset = "none";
defparam \UART_TXD~I .oe_async_reset = "none";
defparam \UART_TXD~I .oe_power_up = "low";
defparam \UART_TXD~I .oe_register_mode = "none";
defparam \UART_TXD~I .oe_sync_reset = "none";
defparam \UART_TXD~I .operation_mode = "output";
defparam \UART_TXD~I .output_async_reset = "none";
defparam \UART_TXD~I .output_power_up = "low";
defparam \UART_TXD~I .output_register_mode = "none";
defparam \UART_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UART_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RXD));
// synopsys translate_off
defparam \UART_RXD~I .input_async_reset = "none";
defparam \UART_RXD~I .input_power_up = "low";
defparam \UART_RXD~I .input_register_mode = "none";
defparam \UART_RXD~I .input_sync_reset = "none";
defparam \UART_RXD~I .oe_async_reset = "none";
defparam \UART_RXD~I .oe_power_up = "low";
defparam \UART_RXD~I .oe_register_mode = "none";
defparam \UART_RXD~I .oe_sync_reset = "none";
defparam \UART_RXD~I .operation_mode = "input";
defparam \UART_RXD~I .output_async_reset = "none";
defparam \UART_RXD~I .output_power_up = "low";
defparam \UART_RXD~I .output_register_mode = "none";
defparam \UART_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam \DRAM_ADDR[0]~I .input_async_reset = "none";
defparam \DRAM_ADDR[0]~I .input_power_up = "low";
defparam \DRAM_ADDR[0]~I .input_register_mode = "none";
defparam \DRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_power_up = "low";
defparam \DRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .operation_mode = "output";
defparam \DRAM_ADDR[0]~I .output_async_reset = "none";
defparam \DRAM_ADDR[0]~I .output_power_up = "low";
defparam \DRAM_ADDR[0]~I .output_register_mode = "none";
defparam \DRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam \DRAM_ADDR[1]~I .input_async_reset = "none";
defparam \DRAM_ADDR[1]~I .input_power_up = "low";
defparam \DRAM_ADDR[1]~I .input_register_mode = "none";
defparam \DRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_power_up = "low";
defparam \DRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .operation_mode = "output";
defparam \DRAM_ADDR[1]~I .output_async_reset = "none";
defparam \DRAM_ADDR[1]~I .output_power_up = "low";
defparam \DRAM_ADDR[1]~I .output_register_mode = "none";
defparam \DRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam \DRAM_ADDR[2]~I .input_async_reset = "none";
defparam \DRAM_ADDR[2]~I .input_power_up = "low";
defparam \DRAM_ADDR[2]~I .input_register_mode = "none";
defparam \DRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_power_up = "low";
defparam \DRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .operation_mode = "output";
defparam \DRAM_ADDR[2]~I .output_async_reset = "none";
defparam \DRAM_ADDR[2]~I .output_power_up = "low";
defparam \DRAM_ADDR[2]~I .output_register_mode = "none";
defparam \DRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam \DRAM_ADDR[3]~I .input_async_reset = "none";
defparam \DRAM_ADDR[3]~I .input_power_up = "low";
defparam \DRAM_ADDR[3]~I .input_register_mode = "none";
defparam \DRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_power_up = "low";
defparam \DRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .operation_mode = "output";
defparam \DRAM_ADDR[3]~I .output_async_reset = "none";
defparam \DRAM_ADDR[3]~I .output_power_up = "low";
defparam \DRAM_ADDR[3]~I .output_register_mode = "none";
defparam \DRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam \DRAM_ADDR[4]~I .input_async_reset = "none";
defparam \DRAM_ADDR[4]~I .input_power_up = "low";
defparam \DRAM_ADDR[4]~I .input_register_mode = "none";
defparam \DRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_power_up = "low";
defparam \DRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .operation_mode = "output";
defparam \DRAM_ADDR[4]~I .output_async_reset = "none";
defparam \DRAM_ADDR[4]~I .output_power_up = "low";
defparam \DRAM_ADDR[4]~I .output_register_mode = "none";
defparam \DRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam \DRAM_ADDR[5]~I .input_async_reset = "none";
defparam \DRAM_ADDR[5]~I .input_power_up = "low";
defparam \DRAM_ADDR[5]~I .input_register_mode = "none";
defparam \DRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_power_up = "low";
defparam \DRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .operation_mode = "output";
defparam \DRAM_ADDR[5]~I .output_async_reset = "none";
defparam \DRAM_ADDR[5]~I .output_power_up = "low";
defparam \DRAM_ADDR[5]~I .output_register_mode = "none";
defparam \DRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam \DRAM_ADDR[6]~I .input_async_reset = "none";
defparam \DRAM_ADDR[6]~I .input_power_up = "low";
defparam \DRAM_ADDR[6]~I .input_register_mode = "none";
defparam \DRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_power_up = "low";
defparam \DRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .operation_mode = "output";
defparam \DRAM_ADDR[6]~I .output_async_reset = "none";
defparam \DRAM_ADDR[6]~I .output_power_up = "low";
defparam \DRAM_ADDR[6]~I .output_register_mode = "none";
defparam \DRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam \DRAM_ADDR[7]~I .input_async_reset = "none";
defparam \DRAM_ADDR[7]~I .input_power_up = "low";
defparam \DRAM_ADDR[7]~I .input_register_mode = "none";
defparam \DRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_power_up = "low";
defparam \DRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .operation_mode = "output";
defparam \DRAM_ADDR[7]~I .output_async_reset = "none";
defparam \DRAM_ADDR[7]~I .output_power_up = "low";
defparam \DRAM_ADDR[7]~I .output_register_mode = "none";
defparam \DRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam \DRAM_ADDR[8]~I .input_async_reset = "none";
defparam \DRAM_ADDR[8]~I .input_power_up = "low";
defparam \DRAM_ADDR[8]~I .input_register_mode = "none";
defparam \DRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_power_up = "low";
defparam \DRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .operation_mode = "output";
defparam \DRAM_ADDR[8]~I .output_async_reset = "none";
defparam \DRAM_ADDR[8]~I .output_power_up = "low";
defparam \DRAM_ADDR[8]~I .output_register_mode = "none";
defparam \DRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam \DRAM_ADDR[9]~I .input_async_reset = "none";
defparam \DRAM_ADDR[9]~I .input_power_up = "low";
defparam \DRAM_ADDR[9]~I .input_register_mode = "none";
defparam \DRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_power_up = "low";
defparam \DRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .operation_mode = "output";
defparam \DRAM_ADDR[9]~I .output_async_reset = "none";
defparam \DRAM_ADDR[9]~I .output_power_up = "low";
defparam \DRAM_ADDR[9]~I .output_register_mode = "none";
defparam \DRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam \DRAM_ADDR[10]~I .input_async_reset = "none";
defparam \DRAM_ADDR[10]~I .input_power_up = "low";
defparam \DRAM_ADDR[10]~I .input_register_mode = "none";
defparam \DRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_power_up = "low";
defparam \DRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .operation_mode = "output";
defparam \DRAM_ADDR[10]~I .output_async_reset = "none";
defparam \DRAM_ADDR[10]~I .output_power_up = "low";
defparam \DRAM_ADDR[10]~I .output_register_mode = "none";
defparam \DRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam \DRAM_ADDR[11]~I .input_async_reset = "none";
defparam \DRAM_ADDR[11]~I .input_power_up = "low";
defparam \DRAM_ADDR[11]~I .input_register_mode = "none";
defparam \DRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_power_up = "low";
defparam \DRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .operation_mode = "output";
defparam \DRAM_ADDR[11]~I .output_async_reset = "none";
defparam \DRAM_ADDR[11]~I .output_power_up = "low";
defparam \DRAM_ADDR[11]~I .output_register_mode = "none";
defparam \DRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_LDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam \DRAM_LDQM~I .input_async_reset = "none";
defparam \DRAM_LDQM~I .input_power_up = "low";
defparam \DRAM_LDQM~I .input_register_mode = "none";
defparam \DRAM_LDQM~I .input_sync_reset = "none";
defparam \DRAM_LDQM~I .oe_async_reset = "none";
defparam \DRAM_LDQM~I .oe_power_up = "low";
defparam \DRAM_LDQM~I .oe_register_mode = "none";
defparam \DRAM_LDQM~I .oe_sync_reset = "none";
defparam \DRAM_LDQM~I .operation_mode = "output";
defparam \DRAM_LDQM~I .output_async_reset = "none";
defparam \DRAM_LDQM~I .output_power_up = "low";
defparam \DRAM_LDQM~I .output_register_mode = "none";
defparam \DRAM_LDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_UDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam \DRAM_UDQM~I .input_async_reset = "none";
defparam \DRAM_UDQM~I .input_power_up = "low";
defparam \DRAM_UDQM~I .input_register_mode = "none";
defparam \DRAM_UDQM~I .input_sync_reset = "none";
defparam \DRAM_UDQM~I .oe_async_reset = "none";
defparam \DRAM_UDQM~I .oe_power_up = "low";
defparam \DRAM_UDQM~I .oe_register_mode = "none";
defparam \DRAM_UDQM~I .oe_sync_reset = "none";
defparam \DRAM_UDQM~I .operation_mode = "output";
defparam \DRAM_UDQM~I .output_async_reset = "none";
defparam \DRAM_UDQM~I .output_power_up = "low";
defparam \DRAM_UDQM~I .output_register_mode = "none";
defparam \DRAM_UDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam \DRAM_WE_N~I .input_async_reset = "none";
defparam \DRAM_WE_N~I .input_power_up = "low";
defparam \DRAM_WE_N~I .input_register_mode = "none";
defparam \DRAM_WE_N~I .input_sync_reset = "none";
defparam \DRAM_WE_N~I .oe_async_reset = "none";
defparam \DRAM_WE_N~I .oe_power_up = "low";
defparam \DRAM_WE_N~I .oe_register_mode = "none";
defparam \DRAM_WE_N~I .oe_sync_reset = "none";
defparam \DRAM_WE_N~I .operation_mode = "output";
defparam \DRAM_WE_N~I .output_async_reset = "none";
defparam \DRAM_WE_N~I .output_power_up = "low";
defparam \DRAM_WE_N~I .output_register_mode = "none";
defparam \DRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam \DRAM_CAS_N~I .input_async_reset = "none";
defparam \DRAM_CAS_N~I .input_power_up = "low";
defparam \DRAM_CAS_N~I .input_register_mode = "none";
defparam \DRAM_CAS_N~I .input_sync_reset = "none";
defparam \DRAM_CAS_N~I .oe_async_reset = "none";
defparam \DRAM_CAS_N~I .oe_power_up = "low";
defparam \DRAM_CAS_N~I .oe_register_mode = "none";
defparam \DRAM_CAS_N~I .oe_sync_reset = "none";
defparam \DRAM_CAS_N~I .operation_mode = "output";
defparam \DRAM_CAS_N~I .output_async_reset = "none";
defparam \DRAM_CAS_N~I .output_power_up = "low";
defparam \DRAM_CAS_N~I .output_register_mode = "none";
defparam \DRAM_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_RAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam \DRAM_RAS_N~I .input_async_reset = "none";
defparam \DRAM_RAS_N~I .input_power_up = "low";
defparam \DRAM_RAS_N~I .input_register_mode = "none";
defparam \DRAM_RAS_N~I .input_sync_reset = "none";
defparam \DRAM_RAS_N~I .oe_async_reset = "none";
defparam \DRAM_RAS_N~I .oe_power_up = "low";
defparam \DRAM_RAS_N~I .oe_register_mode = "none";
defparam \DRAM_RAS_N~I .oe_sync_reset = "none";
defparam \DRAM_RAS_N~I .operation_mode = "output";
defparam \DRAM_RAS_N~I .output_async_reset = "none";
defparam \DRAM_RAS_N~I .output_power_up = "low";
defparam \DRAM_RAS_N~I .output_register_mode = "none";
defparam \DRAM_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam \DRAM_CS_N~I .input_async_reset = "none";
defparam \DRAM_CS_N~I .input_power_up = "low";
defparam \DRAM_CS_N~I .input_register_mode = "none";
defparam \DRAM_CS_N~I .input_sync_reset = "none";
defparam \DRAM_CS_N~I .oe_async_reset = "none";
defparam \DRAM_CS_N~I .oe_power_up = "low";
defparam \DRAM_CS_N~I .oe_register_mode = "none";
defparam \DRAM_CS_N~I .oe_sync_reset = "none";
defparam \DRAM_CS_N~I .operation_mode = "output";
defparam \DRAM_CS_N~I .output_async_reset = "none";
defparam \DRAM_CS_N~I .output_power_up = "low";
defparam \DRAM_CS_N~I .output_register_mode = "none";
defparam \DRAM_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_0~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam \DRAM_BA_0~I .input_async_reset = "none";
defparam \DRAM_BA_0~I .input_power_up = "low";
defparam \DRAM_BA_0~I .input_register_mode = "none";
defparam \DRAM_BA_0~I .input_sync_reset = "none";
defparam \DRAM_BA_0~I .oe_async_reset = "none";
defparam \DRAM_BA_0~I .oe_power_up = "low";
defparam \DRAM_BA_0~I .oe_register_mode = "none";
defparam \DRAM_BA_0~I .oe_sync_reset = "none";
defparam \DRAM_BA_0~I .operation_mode = "output";
defparam \DRAM_BA_0~I .output_async_reset = "none";
defparam \DRAM_BA_0~I .output_power_up = "low";
defparam \DRAM_BA_0~I .output_register_mode = "none";
defparam \DRAM_BA_0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam \DRAM_BA_1~I .input_async_reset = "none";
defparam \DRAM_BA_1~I .input_power_up = "low";
defparam \DRAM_BA_1~I .input_register_mode = "none";
defparam \DRAM_BA_1~I .input_sync_reset = "none";
defparam \DRAM_BA_1~I .oe_async_reset = "none";
defparam \DRAM_BA_1~I .oe_power_up = "low";
defparam \DRAM_BA_1~I .oe_register_mode = "none";
defparam \DRAM_BA_1~I .oe_sync_reset = "none";
defparam \DRAM_BA_1~I .operation_mode = "output";
defparam \DRAM_BA_1~I .output_async_reset = "none";
defparam \DRAM_BA_1~I .output_power_up = "low";
defparam \DRAM_BA_1~I .output_register_mode = "none";
defparam \DRAM_BA_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLK));
// synopsys translate_off
defparam \DRAM_CLK~I .input_async_reset = "none";
defparam \DRAM_CLK~I .input_power_up = "low";
defparam \DRAM_CLK~I .input_register_mode = "none";
defparam \DRAM_CLK~I .input_sync_reset = "none";
defparam \DRAM_CLK~I .oe_async_reset = "none";
defparam \DRAM_CLK~I .oe_power_up = "low";
defparam \DRAM_CLK~I .oe_register_mode = "none";
defparam \DRAM_CLK~I .oe_sync_reset = "none";
defparam \DRAM_CLK~I .operation_mode = "output";
defparam \DRAM_CLK~I .output_async_reset = "none";
defparam \DRAM_CLK~I .output_power_up = "low";
defparam \DRAM_CLK~I .output_register_mode = "none";
defparam \DRAM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CKE~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam \DRAM_CKE~I .input_async_reset = "none";
defparam \DRAM_CKE~I .input_power_up = "low";
defparam \DRAM_CKE~I .input_register_mode = "none";
defparam \DRAM_CKE~I .input_sync_reset = "none";
defparam \DRAM_CKE~I .oe_async_reset = "none";
defparam \DRAM_CKE~I .oe_power_up = "low";
defparam \DRAM_CKE~I .oe_register_mode = "none";
defparam \DRAM_CKE~I .oe_sync_reset = "none";
defparam \DRAM_CKE~I .operation_mode = "output";
defparam \DRAM_CKE~I .output_async_reset = "none";
defparam \DRAM_CKE~I .output_power_up = "low";
defparam \DRAM_CKE~I .output_register_mode = "none";
defparam \DRAM_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[0]));
// synopsys translate_off
defparam \FL_ADDR[0]~I .input_async_reset = "none";
defparam \FL_ADDR[0]~I .input_power_up = "low";
defparam \FL_ADDR[0]~I .input_register_mode = "none";
defparam \FL_ADDR[0]~I .input_sync_reset = "none";
defparam \FL_ADDR[0]~I .oe_async_reset = "none";
defparam \FL_ADDR[0]~I .oe_power_up = "low";
defparam \FL_ADDR[0]~I .oe_register_mode = "none";
defparam \FL_ADDR[0]~I .oe_sync_reset = "none";
defparam \FL_ADDR[0]~I .operation_mode = "output";
defparam \FL_ADDR[0]~I .output_async_reset = "none";
defparam \FL_ADDR[0]~I .output_power_up = "low";
defparam \FL_ADDR[0]~I .output_register_mode = "none";
defparam \FL_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[1]));
// synopsys translate_off
defparam \FL_ADDR[1]~I .input_async_reset = "none";
defparam \FL_ADDR[1]~I .input_power_up = "low";
defparam \FL_ADDR[1]~I .input_register_mode = "none";
defparam \FL_ADDR[1]~I .input_sync_reset = "none";
defparam \FL_ADDR[1]~I .oe_async_reset = "none";
defparam \FL_ADDR[1]~I .oe_power_up = "low";
defparam \FL_ADDR[1]~I .oe_register_mode = "none";
defparam \FL_ADDR[1]~I .oe_sync_reset = "none";
defparam \FL_ADDR[1]~I .operation_mode = "output";
defparam \FL_ADDR[1]~I .output_async_reset = "none";
defparam \FL_ADDR[1]~I .output_power_up = "low";
defparam \FL_ADDR[1]~I .output_register_mode = "none";
defparam \FL_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[2]));
// synopsys translate_off
defparam \FL_ADDR[2]~I .input_async_reset = "none";
defparam \FL_ADDR[2]~I .input_power_up = "low";
defparam \FL_ADDR[2]~I .input_register_mode = "none";
defparam \FL_ADDR[2]~I .input_sync_reset = "none";
defparam \FL_ADDR[2]~I .oe_async_reset = "none";
defparam \FL_ADDR[2]~I .oe_power_up = "low";
defparam \FL_ADDR[2]~I .oe_register_mode = "none";
defparam \FL_ADDR[2]~I .oe_sync_reset = "none";
defparam \FL_ADDR[2]~I .operation_mode = "output";
defparam \FL_ADDR[2]~I .output_async_reset = "none";
defparam \FL_ADDR[2]~I .output_power_up = "low";
defparam \FL_ADDR[2]~I .output_register_mode = "none";
defparam \FL_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[3]));
// synopsys translate_off
defparam \FL_ADDR[3]~I .input_async_reset = "none";
defparam \FL_ADDR[3]~I .input_power_up = "low";
defparam \FL_ADDR[3]~I .input_register_mode = "none";
defparam \FL_ADDR[3]~I .input_sync_reset = "none";
defparam \FL_ADDR[3]~I .oe_async_reset = "none";
defparam \FL_ADDR[3]~I .oe_power_up = "low";
defparam \FL_ADDR[3]~I .oe_register_mode = "none";
defparam \FL_ADDR[3]~I .oe_sync_reset = "none";
defparam \FL_ADDR[3]~I .operation_mode = "output";
defparam \FL_ADDR[3]~I .output_async_reset = "none";
defparam \FL_ADDR[3]~I .output_power_up = "low";
defparam \FL_ADDR[3]~I .output_register_mode = "none";
defparam \FL_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[4]));
// synopsys translate_off
defparam \FL_ADDR[4]~I .input_async_reset = "none";
defparam \FL_ADDR[4]~I .input_power_up = "low";
defparam \FL_ADDR[4]~I .input_register_mode = "none";
defparam \FL_ADDR[4]~I .input_sync_reset = "none";
defparam \FL_ADDR[4]~I .oe_async_reset = "none";
defparam \FL_ADDR[4]~I .oe_power_up = "low";
defparam \FL_ADDR[4]~I .oe_register_mode = "none";
defparam \FL_ADDR[4]~I .oe_sync_reset = "none";
defparam \FL_ADDR[4]~I .operation_mode = "output";
defparam \FL_ADDR[4]~I .output_async_reset = "none";
defparam \FL_ADDR[4]~I .output_power_up = "low";
defparam \FL_ADDR[4]~I .output_register_mode = "none";
defparam \FL_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[5]));
// synopsys translate_off
defparam \FL_ADDR[5]~I .input_async_reset = "none";
defparam \FL_ADDR[5]~I .input_power_up = "low";
defparam \FL_ADDR[5]~I .input_register_mode = "none";
defparam \FL_ADDR[5]~I .input_sync_reset = "none";
defparam \FL_ADDR[5]~I .oe_async_reset = "none";
defparam \FL_ADDR[5]~I .oe_power_up = "low";
defparam \FL_ADDR[5]~I .oe_register_mode = "none";
defparam \FL_ADDR[5]~I .oe_sync_reset = "none";
defparam \FL_ADDR[5]~I .operation_mode = "output";
defparam \FL_ADDR[5]~I .output_async_reset = "none";
defparam \FL_ADDR[5]~I .output_power_up = "low";
defparam \FL_ADDR[5]~I .output_register_mode = "none";
defparam \FL_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[6]));
// synopsys translate_off
defparam \FL_ADDR[6]~I .input_async_reset = "none";
defparam \FL_ADDR[6]~I .input_power_up = "low";
defparam \FL_ADDR[6]~I .input_register_mode = "none";
defparam \FL_ADDR[6]~I .input_sync_reset = "none";
defparam \FL_ADDR[6]~I .oe_async_reset = "none";
defparam \FL_ADDR[6]~I .oe_power_up = "low";
defparam \FL_ADDR[6]~I .oe_register_mode = "none";
defparam \FL_ADDR[6]~I .oe_sync_reset = "none";
defparam \FL_ADDR[6]~I .operation_mode = "output";
defparam \FL_ADDR[6]~I .output_async_reset = "none";
defparam \FL_ADDR[6]~I .output_power_up = "low";
defparam \FL_ADDR[6]~I .output_register_mode = "none";
defparam \FL_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[7]));
// synopsys translate_off
defparam \FL_ADDR[7]~I .input_async_reset = "none";
defparam \FL_ADDR[7]~I .input_power_up = "low";
defparam \FL_ADDR[7]~I .input_register_mode = "none";
defparam \FL_ADDR[7]~I .input_sync_reset = "none";
defparam \FL_ADDR[7]~I .oe_async_reset = "none";
defparam \FL_ADDR[7]~I .oe_power_up = "low";
defparam \FL_ADDR[7]~I .oe_register_mode = "none";
defparam \FL_ADDR[7]~I .oe_sync_reset = "none";
defparam \FL_ADDR[7]~I .operation_mode = "output";
defparam \FL_ADDR[7]~I .output_async_reset = "none";
defparam \FL_ADDR[7]~I .output_power_up = "low";
defparam \FL_ADDR[7]~I .output_register_mode = "none";
defparam \FL_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[8]));
// synopsys translate_off
defparam \FL_ADDR[8]~I .input_async_reset = "none";
defparam \FL_ADDR[8]~I .input_power_up = "low";
defparam \FL_ADDR[8]~I .input_register_mode = "none";
defparam \FL_ADDR[8]~I .input_sync_reset = "none";
defparam \FL_ADDR[8]~I .oe_async_reset = "none";
defparam \FL_ADDR[8]~I .oe_power_up = "low";
defparam \FL_ADDR[8]~I .oe_register_mode = "none";
defparam \FL_ADDR[8]~I .oe_sync_reset = "none";
defparam \FL_ADDR[8]~I .operation_mode = "output";
defparam \FL_ADDR[8]~I .output_async_reset = "none";
defparam \FL_ADDR[8]~I .output_power_up = "low";
defparam \FL_ADDR[8]~I .output_register_mode = "none";
defparam \FL_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[9]));
// synopsys translate_off
defparam \FL_ADDR[9]~I .input_async_reset = "none";
defparam \FL_ADDR[9]~I .input_power_up = "low";
defparam \FL_ADDR[9]~I .input_register_mode = "none";
defparam \FL_ADDR[9]~I .input_sync_reset = "none";
defparam \FL_ADDR[9]~I .oe_async_reset = "none";
defparam \FL_ADDR[9]~I .oe_power_up = "low";
defparam \FL_ADDR[9]~I .oe_register_mode = "none";
defparam \FL_ADDR[9]~I .oe_sync_reset = "none";
defparam \FL_ADDR[9]~I .operation_mode = "output";
defparam \FL_ADDR[9]~I .output_async_reset = "none";
defparam \FL_ADDR[9]~I .output_power_up = "low";
defparam \FL_ADDR[9]~I .output_register_mode = "none";
defparam \FL_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[10]));
// synopsys translate_off
defparam \FL_ADDR[10]~I .input_async_reset = "none";
defparam \FL_ADDR[10]~I .input_power_up = "low";
defparam \FL_ADDR[10]~I .input_register_mode = "none";
defparam \FL_ADDR[10]~I .input_sync_reset = "none";
defparam \FL_ADDR[10]~I .oe_async_reset = "none";
defparam \FL_ADDR[10]~I .oe_power_up = "low";
defparam \FL_ADDR[10]~I .oe_register_mode = "none";
defparam \FL_ADDR[10]~I .oe_sync_reset = "none";
defparam \FL_ADDR[10]~I .operation_mode = "output";
defparam \FL_ADDR[10]~I .output_async_reset = "none";
defparam \FL_ADDR[10]~I .output_power_up = "low";
defparam \FL_ADDR[10]~I .output_register_mode = "none";
defparam \FL_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[11]));
// synopsys translate_off
defparam \FL_ADDR[11]~I .input_async_reset = "none";
defparam \FL_ADDR[11]~I .input_power_up = "low";
defparam \FL_ADDR[11]~I .input_register_mode = "none";
defparam \FL_ADDR[11]~I .input_sync_reset = "none";
defparam \FL_ADDR[11]~I .oe_async_reset = "none";
defparam \FL_ADDR[11]~I .oe_power_up = "low";
defparam \FL_ADDR[11]~I .oe_register_mode = "none";
defparam \FL_ADDR[11]~I .oe_sync_reset = "none";
defparam \FL_ADDR[11]~I .operation_mode = "output";
defparam \FL_ADDR[11]~I .output_async_reset = "none";
defparam \FL_ADDR[11]~I .output_power_up = "low";
defparam \FL_ADDR[11]~I .output_register_mode = "none";
defparam \FL_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[12]));
// synopsys translate_off
defparam \FL_ADDR[12]~I .input_async_reset = "none";
defparam \FL_ADDR[12]~I .input_power_up = "low";
defparam \FL_ADDR[12]~I .input_register_mode = "none";
defparam \FL_ADDR[12]~I .input_sync_reset = "none";
defparam \FL_ADDR[12]~I .oe_async_reset = "none";
defparam \FL_ADDR[12]~I .oe_power_up = "low";
defparam \FL_ADDR[12]~I .oe_register_mode = "none";
defparam \FL_ADDR[12]~I .oe_sync_reset = "none";
defparam \FL_ADDR[12]~I .operation_mode = "output";
defparam \FL_ADDR[12]~I .output_async_reset = "none";
defparam \FL_ADDR[12]~I .output_power_up = "low";
defparam \FL_ADDR[12]~I .output_register_mode = "none";
defparam \FL_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[13]));
// synopsys translate_off
defparam \FL_ADDR[13]~I .input_async_reset = "none";
defparam \FL_ADDR[13]~I .input_power_up = "low";
defparam \FL_ADDR[13]~I .input_register_mode = "none";
defparam \FL_ADDR[13]~I .input_sync_reset = "none";
defparam \FL_ADDR[13]~I .oe_async_reset = "none";
defparam \FL_ADDR[13]~I .oe_power_up = "low";
defparam \FL_ADDR[13]~I .oe_register_mode = "none";
defparam \FL_ADDR[13]~I .oe_sync_reset = "none";
defparam \FL_ADDR[13]~I .operation_mode = "output";
defparam \FL_ADDR[13]~I .output_async_reset = "none";
defparam \FL_ADDR[13]~I .output_power_up = "low";
defparam \FL_ADDR[13]~I .output_register_mode = "none";
defparam \FL_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[14]));
// synopsys translate_off
defparam \FL_ADDR[14]~I .input_async_reset = "none";
defparam \FL_ADDR[14]~I .input_power_up = "low";
defparam \FL_ADDR[14]~I .input_register_mode = "none";
defparam \FL_ADDR[14]~I .input_sync_reset = "none";
defparam \FL_ADDR[14]~I .oe_async_reset = "none";
defparam \FL_ADDR[14]~I .oe_power_up = "low";
defparam \FL_ADDR[14]~I .oe_register_mode = "none";
defparam \FL_ADDR[14]~I .oe_sync_reset = "none";
defparam \FL_ADDR[14]~I .operation_mode = "output";
defparam \FL_ADDR[14]~I .output_async_reset = "none";
defparam \FL_ADDR[14]~I .output_power_up = "low";
defparam \FL_ADDR[14]~I .output_register_mode = "none";
defparam \FL_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[15]));
// synopsys translate_off
defparam \FL_ADDR[15]~I .input_async_reset = "none";
defparam \FL_ADDR[15]~I .input_power_up = "low";
defparam \FL_ADDR[15]~I .input_register_mode = "none";
defparam \FL_ADDR[15]~I .input_sync_reset = "none";
defparam \FL_ADDR[15]~I .oe_async_reset = "none";
defparam \FL_ADDR[15]~I .oe_power_up = "low";
defparam \FL_ADDR[15]~I .oe_register_mode = "none";
defparam \FL_ADDR[15]~I .oe_sync_reset = "none";
defparam \FL_ADDR[15]~I .operation_mode = "output";
defparam \FL_ADDR[15]~I .output_async_reset = "none";
defparam \FL_ADDR[15]~I .output_power_up = "low";
defparam \FL_ADDR[15]~I .output_register_mode = "none";
defparam \FL_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[16]));
// synopsys translate_off
defparam \FL_ADDR[16]~I .input_async_reset = "none";
defparam \FL_ADDR[16]~I .input_power_up = "low";
defparam \FL_ADDR[16]~I .input_register_mode = "none";
defparam \FL_ADDR[16]~I .input_sync_reset = "none";
defparam \FL_ADDR[16]~I .oe_async_reset = "none";
defparam \FL_ADDR[16]~I .oe_power_up = "low";
defparam \FL_ADDR[16]~I .oe_register_mode = "none";
defparam \FL_ADDR[16]~I .oe_sync_reset = "none";
defparam \FL_ADDR[16]~I .operation_mode = "output";
defparam \FL_ADDR[16]~I .output_async_reset = "none";
defparam \FL_ADDR[16]~I .output_power_up = "low";
defparam \FL_ADDR[16]~I .output_register_mode = "none";
defparam \FL_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[17]));
// synopsys translate_off
defparam \FL_ADDR[17]~I .input_async_reset = "none";
defparam \FL_ADDR[17]~I .input_power_up = "low";
defparam \FL_ADDR[17]~I .input_register_mode = "none";
defparam \FL_ADDR[17]~I .input_sync_reset = "none";
defparam \FL_ADDR[17]~I .oe_async_reset = "none";
defparam \FL_ADDR[17]~I .oe_power_up = "low";
defparam \FL_ADDR[17]~I .oe_register_mode = "none";
defparam \FL_ADDR[17]~I .oe_sync_reset = "none";
defparam \FL_ADDR[17]~I .operation_mode = "output";
defparam \FL_ADDR[17]~I .output_async_reset = "none";
defparam \FL_ADDR[17]~I .output_power_up = "low";
defparam \FL_ADDR[17]~I .output_register_mode = "none";
defparam \FL_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[18]));
// synopsys translate_off
defparam \FL_ADDR[18]~I .input_async_reset = "none";
defparam \FL_ADDR[18]~I .input_power_up = "low";
defparam \FL_ADDR[18]~I .input_register_mode = "none";
defparam \FL_ADDR[18]~I .input_sync_reset = "none";
defparam \FL_ADDR[18]~I .oe_async_reset = "none";
defparam \FL_ADDR[18]~I .oe_power_up = "low";
defparam \FL_ADDR[18]~I .oe_register_mode = "none";
defparam \FL_ADDR[18]~I .oe_sync_reset = "none";
defparam \FL_ADDR[18]~I .operation_mode = "output";
defparam \FL_ADDR[18]~I .output_async_reset = "none";
defparam \FL_ADDR[18]~I .output_power_up = "low";
defparam \FL_ADDR[18]~I .output_register_mode = "none";
defparam \FL_ADDR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[19]));
// synopsys translate_off
defparam \FL_ADDR[19]~I .input_async_reset = "none";
defparam \FL_ADDR[19]~I .input_power_up = "low";
defparam \FL_ADDR[19]~I .input_register_mode = "none";
defparam \FL_ADDR[19]~I .input_sync_reset = "none";
defparam \FL_ADDR[19]~I .oe_async_reset = "none";
defparam \FL_ADDR[19]~I .oe_power_up = "low";
defparam \FL_ADDR[19]~I .oe_register_mode = "none";
defparam \FL_ADDR[19]~I .oe_sync_reset = "none";
defparam \FL_ADDR[19]~I .operation_mode = "output";
defparam \FL_ADDR[19]~I .output_async_reset = "none";
defparam \FL_ADDR[19]~I .output_power_up = "low";
defparam \FL_ADDR[19]~I .output_register_mode = "none";
defparam \FL_ADDR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[20]));
// synopsys translate_off
defparam \FL_ADDR[20]~I .input_async_reset = "none";
defparam \FL_ADDR[20]~I .input_power_up = "low";
defparam \FL_ADDR[20]~I .input_register_mode = "none";
defparam \FL_ADDR[20]~I .input_sync_reset = "none";
defparam \FL_ADDR[20]~I .oe_async_reset = "none";
defparam \FL_ADDR[20]~I .oe_power_up = "low";
defparam \FL_ADDR[20]~I .oe_register_mode = "none";
defparam \FL_ADDR[20]~I .oe_sync_reset = "none";
defparam \FL_ADDR[20]~I .operation_mode = "output";
defparam \FL_ADDR[20]~I .output_async_reset = "none";
defparam \FL_ADDR[20]~I .output_power_up = "low";
defparam \FL_ADDR[20]~I .output_register_mode = "none";
defparam \FL_ADDR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[21]));
// synopsys translate_off
defparam \FL_ADDR[21]~I .input_async_reset = "none";
defparam \FL_ADDR[21]~I .input_power_up = "low";
defparam \FL_ADDR[21]~I .input_register_mode = "none";
defparam \FL_ADDR[21]~I .input_sync_reset = "none";
defparam \FL_ADDR[21]~I .oe_async_reset = "none";
defparam \FL_ADDR[21]~I .oe_power_up = "low";
defparam \FL_ADDR[21]~I .oe_register_mode = "none";
defparam \FL_ADDR[21]~I .oe_sync_reset = "none";
defparam \FL_ADDR[21]~I .operation_mode = "output";
defparam \FL_ADDR[21]~I .output_async_reset = "none";
defparam \FL_ADDR[21]~I .output_power_up = "low";
defparam \FL_ADDR[21]~I .output_register_mode = "none";
defparam \FL_ADDR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_WE_N));
// synopsys translate_off
defparam \FL_WE_N~I .input_async_reset = "none";
defparam \FL_WE_N~I .input_power_up = "low";
defparam \FL_WE_N~I .input_register_mode = "none";
defparam \FL_WE_N~I .input_sync_reset = "none";
defparam \FL_WE_N~I .oe_async_reset = "none";
defparam \FL_WE_N~I .oe_power_up = "low";
defparam \FL_WE_N~I .oe_register_mode = "none";
defparam \FL_WE_N~I .oe_sync_reset = "none";
defparam \FL_WE_N~I .operation_mode = "output";
defparam \FL_WE_N~I .output_async_reset = "none";
defparam \FL_WE_N~I .output_power_up = "low";
defparam \FL_WE_N~I .output_register_mode = "none";
defparam \FL_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_RST_N));
// synopsys translate_off
defparam \FL_RST_N~I .input_async_reset = "none";
defparam \FL_RST_N~I .input_power_up = "low";
defparam \FL_RST_N~I .input_register_mode = "none";
defparam \FL_RST_N~I .input_sync_reset = "none";
defparam \FL_RST_N~I .oe_async_reset = "none";
defparam \FL_RST_N~I .oe_power_up = "low";
defparam \FL_RST_N~I .oe_register_mode = "none";
defparam \FL_RST_N~I .oe_sync_reset = "none";
defparam \FL_RST_N~I .operation_mode = "output";
defparam \FL_RST_N~I .output_async_reset = "none";
defparam \FL_RST_N~I .output_power_up = "low";
defparam \FL_RST_N~I .output_register_mode = "none";
defparam \FL_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_OE_N));
// synopsys translate_off
defparam \FL_OE_N~I .input_async_reset = "none";
defparam \FL_OE_N~I .input_power_up = "low";
defparam \FL_OE_N~I .input_register_mode = "none";
defparam \FL_OE_N~I .input_sync_reset = "none";
defparam \FL_OE_N~I .oe_async_reset = "none";
defparam \FL_OE_N~I .oe_power_up = "low";
defparam \FL_OE_N~I .oe_register_mode = "none";
defparam \FL_OE_N~I .oe_sync_reset = "none";
defparam \FL_OE_N~I .operation_mode = "output";
defparam \FL_OE_N~I .output_async_reset = "none";
defparam \FL_OE_N~I .output_power_up = "low";
defparam \FL_OE_N~I .output_register_mode = "none";
defparam \FL_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_CE_N));
// synopsys translate_off
defparam \FL_CE_N~I .input_async_reset = "none";
defparam \FL_CE_N~I .input_power_up = "low";
defparam \FL_CE_N~I .input_register_mode = "none";
defparam \FL_CE_N~I .input_sync_reset = "none";
defparam \FL_CE_N~I .oe_async_reset = "none";
defparam \FL_CE_N~I .oe_power_up = "low";
defparam \FL_CE_N~I .oe_register_mode = "none";
defparam \FL_CE_N~I .oe_sync_reset = "none";
defparam \FL_CE_N~I .operation_mode = "output";
defparam \FL_CE_N~I .output_async_reset = "none";
defparam \FL_CE_N~I .output_power_up = "low";
defparam \FL_CE_N~I .output_register_mode = "none";
defparam \FL_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[0]));
// synopsys translate_off
defparam \SRAM_ADDR[0]~I .input_async_reset = "none";
defparam \SRAM_ADDR[0]~I .input_power_up = "low";
defparam \SRAM_ADDR[0]~I .input_register_mode = "none";
defparam \SRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_power_up = "low";
defparam \SRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .operation_mode = "output";
defparam \SRAM_ADDR[0]~I .output_async_reset = "none";
defparam \SRAM_ADDR[0]~I .output_power_up = "low";
defparam \SRAM_ADDR[0]~I .output_register_mode = "none";
defparam \SRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[1]));
// synopsys translate_off
defparam \SRAM_ADDR[1]~I .input_async_reset = "none";
defparam \SRAM_ADDR[1]~I .input_power_up = "low";
defparam \SRAM_ADDR[1]~I .input_register_mode = "none";
defparam \SRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_power_up = "low";
defparam \SRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .operation_mode = "output";
defparam \SRAM_ADDR[1]~I .output_async_reset = "none";
defparam \SRAM_ADDR[1]~I .output_power_up = "low";
defparam \SRAM_ADDR[1]~I .output_register_mode = "none";
defparam \SRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[2]));
// synopsys translate_off
defparam \SRAM_ADDR[2]~I .input_async_reset = "none";
defparam \SRAM_ADDR[2]~I .input_power_up = "low";
defparam \SRAM_ADDR[2]~I .input_register_mode = "none";
defparam \SRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_power_up = "low";
defparam \SRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .operation_mode = "output";
defparam \SRAM_ADDR[2]~I .output_async_reset = "none";
defparam \SRAM_ADDR[2]~I .output_power_up = "low";
defparam \SRAM_ADDR[2]~I .output_register_mode = "none";
defparam \SRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[3]));
// synopsys translate_off
defparam \SRAM_ADDR[3]~I .input_async_reset = "none";
defparam \SRAM_ADDR[3]~I .input_power_up = "low";
defparam \SRAM_ADDR[3]~I .input_register_mode = "none";
defparam \SRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_power_up = "low";
defparam \SRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .operation_mode = "output";
defparam \SRAM_ADDR[3]~I .output_async_reset = "none";
defparam \SRAM_ADDR[3]~I .output_power_up = "low";
defparam \SRAM_ADDR[3]~I .output_register_mode = "none";
defparam \SRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[4]));
// synopsys translate_off
defparam \SRAM_ADDR[4]~I .input_async_reset = "none";
defparam \SRAM_ADDR[4]~I .input_power_up = "low";
defparam \SRAM_ADDR[4]~I .input_register_mode = "none";
defparam \SRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_power_up = "low";
defparam \SRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .operation_mode = "output";
defparam \SRAM_ADDR[4]~I .output_async_reset = "none";
defparam \SRAM_ADDR[4]~I .output_power_up = "low";
defparam \SRAM_ADDR[4]~I .output_register_mode = "none";
defparam \SRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[5]));
// synopsys translate_off
defparam \SRAM_ADDR[5]~I .input_async_reset = "none";
defparam \SRAM_ADDR[5]~I .input_power_up = "low";
defparam \SRAM_ADDR[5]~I .input_register_mode = "none";
defparam \SRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_power_up = "low";
defparam \SRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .operation_mode = "output";
defparam \SRAM_ADDR[5]~I .output_async_reset = "none";
defparam \SRAM_ADDR[5]~I .output_power_up = "low";
defparam \SRAM_ADDR[5]~I .output_register_mode = "none";
defparam \SRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[6]));
// synopsys translate_off
defparam \SRAM_ADDR[6]~I .input_async_reset = "none";
defparam \SRAM_ADDR[6]~I .input_power_up = "low";
defparam \SRAM_ADDR[6]~I .input_register_mode = "none";
defparam \SRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_power_up = "low";
defparam \SRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .operation_mode = "output";
defparam \SRAM_ADDR[6]~I .output_async_reset = "none";
defparam \SRAM_ADDR[6]~I .output_power_up = "low";
defparam \SRAM_ADDR[6]~I .output_register_mode = "none";
defparam \SRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[7]));
// synopsys translate_off
defparam \SRAM_ADDR[7]~I .input_async_reset = "none";
defparam \SRAM_ADDR[7]~I .input_power_up = "low";
defparam \SRAM_ADDR[7]~I .input_register_mode = "none";
defparam \SRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_power_up = "low";
defparam \SRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .operation_mode = "output";
defparam \SRAM_ADDR[7]~I .output_async_reset = "none";
defparam \SRAM_ADDR[7]~I .output_power_up = "low";
defparam \SRAM_ADDR[7]~I .output_register_mode = "none";
defparam \SRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[8]));
// synopsys translate_off
defparam \SRAM_ADDR[8]~I .input_async_reset = "none";
defparam \SRAM_ADDR[8]~I .input_power_up = "low";
defparam \SRAM_ADDR[8]~I .input_register_mode = "none";
defparam \SRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_power_up = "low";
defparam \SRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .operation_mode = "output";
defparam \SRAM_ADDR[8]~I .output_async_reset = "none";
defparam \SRAM_ADDR[8]~I .output_power_up = "low";
defparam \SRAM_ADDR[8]~I .output_register_mode = "none";
defparam \SRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[9]));
// synopsys translate_off
defparam \SRAM_ADDR[9]~I .input_async_reset = "none";
defparam \SRAM_ADDR[9]~I .input_power_up = "low";
defparam \SRAM_ADDR[9]~I .input_register_mode = "none";
defparam \SRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_power_up = "low";
defparam \SRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .operation_mode = "output";
defparam \SRAM_ADDR[9]~I .output_async_reset = "none";
defparam \SRAM_ADDR[9]~I .output_power_up = "low";
defparam \SRAM_ADDR[9]~I .output_register_mode = "none";
defparam \SRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[10]));
// synopsys translate_off
defparam \SRAM_ADDR[10]~I .input_async_reset = "none";
defparam \SRAM_ADDR[10]~I .input_power_up = "low";
defparam \SRAM_ADDR[10]~I .input_register_mode = "none";
defparam \SRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_power_up = "low";
defparam \SRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .operation_mode = "output";
defparam \SRAM_ADDR[10]~I .output_async_reset = "none";
defparam \SRAM_ADDR[10]~I .output_power_up = "low";
defparam \SRAM_ADDR[10]~I .output_register_mode = "none";
defparam \SRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[11]));
// synopsys translate_off
defparam \SRAM_ADDR[11]~I .input_async_reset = "none";
defparam \SRAM_ADDR[11]~I .input_power_up = "low";
defparam \SRAM_ADDR[11]~I .input_register_mode = "none";
defparam \SRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_power_up = "low";
defparam \SRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .operation_mode = "output";
defparam \SRAM_ADDR[11]~I .output_async_reset = "none";
defparam \SRAM_ADDR[11]~I .output_power_up = "low";
defparam \SRAM_ADDR[11]~I .output_register_mode = "none";
defparam \SRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[12]));
// synopsys translate_off
defparam \SRAM_ADDR[12]~I .input_async_reset = "none";
defparam \SRAM_ADDR[12]~I .input_power_up = "low";
defparam \SRAM_ADDR[12]~I .input_register_mode = "none";
defparam \SRAM_ADDR[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_power_up = "low";
defparam \SRAM_ADDR[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .operation_mode = "output";
defparam \SRAM_ADDR[12]~I .output_async_reset = "none";
defparam \SRAM_ADDR[12]~I .output_power_up = "low";
defparam \SRAM_ADDR[12]~I .output_register_mode = "none";
defparam \SRAM_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[13]));
// synopsys translate_off
defparam \SRAM_ADDR[13]~I .input_async_reset = "none";
defparam \SRAM_ADDR[13]~I .input_power_up = "low";
defparam \SRAM_ADDR[13]~I .input_register_mode = "none";
defparam \SRAM_ADDR[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_power_up = "low";
defparam \SRAM_ADDR[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .operation_mode = "output";
defparam \SRAM_ADDR[13]~I .output_async_reset = "none";
defparam \SRAM_ADDR[13]~I .output_power_up = "low";
defparam \SRAM_ADDR[13]~I .output_register_mode = "none";
defparam \SRAM_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[14]));
// synopsys translate_off
defparam \SRAM_ADDR[14]~I .input_async_reset = "none";
defparam \SRAM_ADDR[14]~I .input_power_up = "low";
defparam \SRAM_ADDR[14]~I .input_register_mode = "none";
defparam \SRAM_ADDR[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_power_up = "low";
defparam \SRAM_ADDR[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .operation_mode = "output";
defparam \SRAM_ADDR[14]~I .output_async_reset = "none";
defparam \SRAM_ADDR[14]~I .output_power_up = "low";
defparam \SRAM_ADDR[14]~I .output_register_mode = "none";
defparam \SRAM_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[15]));
// synopsys translate_off
defparam \SRAM_ADDR[15]~I .input_async_reset = "none";
defparam \SRAM_ADDR[15]~I .input_power_up = "low";
defparam \SRAM_ADDR[15]~I .input_register_mode = "none";
defparam \SRAM_ADDR[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_power_up = "low";
defparam \SRAM_ADDR[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .operation_mode = "output";
defparam \SRAM_ADDR[15]~I .output_async_reset = "none";
defparam \SRAM_ADDR[15]~I .output_power_up = "low";
defparam \SRAM_ADDR[15]~I .output_register_mode = "none";
defparam \SRAM_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[16]));
// synopsys translate_off
defparam \SRAM_ADDR[16]~I .input_async_reset = "none";
defparam \SRAM_ADDR[16]~I .input_power_up = "low";
defparam \SRAM_ADDR[16]~I .input_register_mode = "none";
defparam \SRAM_ADDR[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_power_up = "low";
defparam \SRAM_ADDR[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .operation_mode = "output";
defparam \SRAM_ADDR[16]~I .output_async_reset = "none";
defparam \SRAM_ADDR[16]~I .output_power_up = "low";
defparam \SRAM_ADDR[16]~I .output_register_mode = "none";
defparam \SRAM_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[17]));
// synopsys translate_off
defparam \SRAM_ADDR[17]~I .input_async_reset = "none";
defparam \SRAM_ADDR[17]~I .input_power_up = "low";
defparam \SRAM_ADDR[17]~I .input_register_mode = "none";
defparam \SRAM_ADDR[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_power_up = "low";
defparam \SRAM_ADDR[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .operation_mode = "output";
defparam \SRAM_ADDR[17]~I .output_async_reset = "none";
defparam \SRAM_ADDR[17]~I .output_power_up = "low";
defparam \SRAM_ADDR[17]~I .output_register_mode = "none";
defparam \SRAM_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N));
// synopsys translate_off
defparam \SRAM_UB_N~I .input_async_reset = "none";
defparam \SRAM_UB_N~I .input_power_up = "low";
defparam \SRAM_UB_N~I .input_register_mode = "none";
defparam \SRAM_UB_N~I .input_sync_reset = "none";
defparam \SRAM_UB_N~I .oe_async_reset = "none";
defparam \SRAM_UB_N~I .oe_power_up = "low";
defparam \SRAM_UB_N~I .oe_register_mode = "none";
defparam \SRAM_UB_N~I .oe_sync_reset = "none";
defparam \SRAM_UB_N~I .operation_mode = "output";
defparam \SRAM_UB_N~I .output_async_reset = "none";
defparam \SRAM_UB_N~I .output_power_up = "low";
defparam \SRAM_UB_N~I .output_register_mode = "none";
defparam \SRAM_UB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N));
// synopsys translate_off
defparam \SRAM_LB_N~I .input_async_reset = "none";
defparam \SRAM_LB_N~I .input_power_up = "low";
defparam \SRAM_LB_N~I .input_register_mode = "none";
defparam \SRAM_LB_N~I .input_sync_reset = "none";
defparam \SRAM_LB_N~I .oe_async_reset = "none";
defparam \SRAM_LB_N~I .oe_power_up = "low";
defparam \SRAM_LB_N~I .oe_register_mode = "none";
defparam \SRAM_LB_N~I .oe_sync_reset = "none";
defparam \SRAM_LB_N~I .operation_mode = "output";
defparam \SRAM_LB_N~I .output_async_reset = "none";
defparam \SRAM_LB_N~I .output_power_up = "low";
defparam \SRAM_LB_N~I .output_register_mode = "none";
defparam \SRAM_LB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N));
// synopsys translate_off
defparam \SRAM_WE_N~I .input_async_reset = "none";
defparam \SRAM_WE_N~I .input_power_up = "low";
defparam \SRAM_WE_N~I .input_register_mode = "none";
defparam \SRAM_WE_N~I .input_sync_reset = "none";
defparam \SRAM_WE_N~I .oe_async_reset = "none";
defparam \SRAM_WE_N~I .oe_power_up = "low";
defparam \SRAM_WE_N~I .oe_register_mode = "none";
defparam \SRAM_WE_N~I .oe_sync_reset = "none";
defparam \SRAM_WE_N~I .operation_mode = "output";
defparam \SRAM_WE_N~I .output_async_reset = "none";
defparam \SRAM_WE_N~I .output_power_up = "low";
defparam \SRAM_WE_N~I .output_register_mode = "none";
defparam \SRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N));
// synopsys translate_off
defparam \SRAM_CE_N~I .input_async_reset = "none";
defparam \SRAM_CE_N~I .input_power_up = "low";
defparam \SRAM_CE_N~I .input_register_mode = "none";
defparam \SRAM_CE_N~I .input_sync_reset = "none";
defparam \SRAM_CE_N~I .oe_async_reset = "none";
defparam \SRAM_CE_N~I .oe_power_up = "low";
defparam \SRAM_CE_N~I .oe_register_mode = "none";
defparam \SRAM_CE_N~I .oe_sync_reset = "none";
defparam \SRAM_CE_N~I .operation_mode = "output";
defparam \SRAM_CE_N~I .output_async_reset = "none";
defparam \SRAM_CE_N~I .output_power_up = "low";
defparam \SRAM_CE_N~I .output_register_mode = "none";
defparam \SRAM_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N));
// synopsys translate_off
defparam \SRAM_OE_N~I .input_async_reset = "none";
defparam \SRAM_OE_N~I .input_power_up = "low";
defparam \SRAM_OE_N~I .input_register_mode = "none";
defparam \SRAM_OE_N~I .input_sync_reset = "none";
defparam \SRAM_OE_N~I .oe_async_reset = "none";
defparam \SRAM_OE_N~I .oe_power_up = "low";
defparam \SRAM_OE_N~I .oe_register_mode = "none";
defparam \SRAM_OE_N~I .oe_sync_reset = "none";
defparam \SRAM_OE_N~I .operation_mode = "output";
defparam \SRAM_OE_N~I .output_async_reset = "none";
defparam \SRAM_OE_N~I .output_power_up = "low";
defparam \SRAM_OE_N~I .output_register_mode = "none";
defparam \SRAM_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_ADDR[0]));
// synopsys translate_off
defparam \OTG_ADDR[0]~I .input_async_reset = "none";
defparam \OTG_ADDR[0]~I .input_power_up = "low";
defparam \OTG_ADDR[0]~I .input_register_mode = "none";
defparam \OTG_ADDR[0]~I .input_sync_reset = "none";
defparam \OTG_ADDR[0]~I .oe_async_reset = "none";
defparam \OTG_ADDR[0]~I .oe_power_up = "low";
defparam \OTG_ADDR[0]~I .oe_register_mode = "none";
defparam \OTG_ADDR[0]~I .oe_sync_reset = "none";
defparam \OTG_ADDR[0]~I .operation_mode = "output";
defparam \OTG_ADDR[0]~I .output_async_reset = "none";
defparam \OTG_ADDR[0]~I .output_power_up = "low";
defparam \OTG_ADDR[0]~I .output_register_mode = "none";
defparam \OTG_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_ADDR[1]));
// synopsys translate_off
defparam \OTG_ADDR[1]~I .input_async_reset = "none";
defparam \OTG_ADDR[1]~I .input_power_up = "low";
defparam \OTG_ADDR[1]~I .input_register_mode = "none";
defparam \OTG_ADDR[1]~I .input_sync_reset = "none";
defparam \OTG_ADDR[1]~I .oe_async_reset = "none";
defparam \OTG_ADDR[1]~I .oe_power_up = "low";
defparam \OTG_ADDR[1]~I .oe_register_mode = "none";
defparam \OTG_ADDR[1]~I .oe_sync_reset = "none";
defparam \OTG_ADDR[1]~I .operation_mode = "output";
defparam \OTG_ADDR[1]~I .output_async_reset = "none";
defparam \OTG_ADDR[1]~I .output_power_up = "low";
defparam \OTG_ADDR[1]~I .output_register_mode = "none";
defparam \OTG_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_CS_N));
// synopsys translate_off
defparam \OTG_CS_N~I .input_async_reset = "none";
defparam \OTG_CS_N~I .input_power_up = "low";
defparam \OTG_CS_N~I .input_register_mode = "none";
defparam \OTG_CS_N~I .input_sync_reset = "none";
defparam \OTG_CS_N~I .oe_async_reset = "none";
defparam \OTG_CS_N~I .oe_power_up = "low";
defparam \OTG_CS_N~I .oe_register_mode = "none";
defparam \OTG_CS_N~I .oe_sync_reset = "none";
defparam \OTG_CS_N~I .operation_mode = "output";
defparam \OTG_CS_N~I .output_async_reset = "none";
defparam \OTG_CS_N~I .output_power_up = "low";
defparam \OTG_CS_N~I .output_register_mode = "none";
defparam \OTG_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_RD_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_RD_N));
// synopsys translate_off
defparam \OTG_RD_N~I .input_async_reset = "none";
defparam \OTG_RD_N~I .input_power_up = "low";
defparam \OTG_RD_N~I .input_register_mode = "none";
defparam \OTG_RD_N~I .input_sync_reset = "none";
defparam \OTG_RD_N~I .oe_async_reset = "none";
defparam \OTG_RD_N~I .oe_power_up = "low";
defparam \OTG_RD_N~I .oe_register_mode = "none";
defparam \OTG_RD_N~I .oe_sync_reset = "none";
defparam \OTG_RD_N~I .operation_mode = "output";
defparam \OTG_RD_N~I .output_async_reset = "none";
defparam \OTG_RD_N~I .output_power_up = "low";
defparam \OTG_RD_N~I .output_register_mode = "none";
defparam \OTG_RD_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_WR_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_WR_N));
// synopsys translate_off
defparam \OTG_WR_N~I .input_async_reset = "none";
defparam \OTG_WR_N~I .input_power_up = "low";
defparam \OTG_WR_N~I .input_register_mode = "none";
defparam \OTG_WR_N~I .input_sync_reset = "none";
defparam \OTG_WR_N~I .oe_async_reset = "none";
defparam \OTG_WR_N~I .oe_power_up = "low";
defparam \OTG_WR_N~I .oe_register_mode = "none";
defparam \OTG_WR_N~I .oe_sync_reset = "none";
defparam \OTG_WR_N~I .operation_mode = "output";
defparam \OTG_WR_N~I .output_async_reset = "none";
defparam \OTG_WR_N~I .output_power_up = "low";
defparam \OTG_WR_N~I .output_register_mode = "none";
defparam \OTG_WR_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_RST_N));
// synopsys translate_off
defparam \OTG_RST_N~I .input_async_reset = "none";
defparam \OTG_RST_N~I .input_power_up = "low";
defparam \OTG_RST_N~I .input_register_mode = "none";
defparam \OTG_RST_N~I .input_sync_reset = "none";
defparam \OTG_RST_N~I .oe_async_reset = "none";
defparam \OTG_RST_N~I .oe_power_up = "low";
defparam \OTG_RST_N~I .oe_register_mode = "none";
defparam \OTG_RST_N~I .oe_sync_reset = "none";
defparam \OTG_RST_N~I .operation_mode = "output";
defparam \OTG_RST_N~I .output_async_reset = "none";
defparam \OTG_RST_N~I .output_power_up = "low";
defparam \OTG_RST_N~I .output_register_mode = "none";
defparam \OTG_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_FSPEED~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_FSPEED));
// synopsys translate_off
defparam \OTG_FSPEED~I .input_async_reset = "none";
defparam \OTG_FSPEED~I .input_power_up = "low";
defparam \OTG_FSPEED~I .input_register_mode = "none";
defparam \OTG_FSPEED~I .input_sync_reset = "none";
defparam \OTG_FSPEED~I .oe_async_reset = "none";
defparam \OTG_FSPEED~I .oe_power_up = "low";
defparam \OTG_FSPEED~I .oe_register_mode = "none";
defparam \OTG_FSPEED~I .oe_sync_reset = "none";
defparam \OTG_FSPEED~I .operation_mode = "output";
defparam \OTG_FSPEED~I .output_async_reset = "none";
defparam \OTG_FSPEED~I .output_power_up = "low";
defparam \OTG_FSPEED~I .output_register_mode = "none";
defparam \OTG_FSPEED~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_LSPEED~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_LSPEED));
// synopsys translate_off
defparam \OTG_LSPEED~I .input_async_reset = "none";
defparam \OTG_LSPEED~I .input_power_up = "low";
defparam \OTG_LSPEED~I .input_register_mode = "none";
defparam \OTG_LSPEED~I .input_sync_reset = "none";
defparam \OTG_LSPEED~I .oe_async_reset = "none";
defparam \OTG_LSPEED~I .oe_power_up = "low";
defparam \OTG_LSPEED~I .oe_register_mode = "none";
defparam \OTG_LSPEED~I .oe_sync_reset = "none";
defparam \OTG_LSPEED~I .operation_mode = "output";
defparam \OTG_LSPEED~I .output_async_reset = "none";
defparam \OTG_LSPEED~I .output_power_up = "low";
defparam \OTG_LSPEED~I .output_register_mode = "none";
defparam \OTG_LSPEED~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OTG_INT0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_INT0));
// synopsys translate_off
defparam \OTG_INT0~I .input_async_reset = "none";
defparam \OTG_INT0~I .input_power_up = "low";
defparam \OTG_INT0~I .input_register_mode = "none";
defparam \OTG_INT0~I .input_sync_reset = "none";
defparam \OTG_INT0~I .oe_async_reset = "none";
defparam \OTG_INT0~I .oe_power_up = "low";
defparam \OTG_INT0~I .oe_register_mode = "none";
defparam \OTG_INT0~I .oe_sync_reset = "none";
defparam \OTG_INT0~I .operation_mode = "input";
defparam \OTG_INT0~I .output_async_reset = "none";
defparam \OTG_INT0~I .output_power_up = "low";
defparam \OTG_INT0~I .output_register_mode = "none";
defparam \OTG_INT0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OTG_INT1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_INT1));
// synopsys translate_off
defparam \OTG_INT1~I .input_async_reset = "none";
defparam \OTG_INT1~I .input_power_up = "low";
defparam \OTG_INT1~I .input_register_mode = "none";
defparam \OTG_INT1~I .input_sync_reset = "none";
defparam \OTG_INT1~I .oe_async_reset = "none";
defparam \OTG_INT1~I .oe_power_up = "low";
defparam \OTG_INT1~I .oe_register_mode = "none";
defparam \OTG_INT1~I .oe_sync_reset = "none";
defparam \OTG_INT1~I .operation_mode = "input";
defparam \OTG_INT1~I .output_async_reset = "none";
defparam \OTG_INT1~I .output_power_up = "low";
defparam \OTG_INT1~I .output_register_mode = "none";
defparam \OTG_INT1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OTG_DREQ0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DREQ0));
// synopsys translate_off
defparam \OTG_DREQ0~I .input_async_reset = "none";
defparam \OTG_DREQ0~I .input_power_up = "low";
defparam \OTG_DREQ0~I .input_register_mode = "none";
defparam \OTG_DREQ0~I .input_sync_reset = "none";
defparam \OTG_DREQ0~I .oe_async_reset = "none";
defparam \OTG_DREQ0~I .oe_power_up = "low";
defparam \OTG_DREQ0~I .oe_register_mode = "none";
defparam \OTG_DREQ0~I .oe_sync_reset = "none";
defparam \OTG_DREQ0~I .operation_mode = "input";
defparam \OTG_DREQ0~I .output_async_reset = "none";
defparam \OTG_DREQ0~I .output_power_up = "low";
defparam \OTG_DREQ0~I .output_register_mode = "none";
defparam \OTG_DREQ0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OTG_DREQ1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DREQ1));
// synopsys translate_off
defparam \OTG_DREQ1~I .input_async_reset = "none";
defparam \OTG_DREQ1~I .input_power_up = "low";
defparam \OTG_DREQ1~I .input_register_mode = "none";
defparam \OTG_DREQ1~I .input_sync_reset = "none";
defparam \OTG_DREQ1~I .oe_async_reset = "none";
defparam \OTG_DREQ1~I .oe_power_up = "low";
defparam \OTG_DREQ1~I .oe_register_mode = "none";
defparam \OTG_DREQ1~I .oe_sync_reset = "none";
defparam \OTG_DREQ1~I .operation_mode = "input";
defparam \OTG_DREQ1~I .output_async_reset = "none";
defparam \OTG_DREQ1~I .output_power_up = "low";
defparam \OTG_DREQ1~I .output_register_mode = "none";
defparam \OTG_DREQ1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DACK0_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DACK0_N));
// synopsys translate_off
defparam \OTG_DACK0_N~I .input_async_reset = "none";
defparam \OTG_DACK0_N~I .input_power_up = "low";
defparam \OTG_DACK0_N~I .input_register_mode = "none";
defparam \OTG_DACK0_N~I .input_sync_reset = "none";
defparam \OTG_DACK0_N~I .oe_async_reset = "none";
defparam \OTG_DACK0_N~I .oe_power_up = "low";
defparam \OTG_DACK0_N~I .oe_register_mode = "none";
defparam \OTG_DACK0_N~I .oe_sync_reset = "none";
defparam \OTG_DACK0_N~I .operation_mode = "output";
defparam \OTG_DACK0_N~I .output_async_reset = "none";
defparam \OTG_DACK0_N~I .output_power_up = "low";
defparam \OTG_DACK0_N~I .output_register_mode = "none";
defparam \OTG_DACK0_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DACK1_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DACK1_N));
// synopsys translate_off
defparam \OTG_DACK1_N~I .input_async_reset = "none";
defparam \OTG_DACK1_N~I .input_power_up = "low";
defparam \OTG_DACK1_N~I .input_register_mode = "none";
defparam \OTG_DACK1_N~I .input_sync_reset = "none";
defparam \OTG_DACK1_N~I .oe_async_reset = "none";
defparam \OTG_DACK1_N~I .oe_power_up = "low";
defparam \OTG_DACK1_N~I .oe_register_mode = "none";
defparam \OTG_DACK1_N~I .oe_sync_reset = "none";
defparam \OTG_DACK1_N~I .operation_mode = "output";
defparam \OTG_DACK1_N~I .output_async_reset = "none";
defparam \OTG_DACK1_N~I .output_power_up = "low";
defparam \OTG_DACK1_N~I .output_register_mode = "none";
defparam \OTG_DACK1_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_ON~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_ON));
// synopsys translate_off
defparam \LCD_ON~I .input_async_reset = "none";
defparam \LCD_ON~I .input_power_up = "low";
defparam \LCD_ON~I .input_register_mode = "none";
defparam \LCD_ON~I .input_sync_reset = "none";
defparam \LCD_ON~I .oe_async_reset = "none";
defparam \LCD_ON~I .oe_power_up = "low";
defparam \LCD_ON~I .oe_register_mode = "none";
defparam \LCD_ON~I .oe_sync_reset = "none";
defparam \LCD_ON~I .operation_mode = "output";
defparam \LCD_ON~I .output_async_reset = "none";
defparam \LCD_ON~I .output_power_up = "low";
defparam \LCD_ON~I .output_register_mode = "none";
defparam \LCD_ON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_BLON~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_BLON));
// synopsys translate_off
defparam \LCD_BLON~I .input_async_reset = "none";
defparam \LCD_BLON~I .input_power_up = "low";
defparam \LCD_BLON~I .input_register_mode = "none";
defparam \LCD_BLON~I .input_sync_reset = "none";
defparam \LCD_BLON~I .oe_async_reset = "none";
defparam \LCD_BLON~I .oe_power_up = "low";
defparam \LCD_BLON~I .oe_register_mode = "none";
defparam \LCD_BLON~I .oe_sync_reset = "none";
defparam \LCD_BLON~I .operation_mode = "output";
defparam \LCD_BLON~I .output_async_reset = "none";
defparam \LCD_BLON~I .output_power_up = "low";
defparam \LCD_BLON~I .output_register_mode = "none";
defparam \LCD_BLON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .input_async_reset = "none";
defparam \LCD_RW~I .input_power_up = "low";
defparam \LCD_RW~I .input_register_mode = "none";
defparam \LCD_RW~I .input_sync_reset = "none";
defparam \LCD_RW~I .oe_async_reset = "none";
defparam \LCD_RW~I .oe_power_up = "low";
defparam \LCD_RW~I .oe_register_mode = "none";
defparam \LCD_RW~I .oe_sync_reset = "none";
defparam \LCD_RW~I .operation_mode = "output";
defparam \LCD_RW~I .output_async_reset = "none";
defparam \LCD_RW~I .output_power_up = "low";
defparam \LCD_RW~I .output_register_mode = "none";
defparam \LCD_RW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_EN~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_EN));
// synopsys translate_off
defparam \LCD_EN~I .input_async_reset = "none";
defparam \LCD_EN~I .input_power_up = "low";
defparam \LCD_EN~I .input_register_mode = "none";
defparam \LCD_EN~I .input_sync_reset = "none";
defparam \LCD_EN~I .oe_async_reset = "none";
defparam \LCD_EN~I .oe_power_up = "low";
defparam \LCD_EN~I .oe_register_mode = "none";
defparam \LCD_EN~I .oe_sync_reset = "none";
defparam \LCD_EN~I .operation_mode = "output";
defparam \LCD_EN~I .output_async_reset = "none";
defparam \LCD_EN~I .output_power_up = "low";
defparam \LCD_EN~I .output_register_mode = "none";
defparam \LCD_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_RS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .input_async_reset = "none";
defparam \LCD_RS~I .input_power_up = "low";
defparam \LCD_RS~I .input_register_mode = "none";
defparam \LCD_RS~I .input_sync_reset = "none";
defparam \LCD_RS~I .oe_async_reset = "none";
defparam \LCD_RS~I .oe_power_up = "low";
defparam \LCD_RS~I .oe_register_mode = "none";
defparam \LCD_RS~I .oe_sync_reset = "none";
defparam \LCD_RS~I .operation_mode = "output";
defparam \LCD_RS~I .output_async_reset = "none";
defparam \LCD_RS~I .output_power_up = "low";
defparam \LCD_RS~I .output_register_mode = "none";
defparam \LCD_RS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD_WP_N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_WP_N));
// synopsys translate_off
defparam \SD_WP_N~I .input_async_reset = "none";
defparam \SD_WP_N~I .input_power_up = "low";
defparam \SD_WP_N~I .input_register_mode = "none";
defparam \SD_WP_N~I .input_sync_reset = "none";
defparam \SD_WP_N~I .oe_async_reset = "none";
defparam \SD_WP_N~I .oe_power_up = "low";
defparam \SD_WP_N~I .oe_register_mode = "none";
defparam \SD_WP_N~I .oe_sync_reset = "none";
defparam \SD_WP_N~I .operation_mode = "input";
defparam \SD_WP_N~I .output_async_reset = "none";
defparam \SD_WP_N~I .output_power_up = "low";
defparam \SD_WP_N~I .output_register_mode = "none";
defparam \SD_WP_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CLK));
// synopsys translate_off
defparam \SD_CLK~I .input_async_reset = "none";
defparam \SD_CLK~I .input_power_up = "low";
defparam \SD_CLK~I .input_register_mode = "none";
defparam \SD_CLK~I .input_sync_reset = "none";
defparam \SD_CLK~I .oe_async_reset = "none";
defparam \SD_CLK~I .oe_power_up = "low";
defparam \SD_CLK~I .oe_register_mode = "none";
defparam \SD_CLK~I .oe_sync_reset = "none";
defparam \SD_CLK~I .operation_mode = "output";
defparam \SD_CLK~I .output_async_reset = "none";
defparam \SD_CLK~I .output_power_up = "low";
defparam \SD_CLK~I .output_register_mode = "none";
defparam \SD_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TDI~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDI));
// synopsys translate_off
defparam \TDI~I .input_async_reset = "none";
defparam \TDI~I .input_power_up = "low";
defparam \TDI~I .input_register_mode = "none";
defparam \TDI~I .input_sync_reset = "none";
defparam \TDI~I .oe_async_reset = "none";
defparam \TDI~I .oe_power_up = "low";
defparam \TDI~I .oe_register_mode = "none";
defparam \TDI~I .oe_sync_reset = "none";
defparam \TDI~I .operation_mode = "input";
defparam \TDI~I .output_async_reset = "none";
defparam \TDI~I .output_power_up = "low";
defparam \TDI~I .output_register_mode = "none";
defparam \TDI~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCK));
// synopsys translate_off
defparam \TCK~I .input_async_reset = "none";
defparam \TCK~I .input_power_up = "low";
defparam \TCK~I .input_register_mode = "none";
defparam \TCK~I .input_sync_reset = "none";
defparam \TCK~I .oe_async_reset = "none";
defparam \TCK~I .oe_power_up = "low";
defparam \TCK~I .oe_register_mode = "none";
defparam \TCK~I .oe_sync_reset = "none";
defparam \TCK~I .operation_mode = "input";
defparam \TCK~I .output_async_reset = "none";
defparam \TCK~I .output_power_up = "low";
defparam \TCK~I .output_register_mode = "none";
defparam \TCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TCS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCS));
// synopsys translate_off
defparam \TCS~I .input_async_reset = "none";
defparam \TCS~I .input_power_up = "low";
defparam \TCS~I .input_register_mode = "none";
defparam \TCS~I .input_sync_reset = "none";
defparam \TCS~I .oe_async_reset = "none";
defparam \TCS~I .oe_power_up = "low";
defparam \TCS~I .oe_register_mode = "none";
defparam \TCS~I .oe_sync_reset = "none";
defparam \TCS~I .operation_mode = "input";
defparam \TCS~I .output_async_reset = "none";
defparam \TCS~I .output_power_up = "low";
defparam \TCS~I .output_register_mode = "none";
defparam \TCS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TDO~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDO));
// synopsys translate_off
defparam \TDO~I .input_async_reset = "none";
defparam \TDO~I .input_power_up = "low";
defparam \TDO~I .input_register_mode = "none";
defparam \TDO~I .input_sync_reset = "none";
defparam \TDO~I .oe_async_reset = "none";
defparam \TDO~I .oe_power_up = "low";
defparam \TDO~I .oe_register_mode = "none";
defparam \TDO~I .oe_sync_reset = "none";
defparam \TDO~I .operation_mode = "output";
defparam \TDO~I .output_async_reset = "none";
defparam \TDO~I .output_power_up = "low";
defparam \TDO~I .output_register_mode = "none";
defparam \TDO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SCLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SCLK));
// synopsys translate_off
defparam \I2C_SCLK~I .input_async_reset = "none";
defparam \I2C_SCLK~I .input_power_up = "low";
defparam \I2C_SCLK~I .input_register_mode = "none";
defparam \I2C_SCLK~I .input_sync_reset = "none";
defparam \I2C_SCLK~I .oe_async_reset = "none";
defparam \I2C_SCLK~I .oe_power_up = "low";
defparam \I2C_SCLK~I .oe_register_mode = "none";
defparam \I2C_SCLK~I .oe_sync_reset = "none";
defparam \I2C_SCLK~I .operation_mode = "output";
defparam \I2C_SCLK~I .output_async_reset = "none";
defparam \I2C_SCLK~I .output_power_up = "low";
defparam \I2C_SCLK~I .output_register_mode = "none";
defparam \I2C_SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PS2_DAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_DAT));
// synopsys translate_off
defparam \PS2_DAT~I .input_async_reset = "none";
defparam \PS2_DAT~I .input_power_up = "low";
defparam \PS2_DAT~I .input_register_mode = "none";
defparam \PS2_DAT~I .input_sync_reset = "none";
defparam \PS2_DAT~I .oe_async_reset = "none";
defparam \PS2_DAT~I .oe_power_up = "low";
defparam \PS2_DAT~I .oe_register_mode = "none";
defparam \PS2_DAT~I .oe_sync_reset = "none";
defparam \PS2_DAT~I .operation_mode = "input";
defparam \PS2_DAT~I .output_async_reset = "none";
defparam \PS2_DAT~I .output_power_up = "low";
defparam \PS2_DAT~I .output_register_mode = "none";
defparam \PS2_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PS2_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_CLK));
// synopsys translate_off
defparam \PS2_CLK~I .input_async_reset = "none";
defparam \PS2_CLK~I .input_power_up = "low";
defparam \PS2_CLK~I .input_register_mode = "none";
defparam \PS2_CLK~I .input_sync_reset = "none";
defparam \PS2_CLK~I .oe_async_reset = "none";
defparam \PS2_CLK~I .oe_power_up = "low";
defparam \PS2_CLK~I .oe_register_mode = "none";
defparam \PS2_CLK~I .oe_sync_reset = "none";
defparam \PS2_CLK~I .operation_mode = "input";
defparam \PS2_CLK~I .output_async_reset = "none";
defparam \PS2_CLK~I .output_power_up = "low";
defparam \PS2_CLK~I .output_register_mode = "none";
defparam \PS2_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_CMD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CMD));
// synopsys translate_off
defparam \ENET_CMD~I .input_async_reset = "none";
defparam \ENET_CMD~I .input_power_up = "low";
defparam \ENET_CMD~I .input_register_mode = "none";
defparam \ENET_CMD~I .input_sync_reset = "none";
defparam \ENET_CMD~I .oe_async_reset = "none";
defparam \ENET_CMD~I .oe_power_up = "low";
defparam \ENET_CMD~I .oe_register_mode = "none";
defparam \ENET_CMD~I .oe_sync_reset = "none";
defparam \ENET_CMD~I .operation_mode = "output";
defparam \ENET_CMD~I .output_async_reset = "none";
defparam \ENET_CMD~I .output_power_up = "low";
defparam \ENET_CMD~I .output_register_mode = "none";
defparam \ENET_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CS_N));
// synopsys translate_off
defparam \ENET_CS_N~I .input_async_reset = "none";
defparam \ENET_CS_N~I .input_power_up = "low";
defparam \ENET_CS_N~I .input_register_mode = "none";
defparam \ENET_CS_N~I .input_sync_reset = "none";
defparam \ENET_CS_N~I .oe_async_reset = "none";
defparam \ENET_CS_N~I .oe_power_up = "low";
defparam \ENET_CS_N~I .oe_register_mode = "none";
defparam \ENET_CS_N~I .oe_sync_reset = "none";
defparam \ENET_CS_N~I .operation_mode = "output";
defparam \ENET_CS_N~I .output_async_reset = "none";
defparam \ENET_CS_N~I .output_power_up = "low";
defparam \ENET_CS_N~I .output_register_mode = "none";
defparam \ENET_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_WR_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_WR_N));
// synopsys translate_off
defparam \ENET_WR_N~I .input_async_reset = "none";
defparam \ENET_WR_N~I .input_power_up = "low";
defparam \ENET_WR_N~I .input_register_mode = "none";
defparam \ENET_WR_N~I .input_sync_reset = "none";
defparam \ENET_WR_N~I .oe_async_reset = "none";
defparam \ENET_WR_N~I .oe_power_up = "low";
defparam \ENET_WR_N~I .oe_register_mode = "none";
defparam \ENET_WR_N~I .oe_sync_reset = "none";
defparam \ENET_WR_N~I .operation_mode = "output";
defparam \ENET_WR_N~I .output_async_reset = "none";
defparam \ENET_WR_N~I .output_power_up = "low";
defparam \ENET_WR_N~I .output_register_mode = "none";
defparam \ENET_WR_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_RD_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_RD_N));
// synopsys translate_off
defparam \ENET_RD_N~I .input_async_reset = "none";
defparam \ENET_RD_N~I .input_power_up = "low";
defparam \ENET_RD_N~I .input_register_mode = "none";
defparam \ENET_RD_N~I .input_sync_reset = "none";
defparam \ENET_RD_N~I .oe_async_reset = "none";
defparam \ENET_RD_N~I .oe_power_up = "low";
defparam \ENET_RD_N~I .oe_register_mode = "none";
defparam \ENET_RD_N~I .oe_sync_reset = "none";
defparam \ENET_RD_N~I .operation_mode = "output";
defparam \ENET_RD_N~I .output_async_reset = "none";
defparam \ENET_RD_N~I .output_power_up = "low";
defparam \ENET_RD_N~I .output_register_mode = "none";
defparam \ENET_RD_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_RST_N));
// synopsys translate_off
defparam \ENET_RST_N~I .input_async_reset = "none";
defparam \ENET_RST_N~I .input_power_up = "low";
defparam \ENET_RST_N~I .input_register_mode = "none";
defparam \ENET_RST_N~I .input_sync_reset = "none";
defparam \ENET_RST_N~I .oe_async_reset = "none";
defparam \ENET_RST_N~I .oe_power_up = "low";
defparam \ENET_RST_N~I .oe_register_mode = "none";
defparam \ENET_RST_N~I .oe_sync_reset = "none";
defparam \ENET_RST_N~I .operation_mode = "output";
defparam \ENET_RST_N~I .output_async_reset = "none";
defparam \ENET_RST_N~I .output_power_up = "low";
defparam \ENET_RST_N~I .output_register_mode = "none";
defparam \ENET_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ENET_INT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_INT));
// synopsys translate_off
defparam \ENET_INT~I .input_async_reset = "none";
defparam \ENET_INT~I .input_power_up = "low";
defparam \ENET_INT~I .input_register_mode = "none";
defparam \ENET_INT~I .input_sync_reset = "none";
defparam \ENET_INT~I .oe_async_reset = "none";
defparam \ENET_INT~I .oe_power_up = "low";
defparam \ENET_INT~I .oe_register_mode = "none";
defparam \ENET_INT~I .oe_sync_reset = "none";
defparam \ENET_INT~I .operation_mode = "input";
defparam \ENET_INT~I .output_async_reset = "none";
defparam \ENET_INT~I .output_power_up = "low";
defparam \ENET_INT~I .output_register_mode = "none";
defparam \ENET_INT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CLK));
// synopsys translate_off
defparam \ENET_CLK~I .input_async_reset = "none";
defparam \ENET_CLK~I .input_power_up = "low";
defparam \ENET_CLK~I .input_register_mode = "none";
defparam \ENET_CLK~I .input_sync_reset = "none";
defparam \ENET_CLK~I .oe_async_reset = "none";
defparam \ENET_CLK~I .oe_power_up = "low";
defparam \ENET_CLK~I .oe_register_mode = "none";
defparam \ENET_CLK~I .oe_sync_reset = "none";
defparam \ENET_CLK~I .operation_mode = "output";
defparam \ENET_CLK~I .output_async_reset = "none";
defparam \ENET_CLK~I .output_power_up = "low";
defparam \ENET_CLK~I .output_register_mode = "none";
defparam \ENET_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AUD_ADCDAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCDAT));
// synopsys translate_off
defparam \AUD_ADCDAT~I .input_async_reset = "none";
defparam \AUD_ADCDAT~I .input_power_up = "low";
defparam \AUD_ADCDAT~I .input_register_mode = "none";
defparam \AUD_ADCDAT~I .input_sync_reset = "none";
defparam \AUD_ADCDAT~I .oe_async_reset = "none";
defparam \AUD_ADCDAT~I .oe_power_up = "low";
defparam \AUD_ADCDAT~I .oe_register_mode = "none";
defparam \AUD_ADCDAT~I .oe_sync_reset = "none";
defparam \AUD_ADCDAT~I .operation_mode = "input";
defparam \AUD_ADCDAT~I .output_async_reset = "none";
defparam \AUD_ADCDAT~I .output_power_up = "low";
defparam \AUD_ADCDAT~I .output_register_mode = "none";
defparam \AUD_ADCDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACDAT~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACDAT));
// synopsys translate_off
defparam \AUD_DACDAT~I .input_async_reset = "none";
defparam \AUD_DACDAT~I .input_power_up = "low";
defparam \AUD_DACDAT~I .input_register_mode = "none";
defparam \AUD_DACDAT~I .input_sync_reset = "none";
defparam \AUD_DACDAT~I .oe_async_reset = "none";
defparam \AUD_DACDAT~I .oe_power_up = "low";
defparam \AUD_DACDAT~I .oe_register_mode = "none";
defparam \AUD_DACDAT~I .oe_sync_reset = "none";
defparam \AUD_DACDAT~I .operation_mode = "output";
defparam \AUD_DACDAT~I .output_async_reset = "none";
defparam \AUD_DACDAT~I .output_power_up = "low";
defparam \AUD_DACDAT~I .output_register_mode = "none";
defparam \AUD_DACDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_XCK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_XCK));
// synopsys translate_off
defparam \AUD_XCK~I .input_async_reset = "none";
defparam \AUD_XCK~I .input_power_up = "low";
defparam \AUD_XCK~I .input_register_mode = "none";
defparam \AUD_XCK~I .input_sync_reset = "none";
defparam \AUD_XCK~I .oe_async_reset = "none";
defparam \AUD_XCK~I .oe_power_up = "low";
defparam \AUD_XCK~I .oe_register_mode = "none";
defparam \AUD_XCK~I .oe_sync_reset = "none";
defparam \AUD_XCK~I .operation_mode = "output";
defparam \AUD_XCK~I .output_async_reset = "none";
defparam \AUD_XCK~I .output_power_up = "low";
defparam \AUD_XCK~I .output_register_mode = "none";
defparam \AUD_XCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[0]));
// synopsys translate_off
defparam \TD_DATA[0]~I .input_async_reset = "none";
defparam \TD_DATA[0]~I .input_power_up = "low";
defparam \TD_DATA[0]~I .input_register_mode = "none";
defparam \TD_DATA[0]~I .input_sync_reset = "none";
defparam \TD_DATA[0]~I .oe_async_reset = "none";
defparam \TD_DATA[0]~I .oe_power_up = "low";
defparam \TD_DATA[0]~I .oe_register_mode = "none";
defparam \TD_DATA[0]~I .oe_sync_reset = "none";
defparam \TD_DATA[0]~I .operation_mode = "input";
defparam \TD_DATA[0]~I .output_async_reset = "none";
defparam \TD_DATA[0]~I .output_power_up = "low";
defparam \TD_DATA[0]~I .output_register_mode = "none";
defparam \TD_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[1]));
// synopsys translate_off
defparam \TD_DATA[1]~I .input_async_reset = "none";
defparam \TD_DATA[1]~I .input_power_up = "low";
defparam \TD_DATA[1]~I .input_register_mode = "none";
defparam \TD_DATA[1]~I .input_sync_reset = "none";
defparam \TD_DATA[1]~I .oe_async_reset = "none";
defparam \TD_DATA[1]~I .oe_power_up = "low";
defparam \TD_DATA[1]~I .oe_register_mode = "none";
defparam \TD_DATA[1]~I .oe_sync_reset = "none";
defparam \TD_DATA[1]~I .operation_mode = "input";
defparam \TD_DATA[1]~I .output_async_reset = "none";
defparam \TD_DATA[1]~I .output_power_up = "low";
defparam \TD_DATA[1]~I .output_register_mode = "none";
defparam \TD_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[2]));
// synopsys translate_off
defparam \TD_DATA[2]~I .input_async_reset = "none";
defparam \TD_DATA[2]~I .input_power_up = "low";
defparam \TD_DATA[2]~I .input_register_mode = "none";
defparam \TD_DATA[2]~I .input_sync_reset = "none";
defparam \TD_DATA[2]~I .oe_async_reset = "none";
defparam \TD_DATA[2]~I .oe_power_up = "low";
defparam \TD_DATA[2]~I .oe_register_mode = "none";
defparam \TD_DATA[2]~I .oe_sync_reset = "none";
defparam \TD_DATA[2]~I .operation_mode = "input";
defparam \TD_DATA[2]~I .output_async_reset = "none";
defparam \TD_DATA[2]~I .output_power_up = "low";
defparam \TD_DATA[2]~I .output_register_mode = "none";
defparam \TD_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[3]));
// synopsys translate_off
defparam \TD_DATA[3]~I .input_async_reset = "none";
defparam \TD_DATA[3]~I .input_power_up = "low";
defparam \TD_DATA[3]~I .input_register_mode = "none";
defparam \TD_DATA[3]~I .input_sync_reset = "none";
defparam \TD_DATA[3]~I .oe_async_reset = "none";
defparam \TD_DATA[3]~I .oe_power_up = "low";
defparam \TD_DATA[3]~I .oe_register_mode = "none";
defparam \TD_DATA[3]~I .oe_sync_reset = "none";
defparam \TD_DATA[3]~I .operation_mode = "input";
defparam \TD_DATA[3]~I .output_async_reset = "none";
defparam \TD_DATA[3]~I .output_power_up = "low";
defparam \TD_DATA[3]~I .output_register_mode = "none";
defparam \TD_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[4]));
// synopsys translate_off
defparam \TD_DATA[4]~I .input_async_reset = "none";
defparam \TD_DATA[4]~I .input_power_up = "low";
defparam \TD_DATA[4]~I .input_register_mode = "none";
defparam \TD_DATA[4]~I .input_sync_reset = "none";
defparam \TD_DATA[4]~I .oe_async_reset = "none";
defparam \TD_DATA[4]~I .oe_power_up = "low";
defparam \TD_DATA[4]~I .oe_register_mode = "none";
defparam \TD_DATA[4]~I .oe_sync_reset = "none";
defparam \TD_DATA[4]~I .operation_mode = "input";
defparam \TD_DATA[4]~I .output_async_reset = "none";
defparam \TD_DATA[4]~I .output_power_up = "low";
defparam \TD_DATA[4]~I .output_register_mode = "none";
defparam \TD_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[5]));
// synopsys translate_off
defparam \TD_DATA[5]~I .input_async_reset = "none";
defparam \TD_DATA[5]~I .input_power_up = "low";
defparam \TD_DATA[5]~I .input_register_mode = "none";
defparam \TD_DATA[5]~I .input_sync_reset = "none";
defparam \TD_DATA[5]~I .oe_async_reset = "none";
defparam \TD_DATA[5]~I .oe_power_up = "low";
defparam \TD_DATA[5]~I .oe_register_mode = "none";
defparam \TD_DATA[5]~I .oe_sync_reset = "none";
defparam \TD_DATA[5]~I .operation_mode = "input";
defparam \TD_DATA[5]~I .output_async_reset = "none";
defparam \TD_DATA[5]~I .output_power_up = "low";
defparam \TD_DATA[5]~I .output_register_mode = "none";
defparam \TD_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[6]));
// synopsys translate_off
defparam \TD_DATA[6]~I .input_async_reset = "none";
defparam \TD_DATA[6]~I .input_power_up = "low";
defparam \TD_DATA[6]~I .input_register_mode = "none";
defparam \TD_DATA[6]~I .input_sync_reset = "none";
defparam \TD_DATA[6]~I .oe_async_reset = "none";
defparam \TD_DATA[6]~I .oe_power_up = "low";
defparam \TD_DATA[6]~I .oe_register_mode = "none";
defparam \TD_DATA[6]~I .oe_sync_reset = "none";
defparam \TD_DATA[6]~I .operation_mode = "input";
defparam \TD_DATA[6]~I .output_async_reset = "none";
defparam \TD_DATA[6]~I .output_power_up = "low";
defparam \TD_DATA[6]~I .output_register_mode = "none";
defparam \TD_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[7]));
// synopsys translate_off
defparam \TD_DATA[7]~I .input_async_reset = "none";
defparam \TD_DATA[7]~I .input_power_up = "low";
defparam \TD_DATA[7]~I .input_register_mode = "none";
defparam \TD_DATA[7]~I .input_sync_reset = "none";
defparam \TD_DATA[7]~I .oe_async_reset = "none";
defparam \TD_DATA[7]~I .oe_power_up = "low";
defparam \TD_DATA[7]~I .oe_register_mode = "none";
defparam \TD_DATA[7]~I .oe_sync_reset = "none";
defparam \TD_DATA[7]~I .operation_mode = "input";
defparam \TD_DATA[7]~I .output_async_reset = "none";
defparam \TD_DATA[7]~I .output_power_up = "low";
defparam \TD_DATA[7]~I .output_register_mode = "none";
defparam \TD_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_HS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_HS));
// synopsys translate_off
defparam \TD_HS~I .input_async_reset = "none";
defparam \TD_HS~I .input_power_up = "low";
defparam \TD_HS~I .input_register_mode = "none";
defparam \TD_HS~I .input_sync_reset = "none";
defparam \TD_HS~I .oe_async_reset = "none";
defparam \TD_HS~I .oe_power_up = "low";
defparam \TD_HS~I .oe_register_mode = "none";
defparam \TD_HS~I .oe_sync_reset = "none";
defparam \TD_HS~I .operation_mode = "input";
defparam \TD_HS~I .output_async_reset = "none";
defparam \TD_HS~I .output_power_up = "low";
defparam \TD_HS~I .output_register_mode = "none";
defparam \TD_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_VS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_VS));
// synopsys translate_off
defparam \TD_VS~I .input_async_reset = "none";
defparam \TD_VS~I .input_power_up = "low";
defparam \TD_VS~I .input_register_mode = "none";
defparam \TD_VS~I .input_sync_reset = "none";
defparam \TD_VS~I .oe_async_reset = "none";
defparam \TD_VS~I .oe_power_up = "low";
defparam \TD_VS~I .oe_register_mode = "none";
defparam \TD_VS~I .oe_sync_reset = "none";
defparam \TD_VS~I .operation_mode = "input";
defparam \TD_VS~I .output_async_reset = "none";
defparam \TD_VS~I .output_power_up = "low";
defparam \TD_VS~I .output_register_mode = "none";
defparam \TD_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TD_RESET~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_RESET));
// synopsys translate_off
defparam \TD_RESET~I .input_async_reset = "none";
defparam \TD_RESET~I .input_power_up = "low";
defparam \TD_RESET~I .input_register_mode = "none";
defparam \TD_RESET~I .input_sync_reset = "none";
defparam \TD_RESET~I .oe_async_reset = "none";
defparam \TD_RESET~I .oe_power_up = "low";
defparam \TD_RESET~I .oe_register_mode = "none";
defparam \TD_RESET~I .oe_sync_reset = "none";
defparam \TD_RESET~I .operation_mode = "output";
defparam \TD_RESET~I .output_async_reset = "none";
defparam \TD_RESET~I .output_power_up = "low";
defparam \TD_RESET~I .output_register_mode = "none";
defparam \TD_RESET~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_CLK27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_CLK27));
// synopsys translate_off
defparam \TD_CLK27~I .input_async_reset = "none";
defparam \TD_CLK27~I .input_power_up = "low";
defparam \TD_CLK27~I .input_register_mode = "none";
defparam \TD_CLK27~I .input_sync_reset = "none";
defparam \TD_CLK27~I .oe_async_reset = "none";
defparam \TD_CLK27~I .oe_power_up = "low";
defparam \TD_CLK27~I .oe_register_mode = "none";
defparam \TD_CLK27~I .oe_sync_reset = "none";
defparam \TD_CLK27~I .operation_mode = "input";
defparam \TD_CLK27~I .output_async_reset = "none";
defparam \TD_CLK27~I .output_power_up = "low";
defparam \TD_CLK27~I .output_register_mode = "none";
defparam \TD_CLK27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
