--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    8.004(R)|    0.201(R)|clk_BUFGP         |   0.000|
HALL11      |    4.708(R)|    0.038(R)|clk_BUFGP         |   0.000|
HALL12      |    2.400(R)|    0.726(R)|clk_BUFGP         |   0.000|
HALL13      |    3.240(R)|   -0.548(R)|clk_BUFGP         |   0.000|
HALL14      |    4.528(R)|    0.578(R)|clk_BUFGP         |   0.000|
HALL21      |    2.767(R)|    0.458(R)|clk_BUFGP         |   0.000|
HALL22      |    1.226(R)|    0.514(R)|clk_BUFGP         |   0.000|
HALL23      |    2.363(R)|    1.172(R)|clk_BUFGP         |   0.000|
HALL24      |    3.033(R)|    0.504(R)|clk_BUFGP         |   0.000|
HALL31      |    0.785(R)|    0.847(R)|clk_BUFGP         |   0.000|
HALL32      |    0.919(R)|    0.740(R)|clk_BUFGP         |   0.000|
HALL33      |    0.325(R)|    1.215(R)|clk_BUFGP         |   0.000|
HALL34      |    0.981(R)|    0.684(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    6.319(R)|   -1.669(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    6.644(R)|   -1.338(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    7.315(R)|   -2.656(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    4.883(R)|    0.419(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    5.266(R)|    1.082(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    5.428(R)|    0.752(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    6.250(R)|    1.049(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    5.136(R)|    0.953(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    6.478(R)|    1.000(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    4.905(R)|    1.021(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    4.655(R)|    0.929(R)|clk_BUFGP         |   0.000|
TEST_KEY<0> |    5.700(R)|   -1.331(R)|clk_BUFGP         |   0.000|
TEST_KEY<1> |    5.792(R)|   -1.374(R)|clk_BUFGP         |   0.000|
TEST_KEY<2> |    8.553(R)|   -2.099(R)|clk_BUFGP         |   0.000|
TEST_KEY<3> |    9.703(R)|   -2.216(R)|clk_BUFGP         |   0.000|
TXE         |    5.079(R)|   -1.169(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   11.040(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   10.378(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   10.310(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   10.082(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   11.271(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   10.155(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   10.538(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   11.122(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.454(R)|clk_BUFGP         |   0.000|
LED<1>      |   12.691(R)|clk_BUFGP         |   0.000|
LED<2>      |   12.632(R)|clk_BUFGP         |   0.000|
LED<3>      |   12.960(R)|clk_BUFGP         |   0.000|
M1n1        |   11.572(R)|clk_BUFGP         |   0.000|
M1n2        |   10.851(R)|clk_BUFGP         |   0.000|
M1n3        |   10.966(R)|clk_BUFGP         |   0.000|
M1n4        |   10.053(R)|clk_BUFGP         |   0.000|
M1p1        |   11.221(R)|clk_BUFGP         |   0.000|
M1p2        |   10.798(R)|clk_BUFGP         |   0.000|
M1p3        |   10.839(R)|clk_BUFGP         |   0.000|
M1p4        |    9.708(R)|clk_BUFGP         |   0.000|
M2n1        |   10.200(R)|clk_BUFGP         |   0.000|
M2n2        |   11.571(R)|clk_BUFGP         |   0.000|
M2n3        |   10.124(R)|clk_BUFGP         |   0.000|
M2n4        |    9.834(R)|clk_BUFGP         |   0.000|
M2p1        |   10.517(R)|clk_BUFGP         |   0.000|
M2p2        |   11.270(R)|clk_BUFGP         |   0.000|
M2p3        |    9.885(R)|clk_BUFGP         |   0.000|
M2p4        |   10.147(R)|clk_BUFGP         |   0.000|
M3n1        |   10.792(R)|clk_BUFGP         |   0.000|
M3n2        |   10.658(R)|clk_BUFGP         |   0.000|
M3n3        |   10.616(R)|clk_BUFGP         |   0.000|
M3n4        |   11.037(R)|clk_BUFGP         |   0.000|
M3p1        |   11.425(R)|clk_BUFGP         |   0.000|
M3p2        |   11.134(R)|clk_BUFGP         |   0.000|
M3p3        |    9.805(R)|clk_BUFGP         |   0.000|
M3p4        |    9.963(R)|clk_BUFGP         |   0.000|
USB_WR      |   10.129(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.826|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 18 14:11:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 194 MB



