

================================================================
== Vitis HLS Report for 'matmul_optimized'
================================================================
* Date:           Sun Nov  3 23:06:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Matmul_op_ver2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      862|      862|  8.620 us|  8.620 us|  863|  863|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308  |matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        |grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366  |matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4  |      325|      325|  3.250 us|  3.250 us|  325|  325|       no|
        |grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418                  |matmul_optimized_Pipeline_VITIS_LOOP_47_6                  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|    80|   11456|    8800|    0|
|Memory           |        0|     -|    1536|     384|    0|
|Multiplexer      |        -|     -|       -|    2581|    -|
|Register         |        -|     -|     209|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|    80|   13201|   11767|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     6|       5|      10|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |ctrl_s_axi_U                                                          |ctrl_s_axi                                                 |        0|   0|   246|   424|    0|
    |dataAB_m_axi_U                                                        |dataAB_m_axi                                               |        4|   0|   830|   694|    0|
    |dataA_m_axi_U                                                         |dataA_m_axi                                                |        4|   0|   830|   694|    0|
    |dataB_m_axi_U                                                         |dataB_m_axi                                                |        4|   0|   830|   694|    0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308  |matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |        0|   0|   125|   176|    0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366  |matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4  |        0|  80|  8058|  5834|    0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418                  |matmul_optimized_Pipeline_VITIS_LOOP_47_6                  |        0|   0|   537|   284|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                 |                                                           |       12|  80| 11456|  8800|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_local_U      |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_1_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_2_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_3_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_4_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_5_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_6_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_7_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_8_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_9_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_10_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_11_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_12_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_13_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_14_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_15_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_U      |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_1_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_2_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_3_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_4_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_5_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_6_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_7_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_8_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_9_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_10_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_11_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_12_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_13_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_14_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_15_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_U     |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_1_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_2_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_3_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_4_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_5_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_6_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_7_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_8_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_9_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_10_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_11_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_12_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_13_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_14_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_15_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    +---------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                       |        0|1536| 384|    0|   768| 1536|    48|        24576|
    +---------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |AB_local_10_address0  |   20|          4|    4|         16|
    |AB_local_10_ce0       |   20|          4|    1|          4|
    |AB_local_10_d0        |   14|          3|   32|         96|
    |AB_local_10_we0       |   14|          3|    1|          3|
    |AB_local_11_address0  |   20|          4|    4|         16|
    |AB_local_11_ce0       |   20|          4|    1|          4|
    |AB_local_11_d0        |   14|          3|   32|         96|
    |AB_local_11_we0       |   14|          3|    1|          3|
    |AB_local_12_address0  |   20|          4|    4|         16|
    |AB_local_12_ce0       |   20|          4|    1|          4|
    |AB_local_12_d0        |   14|          3|   32|         96|
    |AB_local_12_we0       |   14|          3|    1|          3|
    |AB_local_13_address0  |   20|          4|    4|         16|
    |AB_local_13_ce0       |   20|          4|    1|          4|
    |AB_local_13_d0        |   14|          3|   32|         96|
    |AB_local_13_we0       |   14|          3|    1|          3|
    |AB_local_14_address0  |   20|          4|    4|         16|
    |AB_local_14_ce0       |   20|          4|    1|          4|
    |AB_local_14_d0        |   14|          3|   32|         96|
    |AB_local_14_we0       |   14|          3|    1|          3|
    |AB_local_15_address0  |   20|          4|    4|         16|
    |AB_local_15_ce0       |   20|          4|    1|          4|
    |AB_local_15_d0        |   14|          3|   32|         96|
    |AB_local_15_we0       |   14|          3|    1|          3|
    |AB_local_1_address0   |   20|          4|    4|         16|
    |AB_local_1_ce0        |   20|          4|    1|          4|
    |AB_local_1_d0         |   14|          3|   32|         96|
    |AB_local_1_we0        |   14|          3|    1|          3|
    |AB_local_2_address0   |   20|          4|    4|         16|
    |AB_local_2_ce0        |   20|          4|    1|          4|
    |AB_local_2_d0         |   14|          3|   32|         96|
    |AB_local_2_we0        |   14|          3|    1|          3|
    |AB_local_3_address0   |   20|          4|    4|         16|
    |AB_local_3_ce0        |   20|          4|    1|          4|
    |AB_local_3_d0         |   14|          3|   32|         96|
    |AB_local_3_we0        |   14|          3|    1|          3|
    |AB_local_4_address0   |   20|          4|    4|         16|
    |AB_local_4_ce0        |   20|          4|    1|          4|
    |AB_local_4_d0         |   14|          3|   32|         96|
    |AB_local_4_we0        |   14|          3|    1|          3|
    |AB_local_5_address0   |   20|          4|    4|         16|
    |AB_local_5_ce0        |   20|          4|    1|          4|
    |AB_local_5_d0         |   14|          3|   32|         96|
    |AB_local_5_we0        |   14|          3|    1|          3|
    |AB_local_6_address0   |   20|          4|    4|         16|
    |AB_local_6_ce0        |   20|          4|    1|          4|
    |AB_local_6_d0         |   14|          3|   32|         96|
    |AB_local_6_we0        |   14|          3|    1|          3|
    |AB_local_7_address0   |   20|          4|    4|         16|
    |AB_local_7_ce0        |   20|          4|    1|          4|
    |AB_local_7_d0         |   14|          3|   32|         96|
    |AB_local_7_we0        |   14|          3|    1|          3|
    |AB_local_8_address0   |   20|          4|    4|         16|
    |AB_local_8_ce0        |   20|          4|    1|          4|
    |AB_local_8_d0         |   14|          3|   32|         96|
    |AB_local_8_we0        |   14|          3|    1|          3|
    |AB_local_9_address0   |   20|          4|    4|         16|
    |AB_local_9_ce0        |   20|          4|    1|          4|
    |AB_local_9_d0         |   14|          3|   32|         96|
    |AB_local_9_we0        |   14|          3|    1|          3|
    |AB_local_address0     |   20|          4|    4|         16|
    |AB_local_ce0          |   20|          4|    1|          4|
    |AB_local_d0           |   14|          3|   32|         96|
    |AB_local_we0          |   14|          3|    1|          3|
    |A_local_10_address0   |   14|          3|    4|         12|
    |A_local_10_ce0        |   14|          3|    1|          3|
    |A_local_10_we0        |    9|          2|    1|          2|
    |A_local_11_address0   |   14|          3|    4|         12|
    |A_local_11_ce0        |   14|          3|    1|          3|
    |A_local_11_we0        |    9|          2|    1|          2|
    |A_local_12_address0   |   14|          3|    4|         12|
    |A_local_12_ce0        |   14|          3|    1|          3|
    |A_local_12_we0        |    9|          2|    1|          2|
    |A_local_13_address0   |   14|          3|    4|         12|
    |A_local_13_ce0        |   14|          3|    1|          3|
    |A_local_13_we0        |    9|          2|    1|          2|
    |A_local_14_address0   |   14|          3|    4|         12|
    |A_local_14_ce0        |   14|          3|    1|          3|
    |A_local_14_we0        |    9|          2|    1|          2|
    |A_local_15_address0   |   14|          3|    4|         12|
    |A_local_15_ce0        |   14|          3|    1|          3|
    |A_local_15_we0        |    9|          2|    1|          2|
    |A_local_1_address0    |   14|          3|    4|         12|
    |A_local_1_ce0         |   14|          3|    1|          3|
    |A_local_1_we0         |    9|          2|    1|          2|
    |A_local_2_address0    |   14|          3|    4|         12|
    |A_local_2_ce0         |   14|          3|    1|          3|
    |A_local_2_we0         |    9|          2|    1|          2|
    |A_local_3_address0    |   14|          3|    4|         12|
    |A_local_3_ce0         |   14|          3|    1|          3|
    |A_local_3_we0         |    9|          2|    1|          2|
    |A_local_4_address0    |   14|          3|    4|         12|
    |A_local_4_ce0         |   14|          3|    1|          3|
    |A_local_4_we0         |    9|          2|    1|          2|
    |A_local_5_address0    |   14|          3|    4|         12|
    |A_local_5_ce0         |   14|          3|    1|          3|
    |A_local_5_we0         |    9|          2|    1|          2|
    |A_local_6_address0    |   14|          3|    4|         12|
    |A_local_6_ce0         |   14|          3|    1|          3|
    |A_local_6_we0         |    9|          2|    1|          2|
    |A_local_7_address0    |   14|          3|    4|         12|
    |A_local_7_ce0         |   14|          3|    1|          3|
    |A_local_7_we0         |    9|          2|    1|          2|
    |A_local_8_address0    |   14|          3|    4|         12|
    |A_local_8_ce0         |   14|          3|    1|          3|
    |A_local_8_we0         |    9|          2|    1|          2|
    |A_local_9_address0    |   14|          3|    4|         12|
    |A_local_9_ce0         |   14|          3|    1|          3|
    |A_local_9_we0         |    9|          2|    1|          2|
    |A_local_address0      |   14|          3|    4|         12|
    |A_local_ce0           |   14|          3|    1|          3|
    |A_local_we0           |    9|          2|    1|          2|
    |B_local_10_address0   |   14|          3|    4|         12|
    |B_local_10_ce0        |   14|          3|    1|          3|
    |B_local_10_we0        |    9|          2|    1|          2|
    |B_local_11_address0   |   14|          3|    4|         12|
    |B_local_11_ce0        |   14|          3|    1|          3|
    |B_local_11_we0        |    9|          2|    1|          2|
    |B_local_12_address0   |   14|          3|    4|         12|
    |B_local_12_ce0        |   14|          3|    1|          3|
    |B_local_12_we0        |    9|          2|    1|          2|
    |B_local_13_address0   |   14|          3|    4|         12|
    |B_local_13_ce0        |   14|          3|    1|          3|
    |B_local_13_we0        |    9|          2|    1|          2|
    |B_local_14_address0   |   14|          3|    4|         12|
    |B_local_14_ce0        |   14|          3|    1|          3|
    |B_local_14_we0        |    9|          2|    1|          2|
    |B_local_15_address0   |   14|          3|    4|         12|
    |B_local_15_ce0        |   14|          3|    1|          3|
    |B_local_15_we0        |    9|          2|    1|          2|
    |B_local_1_address0    |   14|          3|    4|         12|
    |B_local_1_ce0         |   14|          3|    1|          3|
    |B_local_1_we0         |    9|          2|    1|          2|
    |B_local_2_address0    |   14|          3|    4|         12|
    |B_local_2_ce0         |   14|          3|    1|          3|
    |B_local_2_we0         |    9|          2|    1|          2|
    |B_local_3_address0    |   14|          3|    4|         12|
    |B_local_3_ce0         |   14|          3|    1|          3|
    |B_local_3_we0         |    9|          2|    1|          2|
    |B_local_4_address0    |   14|          3|    4|         12|
    |B_local_4_ce0         |   14|          3|    1|          3|
    |B_local_4_we0         |    9|          2|    1|          2|
    |B_local_5_address0    |   14|          3|    4|         12|
    |B_local_5_ce0         |   14|          3|    1|          3|
    |B_local_5_we0         |    9|          2|    1|          2|
    |B_local_6_address0    |   14|          3|    4|         12|
    |B_local_6_ce0         |   14|          3|    1|          3|
    |B_local_6_we0         |    9|          2|    1|          2|
    |B_local_7_address0    |   14|          3|    4|         12|
    |B_local_7_ce0         |   14|          3|    1|          3|
    |B_local_7_we0         |    9|          2|    1|          2|
    |B_local_8_address0    |   14|          3|    4|         12|
    |B_local_8_ce0         |   14|          3|    1|          3|
    |B_local_8_we0         |    9|          2|    1|          2|
    |B_local_9_address0    |   14|          3|    4|         12|
    |B_local_9_ce0         |   14|          3|    1|          3|
    |B_local_9_we0         |    9|          2|    1|          2|
    |B_local_address0      |   14|          3|    4|         12|
    |B_local_ce0           |   14|          3|    1|          3|
    |B_local_we0           |    9|          2|    1|          2|
    |ap_NS_fsm             |  106|         21|    1|         21|
    |dataAB_AWADDR         |   14|          3|   64|        192|
    |dataAB_AWLEN          |   14|          3|   32|         96|
    |dataAB_AWVALID        |   14|          3|    1|          3|
    |dataAB_BREADY         |   14|          3|    1|          3|
    |dataAB_WVALID         |    9|          2|    1|          2|
    |dataAB_blk_n_AW       |    9|          2|    1|          2|
    |dataAB_blk_n_B        |    9|          2|    1|          2|
    |dataA_ARADDR          |   14|          3|   64|        192|
    |dataA_ARLEN           |   14|          3|   32|         96|
    |dataA_ARVALID         |   14|          3|    1|          3|
    |dataA_RREADY          |    9|          2|    1|          2|
    |dataA_blk_n_AR        |    9|          2|    1|          2|
    |dataB_ARADDR          |   14|          3|   64|        192|
    |dataB_ARLEN           |   14|          3|   32|         96|
    |dataB_ARVALID         |   14|          3|    1|          3|
    |dataB_RREADY          |    9|          2|    1|          2|
    |dataB_blk_n_AR        |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 2581|        545| 1100|       3359|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  20|   0|   20|          0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start_reg                  |   1|   0|    1|          0|
    |trunc_ln1_reg_513                                                                  |  62|   0|   62|          0|
    |trunc_ln25_1_reg_501                                                               |  62|   0|   62|          0|
    |trunc_ln25_2_reg_507                                                               |  62|   0|   62|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 209|   0|  209|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_ctrl_AWVALID     |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_AWREADY     |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_AWADDR      |   in|    6|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_WVALID      |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_WREADY      |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_WDATA       |   in|   32|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_WSTRB       |   in|    4|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_ARVALID     |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_ARREADY     |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_ARADDR      |   in|    6|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_RVALID      |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_RREADY      |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_RDATA       |  out|   32|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_RRESP       |  out|    2|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_BVALID      |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_BREADY      |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_BRESP       |  out|    2|       s_axi|              ctrl|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul_optimized|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  matmul_optimized|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  matmul_optimized|  return value|
|m_axi_dataA_AWVALID    |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWREADY    |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWADDR     |  out|   64|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWID       |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWLEN      |  out|    8|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWSIZE     |  out|    3|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWBURST    |  out|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWLOCK     |  out|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWCACHE    |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWPROT     |  out|    3|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWQOS      |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWREGION   |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWUSER     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WVALID     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WREADY     |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WDATA      |  out|   32|       m_axi|             dataA|       pointer|
|m_axi_dataA_WSTRB      |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_WLAST      |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WID        |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WUSER      |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARVALID    |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARREADY    |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARADDR     |  out|   64|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARID       |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARLEN      |  out|    8|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARSIZE     |  out|    3|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARBURST    |  out|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARLOCK     |  out|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARCACHE    |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARPROT     |  out|    3|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARQOS      |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARREGION   |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARUSER     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RVALID     |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RREADY     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RDATA      |   in|   32|       m_axi|             dataA|       pointer|
|m_axi_dataA_RLAST      |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RID        |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RUSER      |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RRESP      |   in|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_BVALID     |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_BREADY     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_BRESP      |   in|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_BID        |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_BUSER      |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataB_AWVALID    |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWREADY    |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWADDR     |  out|   64|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWID       |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWLEN      |  out|    8|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWSIZE     |  out|    3|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWBURST    |  out|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWLOCK     |  out|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWCACHE    |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWPROT     |  out|    3|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWQOS      |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWREGION   |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWUSER     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WVALID     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WREADY     |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WDATA      |  out|   32|       m_axi|             dataB|       pointer|
|m_axi_dataB_WSTRB      |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_WLAST      |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WID        |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WUSER      |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARVALID    |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARREADY    |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARADDR     |  out|   64|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARID       |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARLEN      |  out|    8|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARSIZE     |  out|    3|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARBURST    |  out|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARLOCK     |  out|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARCACHE    |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARPROT     |  out|    3|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARQOS      |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARREGION   |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARUSER     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RVALID     |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RREADY     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RDATA      |   in|   32|       m_axi|             dataB|       pointer|
|m_axi_dataB_RLAST      |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RID        |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RUSER      |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RRESP      |   in|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_BVALID     |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_BREADY     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_BRESP      |   in|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_BID        |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_BUSER      |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataAB_AWVALID   |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWREADY   |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWADDR    |  out|   64|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWID      |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWLEN     |  out|    8|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWSIZE    |  out|    3|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWBURST   |  out|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWLOCK    |  out|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWCACHE   |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWPROT    |  out|    3|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWQOS     |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWREGION  |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWUSER    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WVALID    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WREADY    |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WDATA     |  out|   32|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WSTRB     |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WLAST     |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WID       |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WUSER     |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARVALID   |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARREADY   |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARADDR    |  out|   64|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARID      |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARLEN     |  out|    8|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARSIZE    |  out|    3|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARBURST   |  out|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARLOCK    |  out|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARCACHE   |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARPROT    |  out|    3|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARQOS     |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARREGION  |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARUSER    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RVALID    |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RREADY    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RDATA     |   in|   32|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RLAST     |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RID       |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RUSER     |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RRESP     |   in|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BVALID    |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BREADY    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BRESP     |   in|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BID       |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BUSER     |   in|    1|       m_axi|            dataAB|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

