

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4'
================================================================
* Date:           Mon Jul 14 02:16:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      683|      683|  6.830 us|  6.830 us|  673|  673|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_4_loop_for_channel_pad_4  |      681|      681|        11|          1|          1|   672|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     221|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     158|     137|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      63|    -|
|Register         |        -|     -|     252|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     410|     517|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |mul_7ns_9ns_15_1_1_U242   |mul_7ns_9ns_15_1_1   |        0|   0|    0|  50|    0|
    |urem_7ns_3ns_2_11_1_U241  |urem_7ns_3ns_2_11_1  |        0|   0|  158|  87|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |Total                     |                     |        0|   0|  158| 137|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_232_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln109_fu_168_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln111_fu_213_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln112_1_fu_343_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln112_2_fu_353_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln112_fu_337_p2       |         +|   0|  0|  19|           8|           8|
    |empty_fu_265_p2           |         +|   0|  0|  18|          10|          10|
    |sub_ln111_fu_295_p2       |         -|   0|  0|  19|           8|           8|
    |icmp_ln109_fu_162_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln111_fu_177_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln112_1_fu_304_p2    |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln112_fu_201_p2      |      icmp|   0|  0|  13|           6|           1|
    |or_ln112_fu_309_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln109_1_fu_238_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln109_fu_183_p3    |    select|   0|  0|   7|           1|           1|
    |storemerge583_fu_379_p3   |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 221|         100|          76|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten58_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_n_load                 |   9|          2|    7|         14|
    |c_fu_84                                 |   9|          2|    4|          8|
    |indvar_flatten58_fu_88                  |   9|          2|   10|         20|
    |n_fu_80                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   40|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln112_reg_445                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |c_fu_84                           |   4|   0|    4|          0|
    |icmp_ln111_reg_422                |   1|   0|    1|          0|
    |icmp_ln112_reg_435                |   1|   0|    1|          0|
    |indvar_flatten58_fu_88            |  10|   0|   10|          0|
    |n_fu_80                           |   7|   0|    7|          0|
    |or_ln112_reg_440                  |   1|   0|    1|          0|
    |select_ln109_reg_427              |   7|   0|    7|          0|
    |icmp_ln111_reg_422                |  64|  32|    1|          0|
    |icmp_ln112_reg_435                |  64|  32|    1|          0|
    |select_ln109_reg_427              |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 252|  96|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|OutPadConv4_2_address0  |  out|    8|   ap_memory|                                                 OutPadConv4_2|         array|
|OutPadConv4_2_ce0       |  out|    1|   ap_memory|                                                 OutPadConv4_2|         array|
|OutPadConv4_2_we0       |  out|    1|   ap_memory|                                                 OutPadConv4_2|         array|
|OutPadConv4_2_d0        |  out|   16|   ap_memory|                                                 OutPadConv4_2|         array|
|OutPadConv4_1_address0  |  out|    8|   ap_memory|                                                 OutPadConv4_1|         array|
|OutPadConv4_1_ce0       |  out|    1|   ap_memory|                                                 OutPadConv4_1|         array|
|OutPadConv4_1_we0       |  out|    1|   ap_memory|                                                 OutPadConv4_1|         array|
|OutPadConv4_1_d0        |  out|   16|   ap_memory|                                                 OutPadConv4_1|         array|
|OutPadConv4_address0    |  out|    8|   ap_memory|                                                   OutPadConv4|         array|
|OutPadConv4_ce0         |  out|    1|   ap_memory|                                                   OutPadConv4|         array|
|OutPadConv4_we0         |  out|    1|   ap_memory|                                                   OutPadConv4|         array|
|OutPadConv4_d0          |  out|   16|   ap_memory|                                                   OutPadConv4|         array|
|OutPool1_address0       |  out|   10|   ap_memory|                                                      OutPool1|         array|
|OutPool1_ce0            |  out|    1|   ap_memory|                                                      OutPool1|         array|
|OutPool1_q0             |   in|   16|   ap_memory|                                                      OutPool1|         array|
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

