
*** Running vivado
    with args -log design_1_get_u_v_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_get_u_v_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Oct  8 16:56:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_get_u_v_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/anderson/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_get_u_v_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61795
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.324 ; gain = 337.848 ; free physical = 2355 ; free virtual = 17033
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_get_u_v_0_0' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_get_u_v_0_0/synth/design_1_get_u_v_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'get_u_v' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/get_u_v.v:23]
INFO: [Synth 8-6155] done synthesizing module 'get_u_v' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/get_u_v.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_get_u_v_0_0' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_get_u_v_0_0/synth/design_1_get_u_v_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module get_u_v is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1847.293 ; gain = 409.816 ; free physical = 2191 ; free virtual = 16870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1865.105 ; gain = 427.629 ; free physical = 2209 ; free virtual = 16889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1874.012 ; gain = 436.535 ; free physical = 2209 ; free virtual = 16889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1874.012 ; gain = 436.535 ; free physical = 2201 ; free virtual = 16884
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module design_1_get_u_v_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module design_1_get_u_v_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module design_1_get_u_v_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module design_1_get_u_v_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2657.863 ; gain = 1220.387 ; free physical = 743 ; free virtual = 15424
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2657.863 ; gain = 1220.387 ; free physical = 743 ; free virtual = 15424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2657.863 ; gain = 1220.387 ; free physical = 743 ; free virtual = 15424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.770 ; gain = 1230.293 ; free physical = 834 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.770 ; gain = 1230.293 ; free physical = 834 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.770 ; gain = 1230.293 ; free physical = 834 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.770 ; gain = 1230.293 ; free physical = 834 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.770 ; gain = 1230.293 ; free physical = 834 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.770 ; gain = 1230.293 ; free physical = 834 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |    24|
|4     |LUT4 |    17|
|5     |LUT5 |    28|
|6     |LUT6 |    59|
|7     |FDCE |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   159|
|2     |  inst   |get_u_v |   159|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.770 ; gain = 1230.293 ; free physical = 834 ; free virtual = 15515
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.770 ; gain = 1230.293 ; free physical = 826 ; free virtual = 15507
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.777 ; gain = 1230.293 ; free physical = 826 ; free virtual = 15507
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.645 ; gain = 0.000 ; free physical = 978 ; free virtual = 15659
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.195 ; gain = 0.000 ; free physical = 886 ; free virtual = 15567
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 62031baa
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2803.195 ; gain = 1421.746 ; free physical = 886 ; free virtual = 15567
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2049.031; main = 1923.257; forked = 242.478
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3582.680; main = 2803.199; forked = 924.812
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3446.969 ; gain = 0.000 ; free physical = 202 ; free virtual = 14725
INFO: [Common 17-1381] The checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_get_u_v_0_0_synth_1/design_1_get_u_v_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3446.969 ; gain = 643.773 ; free physical = 199 ; free virtual = 14722
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_get_u_v_0_0_utilization_synth.rpt -pb design_1_get_u_v_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 16:56:30 2025...
