{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702644305079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702644305086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 14:45:04 2023 " "Processing started: Fri Dec 15 14:45:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702644305086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644305086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testfec -c testfec " "Command: quartus_map --read_settings_files=on --write_settings_files=off testfec -c testfec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644305086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702644306113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702644306113 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator TopWiMax_tb.vhd(400) " "VHDL syntax error at TopWiMax_tb.vhd(400) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "TopWiMax_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd" 400 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318269 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator TopWiMax_tb.vhd(401) " "VHDL syntax error at TopWiMax_tb.vhd(401) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "TopWiMax_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd" 401 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator TopWiMax_tb.vhd(402) " "VHDL syntax error at TopWiMax_tb.vhd(402) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "TopWiMax_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd" 402 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator TopWiMax_tb.vhd(403) " "VHDL syntax error at TopWiMax_tb.vhd(403) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "TopWiMax_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd" 403 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator TopWiMax_tb.vhd(404) " "VHDL syntax error at TopWiMax_tb.vhd(404) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "TopWiMax_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd" 404 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator TopWiMax_tb.vhd(405) " "VHDL syntax error at TopWiMax_tb.vhd(405) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "TopWiMax_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd" 405 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topwimax_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file topwimax_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL/PLL.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/PLL/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318276 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/PLL/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topwimax.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topwimax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopWiMax-TopWiMax_RTL " "Found design unit 1: TopWiMax-TopWiMax_RTL" {  } { { "TopWiMax.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318279 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopWiMax " "Found entity 1: TopWiMax" {  } { { "TopWiMax.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/inter_ram_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/inter_ram_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER_RAM_2PORT-SYN " "Found design unit 1: INTER_RAM_2PORT-SYN" {  } { { "RAMs/INTER_RAM_2port.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/RAMs/INTER_RAM_2port.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318281 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER_RAM_2PORT " "Found entity 1: INTER_RAM_2PORT" {  } { { "RAMs/INTER_RAM_2port.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/RAMs/INTER_RAM_2port.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/fec_ram_2ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/fec_ram_2ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC_RAM_2PORTS-SYN " "Found design unit 1: FEC_RAM_2PORTS-SYN" {  } { { "RAMs/FEC_RAM_2PORTS.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/RAMs/FEC_RAM_2PORTS.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318285 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC_RAM_2PORTS " "Found entity 1: FEC_RAM_2PORTS" {  } { { "RAMs/FEC_RAM_2PORTS.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/RAMs/FEC_RAM_2PORTS.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file test_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_Pack " "Found design unit 1: Test_Pack" {  } { { "Test_Pack.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Test_Pack-body " "Found design unit 2: Test_Pack-body" {  } { { "Test_Pack.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randi_tb-randi_tb_rtl " "Found design unit 1: randi_tb-randi_tb_rtl" {  } { { "randi_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318292 ""} { "Info" "ISGN_ENTITY_NAME" "1 randi_tb " "Found entity 1: randi_tb" {  } { { "randi_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randi-randi_rtl " "Found design unit 1: randi-randi_rtl" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318294 ""} { "Info" "ISGN_ENTITY_NAME" "1 randi " "Found entity 1: randi" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODU_tb-MODU_tb_rtl " "Found design unit 1: MODU_tb-MODU_tb_rtl" {  } { { "MODU_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318297 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODU_tb " "Found entity 1: MODU_tb" {  } { { "MODU_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODU-MODU_rtl " "Found design unit 1: MODU-MODU_rtl" {  } { { "MODU.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318300 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODU " "Found entity 1: MODU" {  } { { "MODU.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER_tb-INTER_tb_rtl " "Found design unit 1: INTER_tb-INTER_tb_rtl" {  } { { "INTER_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318303 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER_tb " "Found entity 1: INTER_tb" {  } { { "INTER_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER-INTER_RTL " "Found design unit 1: INTER-INTER_RTL" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318306 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER " "Found entity 1: INTER" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC_tb-FEC_tb_rtl " "Found design unit 1: FEC_tb-FEC_tb_rtl" {  } { { "FEC_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/FEC_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318309 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC_tb " "Found entity 1: FEC_tb" {  } { { "FEC_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/FEC_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC-FEC_rtl " "Found design unit 1: FEC-FEC_rtl" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/FEC.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318311 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC " "Found entity 1: FEC" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/FEC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/PLL_main.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318314 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "D:/AUC/ASIC/Project/Phase2_Submission/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702644318317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318317 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702644318460 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 15 14:45:18 2023 " "Processing ended: Fri Dec 15 14:45:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702644318460 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702644318460 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702644318460 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702644318460 ""}
