Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Nov 16 19:38:41 2017
| Host         : lh008linux-14.soic.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Lab11_timing_summary_routed.rpt -rpx Lab11_timing_summary_routed.rpx
| Design       : Lab11
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2162 register/latch pins with no clock driven by root clock pin: q_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.851        0.000                      0                   21        0.254        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.851        0.000                      0                   21        0.254        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.841ns (35.411%)  route 3.358ns (64.589%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    q_reg[12]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    q_reg[16]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.358 r  q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.358    q_reg[20]_i_1_n_7
    SLICE_X64Y48         FDRE                                         r  q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  q_reg[20]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.109    15.209    q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.828ns (35.249%)  route 3.358ns (64.751%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    q_reg[12]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.345 r  q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.345    q_reg[16]_i_1_n_6
    SLICE_X64Y47         FDRE                                         r  q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  q_reg[17]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)        0.109    15.209    q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.820ns (35.149%)  route 3.358ns (64.851%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    q_reg[12]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.337 r  q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.337    q_reg[16]_i_1_n_4
    SLICE_X64Y47         FDRE                                         r  q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  q_reg[19]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)        0.109    15.209    q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.744ns (34.183%)  route 3.358ns (65.817%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    q_reg[12]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.261 r  q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.261    q_reg[16]_i_1_n_5
    SLICE_X64Y47         FDRE                                         r  q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  q_reg[18]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)        0.109    15.209    q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.724ns (33.924%)  route 3.358ns (66.076%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    q_reg[12]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.241 r  q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.241    q_reg[16]_i_1_n_7
    SLICE_X64Y47         FDRE                                         r  q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  q_reg[16]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)        0.109    15.209    q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.711ns (33.754%)  route 3.358ns (66.246%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.228 r  q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.228    q_reg[12]_i_1_n_6
    SLICE_X64Y46         FDRE                                         r  q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)        0.109    15.208    q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.703ns (33.650%)  route 3.358ns (66.350%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.220 r  q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.220    q_reg[12]_i_1_n_4
    SLICE_X64Y46         FDRE                                         r  q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[15]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)        0.109    15.208    q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.627ns (32.638%)  route 3.358ns (67.362%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.144 r  q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.144    q_reg[12]_i_1_n_5
    SLICE_X64Y46         FDRE                                         r  q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[14]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)        0.109    15.208    q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.607ns (32.367%)  route 3.358ns (67.633%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    q_reg[8]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.124 r  q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.124    q_reg[12]_i_1_n_7
    SLICE_X64Y46         FDRE                                         r  q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)        0.109    15.208    q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.594ns (32.189%)  route 3.358ns (67.811%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  q_reg[5]/Q
                         net (fo=1, routed)           1.561     7.238    q_reg[5]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.334 r  q_reg_BUFG[5]_inst/O
                         net (fo=2163, routed)        1.797     9.131    q_reg_BUFG[5]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.788 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    q_reg[4]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.111 r  q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.111    q_reg[8]_i_1_n_6
    SLICE_X64Y45         FDRE                                         r  q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  q_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y45         FDRE (Setup_fdre_C_D)        0.109    15.208    q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  5.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.757    q_reg_n_0_[10]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    q_reg[8]_i_1_n_5
    SLICE_X64Y45         FDRE                                         r  q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  q_reg[10]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.134     1.612    q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.757    q_reg_n_0_[14]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    q_reg[12]_i_1_n_5
    SLICE_X64Y46         FDRE                                         r  q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.134     1.612    q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.758    q_reg_n_0_[18]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    q_reg[16]_i_1_n_5
    SLICE_X64Y47         FDRE                                         r  q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  q_reg[18]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.134     1.613    q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.757    q_reg_n_0_[6]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    q_reg[4]_i_1_n_5
    SLICE_X64Y44         FDRE                                         r  q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.134     1.612    q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.757    q_reg_n_0_[10]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.903 r  q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    q_reg[8]_i_1_n_4
    SLICE_X64Y45         FDRE                                         r  q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  q_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.134     1.612    q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.757    q_reg_n_0_[14]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.903 r  q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    q_reg[12]_i_1_n_4
    SLICE_X64Y46         FDRE                                         r  q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.134     1.612    q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.758    q_reg_n_0_[18]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.904 r  q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    q_reg[16]_i_1_n_4
    SLICE_X64Y47         FDRE                                         r  q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  q_reg[19]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.134     1.613    q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.757    q_reg_n_0_[6]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.903 r  q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    q_reg[4]_i_1_n_4
    SLICE_X64Y44         FDRE                                         r  q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  q_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.134     1.612    q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.805    q_reg_n_0_[0]
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  q[0]_i_5/O
                         net (fo=1, routed)           0.000     1.850    q[0]_i_5_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.920 r  q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    q_reg[0]_i_1_n_7
    SLICE_X64Y43         FDRE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  q_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.134     1.612    q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  q_reg[12]/Q
                         net (fo=1, routed)           0.170     1.813    q_reg_n_0_[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    q_reg[12]_i_1_n_7
    SLICE_X64Y46         FDRE                                         r  q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  q_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.134     1.612    q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y43   q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y47   q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y47   q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   q_reg[18]/C



