tegra_dma_pause	,	F_34
bytes_transferred	,	V_88
tegra_dma_terminate_all	,	F_59
tegra_dma_sg_req	,	V_27
csr	,	V_50
spin_lock_init	,	F_92
dma_addr_t	,	T_4
ch_regs	,	V_60
handle_continuous_head_request	,	F_46
support_channel_pause	,	V_47
TEGRA_APBDMA_CHAN_APBSEQ	,	V_61
list_splice_tail_init	,	F_57
tegra_dma_configure_for_next	,	F_39
dev	,	V_16
len	,	V_124
"buf_len is not multiple of period_len\n"	,	L_21
DMA_MEM_TO_DEV	,	V_133
sg_req_list	,	V_168
for_each_sg	,	F_70
tegra_dma_of_xlate	,	F_80
"request_irq failed with err %d channel %d\n"	,	L_33
sg_req	,	V_28
pm_runtime_put	,	F_79
tasklet	,	V_96
nr_channels	,	V_183
dma_clk	,	V_187
request_irq	,	F_99
tegra_dma_remove	,	F_110
DMA_COMPLETE	,	V_89
tegra_dma_tasklet	,	F_50
"Error: Missing reset\n"	,	L_30
DMA_PRIVATE	,	V_201
node	,	V_20
tdma	,	V_2
TEGRA_APBDMA_CHAN_CSRE	,	V_48
tdc_read	,	F_6
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_119
reset_control_deassert	,	F_98
of_node	,	V_216
"Dma descriptors not available\n"	,	L_14
GFP_KERNEL	,	V_184
device	,	V_15
dst_maxburst	,	V_136
dma_async_device_unregister	,	F_105
wcount	,	V_71
tegra_dma_resume	,	F_35
"Invalid segment length %d\n"	,	L_13
device_prep_dma_cyclic	,	V_206
src_addr_width	,	V_140
IRQ_NONE	,	V_98
tegra_dma_start	,	F_38
free_irq	,	F_106
dmaengine_desc_callback_invoke	,	F_52
tdc_write	,	F_5
device_node	,	V_198
cb_node	,	V_83
dma_spec	,	V_171
rst	,	V_188
device_issue_pending	,	V_215
found	,	V_111
tegra_dma_probe	,	F_82
of_dma_controller_register	,	F_104
sg	,	V_148
EBUSY	,	V_32
TEGRA_APBDMA_STATUS_ISE_EOC	,	V_56
tegra_dma_isr	,	F_53
of_phandle_args	,	V_170
typeof	,	F_25
cb	,	V_93
txd	,	V_14
st	,	V_90
scatterlist	,	V_143
devm_ioremap_resource	,	F_87
tegra_dma_runtime_resume	,	F_95
irq	,	V_94
src_addr	,	V_139
i	,	V_147
tdc_start_head_req	,	F_40
pm_runtime_get_sync	,	F_76
dma_async_device_register	,	F_103
"No DMA request\n"	,	L_7
TEGRA_APBDMA_CONTROL	,	V_189
td	,	V_13
dst_addr_width	,	V_135
tasklet_kill	,	F_107
wait_for_burst_complete	,	V_39
period_len	,	V_165
"slave bw is not supported, using 32bits\n"	,	L_10
platform_device	,	V_176
dma_get_any_slave_channel	,	F_81
dc	,	V_10
TEGRA_APBDMA_APBSEQ_BUS_WIDTH_64	,	V_122
TEGRA_APBDMA_CSR_IE_EOC	,	V_53
residual	,	V_110
dev_dbg	,	F_37
list_is_last	,	F_42
get_bus_width	,	F_63
"Tegra20 APB DMA driver register %d channels\n"	,	L_36
INIT_LIST_HEAD	,	F_69
tegra_dma_prep_slave_sg	,	F_68
reg	,	V_3
dst_addr	,	V_134
"Dma direction is not supported\n"	,	L_11
sgl	,	V_144
TEGRA_APBDMA_CHAN_STATUS	,	V_55
reset_control_assert	,	F_97
ret	,	V_109
res	,	V_179
tegra_dma_alloc_chan_resources	,	F_74
tdc_configure_next_head_desc	,	F_41
DMA_SLAVE_BUSWIDTH_8_BYTES	,	V_121
"Interrupt already served status 0x%08lx\n"	,	L_6
dma_slave_config	,	V_29
DMA_ERROR	,	V_81
TEGRA_APBDMA_CHAN_AHBSEQ	,	V_65
spin_unlock_irqrestore	,	F_16
dma_async_tx_descriptor	,	V_12
channels	,	V_191
burst_byte	,	V_125
sg_dma_address	,	F_71
TEGRA_APBDMA_CSR_REQ_SEL_SHIFT	,	V_157
name	,	V_197
platform_get_resource	,	F_86
dma_cookie_status	,	F_61
"Tegra20 APB DMA OF registration failed %d\n"	,	L_35
dma_slave_buswidth	,	V_113
slave_bw	,	V_114
dma_cookie_complete	,	F_48
req_list	,	V_150
max_dma_count	,	V_161
"Request not allowed when dma running\n"	,	L_20
tasklet_init	,	F_100
"%s():clearing interrupt\n"	,	L_2
TEGRA_APBDMA_APBSEQ_WRAP_WORD_1	,	V_159
dev_err	,	F_27
pending_sg_req	,	V_31
list_del	,	F_15
"cookie %d not found\n"	,	L_9
dma_chan	,	V_9
kzalloc	,	F_17
cb_count	,	V_82
device_free_chan_resources	,	V_204
src_maxburst	,	V_141
end	,	V_102
TEGRA_APBDMA_APBSEQ_BUS_WIDTH_32	,	V_120
buf_addr	,	V_163
dmaengine_desc_get_callback	,	F_51
"Skipping new configuration as interrupt is pending\n"	,	L_3
"Dma length/memory address is not supported\n"	,	L_15
devm_clk_get	,	F_90
TEGRA_APBDMA_GENERAL_ENABLE	,	V_45
dma_tx_state	,	V_107
cap_mask	,	V_200
tegra_dma_prep_dma_cyclic	,	F_73
tx_submit	,	V_22
start	,	V_196
spin_unlock	,	F_31
clk_disable_unprepare	,	F_113
dma_sconfig	,	V_33
config_init	,	V_38
device_alloc_chan_resources	,	V_203
BIT	,	F_102
async_tx_test_ack	,	F_14
"apbdma.%d"	,	L_32
chan_addr	,	V_8
TEGRA_APBDMA_SLAVE_ID_INVALID	,	V_35
remain_len	,	V_166
"Invalid slave id: %d\n"	,	L_26
to_tegra_dma_chan	,	F_7
dma_cookie_assign	,	F_56
TEGRA_APBDMA_CHAN_AHBPTR	,	V_67
was_busy	,	V_104
ENOMEM	,	V_185
TEGRA_APBDMA_AHBSEQ_INTR_ENB	,	V_151
dev_get_drvdata	,	F_112
tdma_read	,	F_3
tegra_dma_channel	,	V_6
channel_reg	,	V_220
DMA_IN_PROGRESS	,	V_101
TEGRA_APBDMA_APBSEQ_BUS_WIDTH_16	,	V_118
dma_transfer_direction	,	V_130
list_empty	,	F_20
dev_info	,	F_55
DMA_CYCLIC	,	V_202
TEGRA_APBDMA_AHBSEQ_WRAP_NONE	,	V_152
dma_desc_list	,	V_167
tegra_dma_desc	,	V_11
context	,	V_146
tdma_write	,	F_1
lock	,	V_19
tegra_dma_issue_pending	,	F_58
GFP_NOWAIT	,	V_21
"Dma sg-req not available\n"	,	L_16
id	,	V_169
device_tx_status	,	V_214
get_current_xferred_count	,	F_43
src_addr_widths	,	V_207
tegra_dma_chip_data	,	V_180
val	,	V_4
tegra_dma_sg_req_get	,	F_23
TEGRA_APBDMA_AHBSEQ_BURST_8	,	V_129
nsg_req	,	V_72
residue_granularity	,	V_210
cookie	,	V_100
TEGRA_APBDMA_AHBSEQ_BURST_4	,	V_128
TEGRA_APBDMA_CHAN_CSR	,	V_52
dmaengine_desc_callback	,	V_92
TEGRA_APBDMA_AHBSEQ_BURST_1	,	V_127
"DMA slave is not configured\n"	,	L_19
TEGRA_APBDMA_CHANNEL_BASE_ADD_OFFSET	,	V_192
device_prep_slave_sg	,	V_205
base_addr	,	V_5
of_device_get_match_data	,	F_83
txstate	,	V_108
apb_ptr	,	V_64
IRQ_HANDLED	,	V_97
cdata	,	V_181
list_move_tail	,	F_45
handle_once_dma_done	,	F_47
apb_addr	,	V_132
__func__	,	V_57
bytes_requested	,	V_112
dma_dev	,	V_175
free_dma_desc	,	V_26
status	,	V_51
ENODEV	,	V_182
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_117
"Invalid buffer/period len\n"	,	L_18
"dma"	,	L_29
tegra_dma_global_resume	,	F_32
kfree	,	F_78
hnsgreq	,	V_75
tegra_dma_prep_wcount	,	F_67
pm_runtime_status_suspended	,	F_108
of_dma_data	,	V_174
flags	,	V_18
dma_async_tx_descriptor_init	,	F_18
free_sg_req	,	V_25
tegra_dma_channel_regs	,	V_59
IORESOURCE_IRQ	,	V_194
list_add_tail	,	F_22
tegra_dma_global_pause	,	F_28
TEGRA_APBDMA_CHAN_WCOUNT	,	V_70
out	,	V_44
sgreq	,	V_78
pm_runtime_enabled	,	F_94
"No irq resource for chan %d\n"	,	L_31
global_pause_count	,	V_41
TEGRA_APBDMA_AHBSEQ_BUS_WIDTH_32	,	V_154
tegra_dma_runtime_suspend	,	F_109
pm_runtime_disable	,	F_96
chip_data	,	V_46
TEGRA_APBDMA_IRQ_MASK_SET	,	V_190
TEGRA_APBDMA_GENERAL	,	V_42
err_unregister_dma_dev	,	V_217
clk_prepare_enable	,	F_114
err_irq	,	V_195
last_sg_req	,	V_86
device_terminate_all	,	V_213
ch_reg	,	V_219
EINVAL	,	V_37
TEGRA_APBDMA_CSR_FLOW	,	V_156
dst_addr_widths	,	V_208
DMA_DEV_TO_MEM	,	V_138
TEGRA_APBDMA_APBSEQ_BUS_WIDTH_8	,	V_116
udelay	,	F_30
dma_status	,	V_80
chan	,	V_99
ahb_seq	,	V_66
cyclic	,	V_103
"Freeing channel %d\n"	,	L_25
device_config	,	V_212
"DMA configuration conflict\n"	,	L_24
list_first_entry	,	F_24
data	,	V_91
tegra_dma_tx_status	,	F_60
dma_set_residue	,	F_62
"Error: Missing controller clock\n"	,	L_28
list_splice_init	,	F_21
"Dma is running without req\n"	,	L_4
"Req len/mem address is not correct\n"	,	L_22
burst_ahb_width	,	V_126
size_t	,	T_5
"Tegra20 APB DMA driver registration failed %d\n"	,	L_34
ahb_ptr	,	V_68
support_separate_wcount_reg	,	V_69
isr_handler	,	V_85
tegra_dma_stop	,	F_36
get_burst_size	,	F_65
ofdma	,	V_173
"dma channel is not configured\n"	,	L_12
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_115
"Error: No device match data found\n"	,	L_27
handle_cont_sngl_cycle_dma_done	,	F_49
pdev	,	V_177
global_lock	,	V_40
tdc2dev	,	F_10
dma_desc	,	V_17
u32	,	T_1
"clk_enable failed: %d\n"	,	L_37
tegra_dma_desc_get	,	F_11
reg_gen	,	V_218
hsgreq	,	V_74
configured	,	V_73
tasklet_schedule	,	F_54
"DMA configured in cyclic mode\n"	,	L_17
of_dma	,	V_172
tegra_dma_tx_submit	,	V_23
dma_cookie_t	,	T_3
resource	,	V_178
TEGRA_APBDMA_BURST_COMPLETE_TIME	,	V_43
channel_reg_size	,	V_193
last_sg	,	V_79
"Error in dma transfer, aborting dma\n"	,	L_5
TEGRA_APBDMA_AHBSEQ_WRAP_SHIFT	,	V_153
PTR_ERR	,	F_89
tegra_dma_slave_config	,	F_26
req_len	,	V_76
directions	,	V_209
spin_lock_irqsave	,	F_12
"not enough descriptors available\n"	,	L_23
"%s():handling isr\n"	,	L_8
burst_size	,	V_123
dma_cookie_init	,	F_75
TEGRA_APBDMA_CHAN_APBPTR	,	V_63
DMA_PREP_INTERRUPT	,	V_158
list_for_each_entry	,	F_13
DMA_SLAVE	,	V_199
TEGRA_APBDMA_CSR_ENB	,	V_54
sg_len	,	V_145
platform_set_drvdata	,	F_85
devm_kzalloc	,	F_84
TEGRA_APBDMA_CHAN_CSRE_PAUSE	,	V_49
platform_get_drvdata	,	F_111
skip_dma_stop	,	V_105
"Configuration not allowed\n"	,	L_1
devm_reset_control_get	,	F_91
dma_cap_set	,	F_101
tegra_dma_desc_put	,	F_19
mem	,	V_160
tegra_dma_free_chan_resources	,	F_77
busy	,	V_58
sconfig	,	V_30
tegra_dma_abort_all	,	F_44
to_terminate	,	V_87
spin_lock	,	F_29
buf_len	,	V_164
DMA_CTRL_ACK	,	V_162
cb_desc	,	V_84
IORESOURCE_MEM	,	V_186
apb_seq	,	V_62
len_field	,	V_142
TEGRA_APBDMA_CSR_ONCE	,	V_155
direction	,	V_131
pm_runtime_enable	,	F_93
readl	,	F_4
TEGRA_APBDMA_STATUS_COUNT_MASK	,	V_77
writel	,	F_2
list_head	,	V_149
irqreturn_t	,	T_2
WARN_ON	,	F_33
dev_warn	,	F_64
TEGRA_APBDMA_CSR_REQ_SEL_MASK	,	V_36
sg_dma_len	,	F_72
dev_id	,	V_95
DMA_RESIDUE_GRANULARITY_SEGMENT	,	V_211
tdc	,	V_7
container_of	,	F_8
TEGRA_APBDMA_CSR_DIR	,	V_137
tegra_dma	,	V_1
get_transfer_param	,	F_66
tx_list	,	V_24
TEGRA_APBDMA_CHAN_WORD_TRANSFER	,	V_106
txd_to_tegra_dma_desc	,	F_9
slave_id	,	V_34
IS_ERR	,	F_88
