digraph "CFG for '_Z31constrain_weight_updates_kernelifPfS_' function" {
	label="CFG for '_Z31constrain_weight_updates_kernelifPfS_' function";

	Node0x50dd760 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %9 = bitcast i8 addrspace(4)* %8 to i32 addrspace(4)*\l  %10 = load i32, i32 addrspace(4)* %9, align 4, !tbaa !4\l  %11 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !13, !invariant.load\l... !14\l  %14 = zext i16 %13 to i32\l  %15 = udiv i32 %10, %14\l  %16 = mul i32 %15, %14\l  %17 = icmp ugt i32 %10, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = mul i32 %19, %6\l  %21 = add i32 %20, %5\l  %22 = mul i32 %21, %14\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %24 = add i32 %22, %23\l  %25 = icmp slt i32 %24, %0\l  br i1 %25, label %26, label %41\l|{<s0>T|<s1>F}}"];
	Node0x50dd760:s0 -> Node0x50e0020;
	Node0x50dd760:s1 -> Node0x50e00b0;
	Node0x50e0020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%26:\l26:                                               \l  %27 = sext i32 %24 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %2, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %30 = getelementptr inbounds float, float addrspace(1)* %3, i64 %27\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %32 = tail call float @llvm.fabs.f32(float %31)\l  %33 = fmul contract float %29, %1\l  %34 = tail call float @llvm.fabs.f32(float %33)\l  %35 = fcmp contract ogt float %32, %34\l  br i1 %35, label %36, label %41\l|{<s0>T|<s1>F}}"];
	Node0x50e0020:s0 -> Node0x50e17b0;
	Node0x50e0020:s1 -> Node0x50e00b0;
	Node0x50e17b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%36:\l36:                                               \l  %37 = fcmp contract oeq float %31, 0.000000e+00\l  %38 = fdiv contract float %32, %31\l  %39 = select contract i1 %37, float 0.000000e+00, float %38\l  %40 = fmul contract float %34, %39\l  store float %40, float addrspace(1)* %30, align 4, !tbaa !16\l  br label %41\l}"];
	Node0x50e17b0 -> Node0x50e00b0;
	Node0x50e00b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  ret void\l}"];
}
