ARM GAS  /tmp/ccWPfNLz.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32g0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB310:
   1:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g0xx_hal_msp.c **** /**
   3:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g0xx_hal_msp.c ****   * @file         stm32g0xx_hal_msp.c
   5:Core/Src/stm32g0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g0xx_hal_msp.c ****   *
  10:Core/Src/stm32g0xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32g0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32g0xx_hal_msp.c ****   *
  13:Core/Src/stm32g0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32g0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32g0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32g0xx_hal_msp.c ****   *
  17:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32g0xx_hal_msp.c ****   */
  19:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32g0xx_hal_msp.c **** 
  21:Core/Src/stm32g0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32g0xx_hal_msp.c **** 
  25:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32g0xx_hal_msp.c **** 
  27:Core/Src/stm32g0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32g0xx_hal_msp.c **** 
  30:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32g0xx_hal_msp.c **** 
  32:Core/Src/stm32g0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccWPfNLz.s 			page 2


  33:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32g0xx_hal_msp.c **** 
  35:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32g0xx_hal_msp.c **** 
  37:Core/Src/stm32g0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32g0xx_hal_msp.c **** 
  40:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32g0xx_hal_msp.c **** 
  42:Core/Src/stm32g0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32g0xx_hal_msp.c **** 
  45:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32g0xx_hal_msp.c **** 
  47:Core/Src/stm32g0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32g0xx_hal_msp.c **** 
  50:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32g0xx_hal_msp.c **** 
  52:Core/Src/stm32g0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32g0xx_hal_msp.c **** 
  55:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32g0xx_hal_msp.c **** 
  57:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32g0xx_hal_msp.c **** 
  59:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32g0xx_hal_msp.c **** 
  61:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32g0xx_hal_msp.c ****                     /**
  63:Core/Src/stm32g0xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32g0xx_hal_msp.c ****   */
  65:Core/Src/stm32g0xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32g0xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32g0xx_hal_msp.c **** 
  68:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32g0xx_hal_msp.c **** 
  70:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32g0xx_hal_msp.c **** 
  72:Core/Src/stm32g0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 196C     		ldr	r1, [r3, #64]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 1964     		str	r1, [r3, #64]
ARM GAS  /tmp/ccWPfNLz.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 196C     		ldr	r1, [r3, #64]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32g0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0014 DA6B     		ldr	r2, [r3, #60]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA63     		str	r2, [r3, #60]
  61              		.loc 1 73 3 view .LVU10
  62 001e DB6B     		ldr	r3, [r3, #60]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 73 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32g0xx_hal_msp.c **** 
  75:Core/Src/stm32g0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32g0xx_hal_msp.c **** 
  77:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32g0xx_hal_msp.c **** 
  79:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32g0xx_hal_msp.c **** }
  69              		.loc 1 80 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE310:
  80              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_PWM_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_TIM_PWM_MspInit:
  88              	.LVL0:
  89              	.LFB311:
  81:Core/Src/stm32g0xx_hal_msp.c **** 
  82:Core/Src/stm32g0xx_hal_msp.c **** /**
  83:Core/Src/stm32g0xx_hal_msp.c ****   * @brief TIM_PWM MSP Initialization
  84:Core/Src/stm32g0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  85:Core/Src/stm32g0xx_hal_msp.c ****   * @param htim_pwm: TIM_PWM handle pointer
ARM GAS  /tmp/ccWPfNLz.s 			page 4


  86:Core/Src/stm32g0xx_hal_msp.c ****   * @retval None
  87:Core/Src/stm32g0xx_hal_msp.c ****   */
  88:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
  89:Core/Src/stm32g0xx_hal_msp.c **** {
  90              		.loc 1 89 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              		.loc 1 89 1 is_stmt 0 view .LVU15
  96 0000 82B0     		sub	sp, sp, #8
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 8
  90:Core/Src/stm32g0xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
  99              		.loc 1 90 3 is_stmt 1 view .LVU16
 100              		.loc 1 90 14 is_stmt 0 view .LVU17
 101 0002 0268     		ldr	r2, [r0]
 102              		.loc 1 90 5 view .LVU18
 103 0004 074B     		ldr	r3, .L7
 104 0006 9A42     		cmp	r2, r3
 105 0008 01D0     		beq	.L6
 106              	.L4:
  91:Core/Src/stm32g0xx_hal_msp.c ****   {
  92:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 0 */
  93:Core/Src/stm32g0xx_hal_msp.c **** 
  94:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 0 */
  95:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  97:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
  98:Core/Src/stm32g0xx_hal_msp.c **** 
  99:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 1 */
 100:Core/Src/stm32g0xx_hal_msp.c **** 
 101:Core/Src/stm32g0xx_hal_msp.c ****   }
 102:Core/Src/stm32g0xx_hal_msp.c **** 
 103:Core/Src/stm32g0xx_hal_msp.c **** }
 107              		.loc 1 103 1 view .LVU19
 108 000a 02B0     		add	sp, sp, #8
 109              		@ sp needed
 110 000c 7047     		bx	lr
 111              	.L6:
  96:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 112              		.loc 1 96 5 is_stmt 1 view .LVU20
 113              	.LBB4:
  96:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 114              		.loc 1 96 5 view .LVU21
  96:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 115              		.loc 1 96 5 view .LVU22
 116 000e 064B     		ldr	r3, .L7+4
 117 0010 1A6C     		ldr	r2, [r3, #64]
 118 0012 8021     		movs	r1, #128
 119 0014 0901     		lsls	r1, r1, #4
 120 0016 0A43     		orrs	r2, r1
 121 0018 1A64     		str	r2, [r3, #64]
  96:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 122              		.loc 1 96 5 view .LVU23
 123 001a 1B6C     		ldr	r3, [r3, #64]
 124 001c 0B40     		ands	r3, r1
ARM GAS  /tmp/ccWPfNLz.s 			page 5


 125 001e 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 126              		.loc 1 96 5 view .LVU24
 127 0020 019B     		ldr	r3, [sp, #4]
 128              	.LBE4:
  96:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 129              		.loc 1 96 5 view .LVU25
 130              		.loc 1 103 1 is_stmt 0 view .LVU26
 131 0022 F2E7     		b	.L4
 132              	.L8:
 133              		.align	2
 134              	.L7:
 135 0024 002C0140 		.word	1073818624
 136 0028 00100240 		.word	1073876992
 137              		.cfi_endproc
 138              	.LFE311:
 140              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 141              		.align	1
 142              		.global	HAL_TIM_IC_MspInit
 143              		.syntax unified
 144              		.code	16
 145              		.thumb_func
 147              	HAL_TIM_IC_MspInit:
 148              	.LVL1:
 149              	.LFB312:
 104:Core/Src/stm32g0xx_hal_msp.c **** 
 105:Core/Src/stm32g0xx_hal_msp.c **** /**
 106:Core/Src/stm32g0xx_hal_msp.c ****   * @brief TIM_IC MSP Initialization
 107:Core/Src/stm32g0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 108:Core/Src/stm32g0xx_hal_msp.c ****   * @param htim_ic: TIM_IC handle pointer
 109:Core/Src/stm32g0xx_hal_msp.c ****   * @retval None
 110:Core/Src/stm32g0xx_hal_msp.c ****   */
 111:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
 112:Core/Src/stm32g0xx_hal_msp.c **** {
 150              		.loc 1 112 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 32
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		.loc 1 112 1 is_stmt 0 view .LVU28
 155 0000 10B5     		push	{r4, lr}
 156              	.LCFI2:
 157              		.cfi_def_cfa_offset 8
 158              		.cfi_offset 4, -8
 159              		.cfi_offset 14, -4
 160 0002 88B0     		sub	sp, sp, #32
 161              	.LCFI3:
 162              		.cfi_def_cfa_offset 40
 163 0004 0400     		movs	r4, r0
 113:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 164              		.loc 1 113 3 is_stmt 1 view .LVU29
 165              		.loc 1 113 20 is_stmt 0 view .LVU30
 166 0006 1422     		movs	r2, #20
 167 0008 0021     		movs	r1, #0
 168 000a 03A8     		add	r0, sp, #12
 169              	.LVL2:
 170              		.loc 1 113 20 view .LVU31
 171 000c FFF7FEFF 		bl	memset
ARM GAS  /tmp/ccWPfNLz.s 			page 6


 172              	.LVL3:
 114:Core/Src/stm32g0xx_hal_msp.c ****   if(htim_ic->Instance==TIM3)
 173              		.loc 1 114 3 is_stmt 1 view .LVU32
 174              		.loc 1 114 13 is_stmt 0 view .LVU33
 175 0010 2268     		ldr	r2, [r4]
 176              		.loc 1 114 5 view .LVU34
 177 0012 104B     		ldr	r3, .L12
 178 0014 9A42     		cmp	r2, r3
 179 0016 01D0     		beq	.L11
 180              	.L9:
 115:Core/Src/stm32g0xx_hal_msp.c ****   {
 116:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
 117:Core/Src/stm32g0xx_hal_msp.c **** 
 118:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
 119:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 121:Core/Src/stm32g0xx_hal_msp.c **** 
 122:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 123:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 124:Core/Src/stm32g0xx_hal_msp.c ****     PC7     ------> TIM3_CH2
 125:Core/Src/stm32g0xx_hal_msp.c ****     */
 126:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 127:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 128:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 129:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 130:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 131:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 132:Core/Src/stm32g0xx_hal_msp.c **** 
 133:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 134:Core/Src/stm32g0xx_hal_msp.c **** 
 135:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 136:Core/Src/stm32g0xx_hal_msp.c **** 
 137:Core/Src/stm32g0xx_hal_msp.c ****   }
 138:Core/Src/stm32g0xx_hal_msp.c **** 
 139:Core/Src/stm32g0xx_hal_msp.c **** }
 181              		.loc 1 139 1 view .LVU35
 182 0018 08B0     		add	sp, sp, #32
 183              		@ sp needed
 184              	.LVL4:
 185              		.loc 1 139 1 view .LVU36
 186 001a 10BD     		pop	{r4, pc}
 187              	.LVL5:
 188              	.L11:
 120:Core/Src/stm32g0xx_hal_msp.c **** 
 189              		.loc 1 120 5 is_stmt 1 view .LVU37
 190              	.LBB5:
 120:Core/Src/stm32g0xx_hal_msp.c **** 
 191              		.loc 1 120 5 view .LVU38
 120:Core/Src/stm32g0xx_hal_msp.c **** 
 192              		.loc 1 120 5 view .LVU39
 193 001c 0E4B     		ldr	r3, .L12+4
 194 001e DA6B     		ldr	r2, [r3, #60]
 195 0020 0220     		movs	r0, #2
 196 0022 0243     		orrs	r2, r0
 197 0024 DA63     		str	r2, [r3, #60]
 120:Core/Src/stm32g0xx_hal_msp.c **** 
 198              		.loc 1 120 5 view .LVU40
ARM GAS  /tmp/ccWPfNLz.s 			page 7


 199 0026 DA6B     		ldr	r2, [r3, #60]
 200 0028 0240     		ands	r2, r0
 201 002a 0192     		str	r2, [sp, #4]
 120:Core/Src/stm32g0xx_hal_msp.c **** 
 202              		.loc 1 120 5 view .LVU41
 203 002c 019A     		ldr	r2, [sp, #4]
 204              	.LBE5:
 120:Core/Src/stm32g0xx_hal_msp.c **** 
 205              		.loc 1 120 5 view .LVU42
 122:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 206              		.loc 1 122 5 view .LVU43
 207              	.LBB6:
 122:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 208              		.loc 1 122 5 view .LVU44
 122:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 209              		.loc 1 122 5 view .LVU45
 210 002e 596B     		ldr	r1, [r3, #52]
 211 0030 0422     		movs	r2, #4
 212 0032 1143     		orrs	r1, r2
 213 0034 5963     		str	r1, [r3, #52]
 122:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 214              		.loc 1 122 5 view .LVU46
 215 0036 5B6B     		ldr	r3, [r3, #52]
 216 0038 1A40     		ands	r2, r3
 217 003a 0292     		str	r2, [sp, #8]
 122:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 218              		.loc 1 122 5 view .LVU47
 219 003c 029B     		ldr	r3, [sp, #8]
 220              	.LBE6:
 122:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 221              		.loc 1 122 5 view .LVU48
 126:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222              		.loc 1 126 5 view .LVU49
 126:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223              		.loc 1 126 25 is_stmt 0 view .LVU50
 224 003e 03A9     		add	r1, sp, #12
 225 0040 8023     		movs	r3, #128
 226 0042 0393     		str	r3, [sp, #12]
 127:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 127 5 is_stmt 1 view .LVU51
 127:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228              		.loc 1 127 26 is_stmt 0 view .LVU52
 229 0044 4860     		str	r0, [r1, #4]
 128:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 230              		.loc 1 128 5 is_stmt 1 view .LVU53
 129:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 231              		.loc 1 129 5 view .LVU54
 130:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 232              		.loc 1 130 5 view .LVU55
 130:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 233              		.loc 1 130 31 is_stmt 0 view .LVU56
 234 0046 7F3B     		subs	r3, r3, #127
 235 0048 0B61     		str	r3, [r1, #16]
 131:Core/Src/stm32g0xx_hal_msp.c **** 
 236              		.loc 1 131 5 is_stmt 1 view .LVU57
 237 004a 0448     		ldr	r0, .L12+8
 238 004c FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccWPfNLz.s 			page 8


 239              	.LVL6:
 240              		.loc 1 139 1 is_stmt 0 view .LVU58
 241 0050 E2E7     		b	.L9
 242              	.L13:
 243 0052 C046     		.align	2
 244              	.L12:
 245 0054 00040040 		.word	1073742848
 246 0058 00100240 		.word	1073876992
 247 005c 00080050 		.word	1342179328
 248              		.cfi_endproc
 249              	.LFE312:
 251              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 252              		.align	1
 253              		.global	HAL_TIM_MspPostInit
 254              		.syntax unified
 255              		.code	16
 256              		.thumb_func
 258              	HAL_TIM_MspPostInit:
 259              	.LVL7:
 260              	.LFB313:
 140:Core/Src/stm32g0xx_hal_msp.c **** 
 141:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 142:Core/Src/stm32g0xx_hal_msp.c **** {
 261              		.loc 1 142 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 24
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 142 1 is_stmt 0 view .LVU60
 266 0000 10B5     		push	{r4, lr}
 267              	.LCFI4:
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 4, -8
 270              		.cfi_offset 14, -4
 271 0002 86B0     		sub	sp, sp, #24
 272              	.LCFI5:
 273              		.cfi_def_cfa_offset 32
 274 0004 0400     		movs	r4, r0
 143:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 275              		.loc 1 143 3 is_stmt 1 view .LVU61
 276              		.loc 1 143 20 is_stmt 0 view .LVU62
 277 0006 1422     		movs	r2, #20
 278 0008 0021     		movs	r1, #0
 279 000a 01A8     		add	r0, sp, #4
 280              	.LVL8:
 281              		.loc 1 143 20 view .LVU63
 282 000c FFF7FEFF 		bl	memset
 283              	.LVL9:
 144:Core/Src/stm32g0xx_hal_msp.c ****   if(htim->Instance==TIM1)
 284              		.loc 1 144 3 is_stmt 1 view .LVU64
 285              		.loc 1 144 10 is_stmt 0 view .LVU65
 286 0010 2268     		ldr	r2, [r4]
 287              		.loc 1 144 5 view .LVU66
 288 0012 0D4B     		ldr	r3, .L17
 289 0014 9A42     		cmp	r2, r3
 290 0016 01D0     		beq	.L16
 291              	.L14:
 145:Core/Src/stm32g0xx_hal_msp.c ****   {
ARM GAS  /tmp/ccWPfNLz.s 			page 9


 146:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspPostInit 0 */
 147:Core/Src/stm32g0xx_hal_msp.c **** 
 148:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM1_MspPostInit 0 */
 149:Core/Src/stm32g0xx_hal_msp.c **** 
 150:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 151:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 152:Core/Src/stm32g0xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 153:Core/Src/stm32g0xx_hal_msp.c ****     */
 154:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 155:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 158:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 159:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160:Core/Src/stm32g0xx_hal_msp.c **** 
 161:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspPostInit 1 */
 162:Core/Src/stm32g0xx_hal_msp.c **** 
 163:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM1_MspPostInit 1 */
 164:Core/Src/stm32g0xx_hal_msp.c ****   }
 165:Core/Src/stm32g0xx_hal_msp.c **** 
 166:Core/Src/stm32g0xx_hal_msp.c **** }
 292              		.loc 1 166 1 view .LVU67
 293 0018 06B0     		add	sp, sp, #24
 294              		@ sp needed
 295              	.LVL10:
 296              		.loc 1 166 1 view .LVU68
 297 001a 10BD     		pop	{r4, pc}
 298              	.LVL11:
 299              	.L16:
 150:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 300              		.loc 1 150 5 is_stmt 1 view .LVU69
 301              	.LBB7:
 150:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 302              		.loc 1 150 5 view .LVU70
 150:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 303              		.loc 1 150 5 view .LVU71
 304 001c 0B4A     		ldr	r2, .L17+4
 305 001e 516B     		ldr	r1, [r2, #52]
 306 0020 0123     		movs	r3, #1
 307 0022 1943     		orrs	r1, r3
 308 0024 5163     		str	r1, [r2, #52]
 150:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 309              		.loc 1 150 5 view .LVU72
 310 0026 526B     		ldr	r2, [r2, #52]
 311 0028 1340     		ands	r3, r2
 312 002a 0093     		str	r3, [sp]
 150:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 313              		.loc 1 150 5 view .LVU73
 314 002c 009B     		ldr	r3, [sp]
 315              	.LBE7:
 150:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 316              		.loc 1 150 5 view .LVU74
 154:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 317              		.loc 1 154 5 view .LVU75
 154:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318              		.loc 1 154 25 is_stmt 0 view .LVU76
 319 002e 01A9     		add	r1, sp, #4
ARM GAS  /tmp/ccWPfNLz.s 			page 10


 320 0030 8023     		movs	r3, #128
 321 0032 5B00     		lsls	r3, r3, #1
 322 0034 0193     		str	r3, [sp, #4]
 155:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 323              		.loc 1 155 5 is_stmt 1 view .LVU77
 155:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 324              		.loc 1 155 26 is_stmt 0 view .LVU78
 325 0036 FE3B     		subs	r3, r3, #254
 326 0038 4B60     		str	r3, [r1, #4]
 156:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 327              		.loc 1 156 5 is_stmt 1 view .LVU79
 157:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 328              		.loc 1 157 5 view .LVU80
 158:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 329              		.loc 1 158 5 view .LVU81
 158:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 330              		.loc 1 158 31 is_stmt 0 view .LVU82
 331 003a 0B61     		str	r3, [r1, #16]
 159:Core/Src/stm32g0xx_hal_msp.c **** 
 332              		.loc 1 159 5 is_stmt 1 view .LVU83
 333 003c A020     		movs	r0, #160
 334 003e C005     		lsls	r0, r0, #23
 335 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 336              	.LVL12:
 337              		.loc 1 166 1 is_stmt 0 view .LVU84
 338 0044 E8E7     		b	.L14
 339              	.L18:
 340 0046 C046     		.align	2
 341              	.L17:
 342 0048 002C0140 		.word	1073818624
 343 004c 00100240 		.word	1073876992
 344              		.cfi_endproc
 345              	.LFE313:
 347              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 348              		.align	1
 349              		.global	HAL_TIM_PWM_MspDeInit
 350              		.syntax unified
 351              		.code	16
 352              		.thumb_func
 354              	HAL_TIM_PWM_MspDeInit:
 355              	.LVL13:
 356              	.LFB314:
 167:Core/Src/stm32g0xx_hal_msp.c **** /**
 168:Core/Src/stm32g0xx_hal_msp.c ****   * @brief TIM_PWM MSP De-Initialization
 169:Core/Src/stm32g0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 170:Core/Src/stm32g0xx_hal_msp.c ****   * @param htim_pwm: TIM_PWM handle pointer
 171:Core/Src/stm32g0xx_hal_msp.c ****   * @retval None
 172:Core/Src/stm32g0xx_hal_msp.c ****   */
 173:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 174:Core/Src/stm32g0xx_hal_msp.c **** {
 357              		.loc 1 174 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 175:Core/Src/stm32g0xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 362              		.loc 1 175 3 view .LVU86
ARM GAS  /tmp/ccWPfNLz.s 			page 11


 363              		.loc 1 175 14 is_stmt 0 view .LVU87
 364 0000 0268     		ldr	r2, [r0]
 365              		.loc 1 175 5 view .LVU88
 366 0002 054B     		ldr	r3, .L22
 367 0004 9A42     		cmp	r2, r3
 368 0006 00D0     		beq	.L21
 369              	.L19:
 176:Core/Src/stm32g0xx_hal_msp.c ****   {
 177:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 0 */
 178:Core/Src/stm32g0xx_hal_msp.c **** 
 179:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 0 */
 180:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 181:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 182:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 183:Core/Src/stm32g0xx_hal_msp.c **** 
 184:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 1 */
 185:Core/Src/stm32g0xx_hal_msp.c ****   }
 186:Core/Src/stm32g0xx_hal_msp.c **** 
 187:Core/Src/stm32g0xx_hal_msp.c **** }
 370              		.loc 1 187 1 view .LVU89
 371              		@ sp needed
 372 0008 7047     		bx	lr
 373              	.L21:
 181:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 374              		.loc 1 181 5 is_stmt 1 view .LVU90
 375 000a 044A     		ldr	r2, .L22+4
 376 000c 136C     		ldr	r3, [r2, #64]
 377 000e 0449     		ldr	r1, .L22+8
 378 0010 0B40     		ands	r3, r1
 379 0012 1364     		str	r3, [r2, #64]
 380              		.loc 1 187 1 is_stmt 0 view .LVU91
 381 0014 F8E7     		b	.L19
 382              	.L23:
 383 0016 C046     		.align	2
 384              	.L22:
 385 0018 002C0140 		.word	1073818624
 386 001c 00100240 		.word	1073876992
 387 0020 FFF7FFFF 		.word	-2049
 388              		.cfi_endproc
 389              	.LFE314:
 391              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_TIM_IC_MspDeInit
 394              		.syntax unified
 395              		.code	16
 396              		.thumb_func
 398              	HAL_TIM_IC_MspDeInit:
 399              	.LVL14:
 400              	.LFB315:
 188:Core/Src/stm32g0xx_hal_msp.c **** 
 189:Core/Src/stm32g0xx_hal_msp.c **** /**
 190:Core/Src/stm32g0xx_hal_msp.c ****   * @brief TIM_IC MSP De-Initialization
 191:Core/Src/stm32g0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 192:Core/Src/stm32g0xx_hal_msp.c ****   * @param htim_ic: TIM_IC handle pointer
 193:Core/Src/stm32g0xx_hal_msp.c ****   * @retval None
 194:Core/Src/stm32g0xx_hal_msp.c ****   */
 195:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* htim_ic)
ARM GAS  /tmp/ccWPfNLz.s 			page 12


 196:Core/Src/stm32g0xx_hal_msp.c **** {
 401              		.loc 1 196 1 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		.loc 1 196 1 is_stmt 0 view .LVU93
 406 0000 10B5     		push	{r4, lr}
 407              	.LCFI6:
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 4, -8
 410              		.cfi_offset 14, -4
 197:Core/Src/stm32g0xx_hal_msp.c ****   if(htim_ic->Instance==TIM3)
 411              		.loc 1 197 3 is_stmt 1 view .LVU94
 412              		.loc 1 197 13 is_stmt 0 view .LVU95
 413 0002 0268     		ldr	r2, [r0]
 414              		.loc 1 197 5 view .LVU96
 415 0004 064B     		ldr	r3, .L27
 416 0006 9A42     		cmp	r2, r3
 417 0008 00D0     		beq	.L26
 418              	.LVL15:
 419              	.L24:
 198:Core/Src/stm32g0xx_hal_msp.c ****   {
 199:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 200:Core/Src/stm32g0xx_hal_msp.c **** 
 201:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 202:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 203:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 204:Core/Src/stm32g0xx_hal_msp.c **** 
 205:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 206:Core/Src/stm32g0xx_hal_msp.c ****     PC7     ------> TIM3_CH2
 207:Core/Src/stm32g0xx_hal_msp.c ****     */
 208:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_7);
 209:Core/Src/stm32g0xx_hal_msp.c **** 
 210:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 211:Core/Src/stm32g0xx_hal_msp.c **** 
 212:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 213:Core/Src/stm32g0xx_hal_msp.c ****   }
 214:Core/Src/stm32g0xx_hal_msp.c **** 
 215:Core/Src/stm32g0xx_hal_msp.c **** }
 420              		.loc 1 215 1 view .LVU97
 421              		@ sp needed
 422 000a 10BD     		pop	{r4, pc}
 423              	.LVL16:
 424              	.L26:
 203:Core/Src/stm32g0xx_hal_msp.c **** 
 425              		.loc 1 203 5 is_stmt 1 view .LVU98
 426 000c 054A     		ldr	r2, .L27+4
 427 000e D36B     		ldr	r3, [r2, #60]
 428 0010 0221     		movs	r1, #2
 429 0012 8B43     		bics	r3, r1
 430 0014 D363     		str	r3, [r2, #60]
 208:Core/Src/stm32g0xx_hal_msp.c **** 
 431              		.loc 1 208 5 view .LVU99
 432 0016 7E31     		adds	r1, r1, #126
 433 0018 0348     		ldr	r0, .L27+8
 434              	.LVL17:
 208:Core/Src/stm32g0xx_hal_msp.c **** 
ARM GAS  /tmp/ccWPfNLz.s 			page 13


 435              		.loc 1 208 5 is_stmt 0 view .LVU100
 436 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 437              	.LVL18:
 438              		.loc 1 215 1 view .LVU101
 439 001e F4E7     		b	.L24
 440              	.L28:
 441              		.align	2
 442              	.L27:
 443 0020 00040040 		.word	1073742848
 444 0024 00100240 		.word	1073876992
 445 0028 00080050 		.word	1342179328
 446              		.cfi_endproc
 447              	.LFE315:
 449              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 450              		.align	1
 451              		.global	HAL_UART_MspInit
 452              		.syntax unified
 453              		.code	16
 454              		.thumb_func
 456              	HAL_UART_MspInit:
 457              	.LVL19:
 458              	.LFB316:
 216:Core/Src/stm32g0xx_hal_msp.c **** 
 217:Core/Src/stm32g0xx_hal_msp.c **** /**
 218:Core/Src/stm32g0xx_hal_msp.c ****   * @brief UART MSP Initialization
 219:Core/Src/stm32g0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 220:Core/Src/stm32g0xx_hal_msp.c ****   * @param huart: UART handle pointer
 221:Core/Src/stm32g0xx_hal_msp.c ****   * @retval None
 222:Core/Src/stm32g0xx_hal_msp.c ****   */
 223:Core/Src/stm32g0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 224:Core/Src/stm32g0xx_hal_msp.c **** {
 459              		.loc 1 224 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 56
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              		.loc 1 224 1 is_stmt 0 view .LVU103
 464 0000 10B5     		push	{r4, lr}
 465              	.LCFI7:
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 4, -8
 468              		.cfi_offset 14, -4
 469 0002 8EB0     		sub	sp, sp, #56
 470              	.LCFI8:
 471              		.cfi_def_cfa_offset 64
 472 0004 0400     		movs	r4, r0
 225:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 473              		.loc 1 225 3 is_stmt 1 view .LVU104
 474              		.loc 1 225 20 is_stmt 0 view .LVU105
 475 0006 1422     		movs	r2, #20
 476 0008 0021     		movs	r1, #0
 477 000a 09A8     		add	r0, sp, #36
 478              	.LVL20:
 479              		.loc 1 225 20 view .LVU106
 480 000c FFF7FEFF 		bl	memset
 481              	.LVL21:
 226:Core/Src/stm32g0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 482              		.loc 1 226 3 is_stmt 1 view .LVU107
ARM GAS  /tmp/ccWPfNLz.s 			page 14


 483              		.loc 1 226 28 is_stmt 0 view .LVU108
 484 0010 1C22     		movs	r2, #28
 485 0012 0021     		movs	r1, #0
 486 0014 02A8     		add	r0, sp, #8
 487 0016 FFF7FEFF 		bl	memset
 488              	.LVL22:
 227:Core/Src/stm32g0xx_hal_msp.c ****   if(huart->Instance==USART1)
 489              		.loc 1 227 3 is_stmt 1 view .LVU109
 490              		.loc 1 227 11 is_stmt 0 view .LVU110
 491 001a 2268     		ldr	r2, [r4]
 492              		.loc 1 227 5 view .LVU111
 493 001c 174B     		ldr	r3, .L34
 494 001e 9A42     		cmp	r2, r3
 495 0020 01D0     		beq	.L32
 496              	.L29:
 228:Core/Src/stm32g0xx_hal_msp.c ****   {
 229:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
 230:Core/Src/stm32g0xx_hal_msp.c **** 
 231:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
 232:Core/Src/stm32g0xx_hal_msp.c **** 
 233:Core/Src/stm32g0xx_hal_msp.c ****   /** Initializes the peripherals clocks
 234:Core/Src/stm32g0xx_hal_msp.c ****   */
 235:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 236:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 237:Core/Src/stm32g0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 238:Core/Src/stm32g0xx_hal_msp.c ****     {
 239:Core/Src/stm32g0xx_hal_msp.c ****       Error_Handler();
 240:Core/Src/stm32g0xx_hal_msp.c ****     }
 241:Core/Src/stm32g0xx_hal_msp.c **** 
 242:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 243:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 244:Core/Src/stm32g0xx_hal_msp.c **** 
 245:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 246:Core/Src/stm32g0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 247:Core/Src/stm32g0xx_hal_msp.c ****     PC4     ------> USART1_TX
 248:Core/Src/stm32g0xx_hal_msp.c ****     PC5     ------> USART1_RX
 249:Core/Src/stm32g0xx_hal_msp.c ****     */
 250:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 251:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 253:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 255:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 256:Core/Src/stm32g0xx_hal_msp.c **** 
 257:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 258:Core/Src/stm32g0xx_hal_msp.c **** 
 259:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 260:Core/Src/stm32g0xx_hal_msp.c **** 
 261:Core/Src/stm32g0xx_hal_msp.c ****   }
 262:Core/Src/stm32g0xx_hal_msp.c **** 
 263:Core/Src/stm32g0xx_hal_msp.c **** }
 497              		.loc 1 263 1 view .LVU112
 498 0022 0EB0     		add	sp, sp, #56
 499              		@ sp needed
 500              	.LVL23:
 501              		.loc 1 263 1 view .LVU113
 502 0024 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccWPfNLz.s 			page 15


 503              	.LVL24:
 504              	.L32:
 235:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 505              		.loc 1 235 5 is_stmt 1 view .LVU114
 235:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 506              		.loc 1 235 40 is_stmt 0 view .LVU115
 507 0026 0123     		movs	r3, #1
 508 0028 0293     		str	r3, [sp, #8]
 236:Core/Src/stm32g0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 509              		.loc 1 236 5 is_stmt 1 view .LVU116
 237:Core/Src/stm32g0xx_hal_msp.c ****     {
 510              		.loc 1 237 5 view .LVU117
 237:Core/Src/stm32g0xx_hal_msp.c ****     {
 511              		.loc 1 237 9 is_stmt 0 view .LVU118
 512 002a 02A8     		add	r0, sp, #8
 513 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 514              	.LVL25:
 237:Core/Src/stm32g0xx_hal_msp.c ****     {
 515              		.loc 1 237 8 discriminator 1 view .LVU119
 516 0030 0028     		cmp	r0, #0
 517 0032 1FD1     		bne	.L33
 518              	.L31:
 243:Core/Src/stm32g0xx_hal_msp.c **** 
 519              		.loc 1 243 5 is_stmt 1 view .LVU120
 520              	.LBB8:
 243:Core/Src/stm32g0xx_hal_msp.c **** 
 521              		.loc 1 243 5 view .LVU121
 243:Core/Src/stm32g0xx_hal_msp.c **** 
 522              		.loc 1 243 5 view .LVU122
 523 0034 124B     		ldr	r3, .L34+4
 524 0036 1A6C     		ldr	r2, [r3, #64]
 525 0038 8021     		movs	r1, #128
 526 003a C901     		lsls	r1, r1, #7
 527 003c 0A43     		orrs	r2, r1
 528 003e 1A64     		str	r2, [r3, #64]
 243:Core/Src/stm32g0xx_hal_msp.c **** 
 529              		.loc 1 243 5 view .LVU123
 530 0040 1A6C     		ldr	r2, [r3, #64]
 531 0042 0A40     		ands	r2, r1
 532 0044 0092     		str	r2, [sp]
 243:Core/Src/stm32g0xx_hal_msp.c **** 
 533              		.loc 1 243 5 view .LVU124
 534 0046 009A     		ldr	r2, [sp]
 535              	.LBE8:
 243:Core/Src/stm32g0xx_hal_msp.c **** 
 536              		.loc 1 243 5 view .LVU125
 245:Core/Src/stm32g0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 537              		.loc 1 245 5 view .LVU126
 538              	.LBB9:
 245:Core/Src/stm32g0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 539              		.loc 1 245 5 view .LVU127
 245:Core/Src/stm32g0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 540              		.loc 1 245 5 view .LVU128
 541 0048 596B     		ldr	r1, [r3, #52]
 542 004a 0422     		movs	r2, #4
 543 004c 1143     		orrs	r1, r2
 544 004e 5963     		str	r1, [r3, #52]
ARM GAS  /tmp/ccWPfNLz.s 			page 16


 245:Core/Src/stm32g0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 545              		.loc 1 245 5 view .LVU129
 546 0050 5B6B     		ldr	r3, [r3, #52]
 547 0052 1A40     		ands	r2, r3
 548 0054 0192     		str	r2, [sp, #4]
 245:Core/Src/stm32g0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 549              		.loc 1 245 5 view .LVU130
 550 0056 019B     		ldr	r3, [sp, #4]
 551              	.LBE9:
 245:Core/Src/stm32g0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 552              		.loc 1 245 5 view .LVU131
 250:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 553              		.loc 1 250 5 view .LVU132
 250:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 554              		.loc 1 250 25 is_stmt 0 view .LVU133
 555 0058 09A9     		add	r1, sp, #36
 556 005a 3023     		movs	r3, #48
 557 005c 0993     		str	r3, [sp, #36]
 251:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 558              		.loc 1 251 5 is_stmt 1 view .LVU134
 251:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 559              		.loc 1 251 26 is_stmt 0 view .LVU135
 560 005e 2E3B     		subs	r3, r3, #46
 561 0060 4B60     		str	r3, [r1, #4]
 252:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 562              		.loc 1 252 5 is_stmt 1 view .LVU136
 252:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 563              		.loc 1 252 26 is_stmt 0 view .LVU137
 564 0062 0023     		movs	r3, #0
 565 0064 8B60     		str	r3, [r1, #8]
 253:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 566              		.loc 1 253 5 is_stmt 1 view .LVU138
 253:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 567              		.loc 1 253 27 is_stmt 0 view .LVU139
 568 0066 CB60     		str	r3, [r1, #12]
 254:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 569              		.loc 1 254 5 is_stmt 1 view .LVU140
 254:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 570              		.loc 1 254 31 is_stmt 0 view .LVU141
 571 0068 0133     		adds	r3, r3, #1
 572 006a 0B61     		str	r3, [r1, #16]
 255:Core/Src/stm32g0xx_hal_msp.c **** 
 573              		.loc 1 255 5 is_stmt 1 view .LVU142
 574 006c 0548     		ldr	r0, .L34+8
 575 006e FFF7FEFF 		bl	HAL_GPIO_Init
 576              	.LVL26:
 577              		.loc 1 263 1 is_stmt 0 view .LVU143
 578 0072 D6E7     		b	.L29
 579              	.L33:
 239:Core/Src/stm32g0xx_hal_msp.c ****     }
 580              		.loc 1 239 7 is_stmt 1 view .LVU144
 581 0074 FFF7FEFF 		bl	Error_Handler
 582              	.LVL27:
 583 0078 DCE7     		b	.L31
 584              	.L35:
 585 007a C046     		.align	2
 586              	.L34:
ARM GAS  /tmp/ccWPfNLz.s 			page 17


 587 007c 00380140 		.word	1073821696
 588 0080 00100240 		.word	1073876992
 589 0084 00080050 		.word	1342179328
 590              		.cfi_endproc
 591              	.LFE316:
 593              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 594              		.align	1
 595              		.global	HAL_UART_MspDeInit
 596              		.syntax unified
 597              		.code	16
 598              		.thumb_func
 600              	HAL_UART_MspDeInit:
 601              	.LVL28:
 602              	.LFB317:
 264:Core/Src/stm32g0xx_hal_msp.c **** 
 265:Core/Src/stm32g0xx_hal_msp.c **** /**
 266:Core/Src/stm32g0xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 267:Core/Src/stm32g0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 268:Core/Src/stm32g0xx_hal_msp.c ****   * @param huart: UART handle pointer
 269:Core/Src/stm32g0xx_hal_msp.c ****   * @retval None
 270:Core/Src/stm32g0xx_hal_msp.c ****   */
 271:Core/Src/stm32g0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 272:Core/Src/stm32g0xx_hal_msp.c **** {
 603              		.loc 1 272 1 view -0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 607              		.loc 1 272 1 is_stmt 0 view .LVU146
 608 0000 10B5     		push	{r4, lr}
 609              	.LCFI9:
 610              		.cfi_def_cfa_offset 8
 611              		.cfi_offset 4, -8
 612              		.cfi_offset 14, -4
 273:Core/Src/stm32g0xx_hal_msp.c ****   if(huart->Instance==USART1)
 613              		.loc 1 273 3 is_stmt 1 view .LVU147
 614              		.loc 1 273 11 is_stmt 0 view .LVU148
 615 0002 0268     		ldr	r2, [r0]
 616              		.loc 1 273 5 view .LVU149
 617 0004 064B     		ldr	r3, .L39
 618 0006 9A42     		cmp	r2, r3
 619 0008 00D0     		beq	.L38
 620              	.LVL29:
 621              	.L36:
 274:Core/Src/stm32g0xx_hal_msp.c ****   {
 275:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 276:Core/Src/stm32g0xx_hal_msp.c **** 
 277:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 278:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 279:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 280:Core/Src/stm32g0xx_hal_msp.c **** 
 281:Core/Src/stm32g0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 282:Core/Src/stm32g0xx_hal_msp.c ****     PC4     ------> USART1_TX
 283:Core/Src/stm32g0xx_hal_msp.c ****     PC5     ------> USART1_RX
 284:Core/Src/stm32g0xx_hal_msp.c ****     */
 285:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4|GPIO_PIN_5);
 286:Core/Src/stm32g0xx_hal_msp.c **** 
 287:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
ARM GAS  /tmp/ccWPfNLz.s 			page 18


 288:Core/Src/stm32g0xx_hal_msp.c **** 
 289:Core/Src/stm32g0xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 290:Core/Src/stm32g0xx_hal_msp.c ****   }
 291:Core/Src/stm32g0xx_hal_msp.c **** 
 292:Core/Src/stm32g0xx_hal_msp.c **** }
 622              		.loc 1 292 1 view .LVU150
 623              		@ sp needed
 624 000a 10BD     		pop	{r4, pc}
 625              	.LVL30:
 626              	.L38:
 279:Core/Src/stm32g0xx_hal_msp.c **** 
 627              		.loc 1 279 5 is_stmt 1 view .LVU151
 628 000c 054A     		ldr	r2, .L39+4
 629 000e 136C     		ldr	r3, [r2, #64]
 630 0010 0549     		ldr	r1, .L39+8
 631 0012 0B40     		ands	r3, r1
 632 0014 1364     		str	r3, [r2, #64]
 285:Core/Src/stm32g0xx_hal_msp.c **** 
 633              		.loc 1 285 5 view .LVU152
 634 0016 3021     		movs	r1, #48
 635 0018 0448     		ldr	r0, .L39+12
 636              	.LVL31:
 285:Core/Src/stm32g0xx_hal_msp.c **** 
 637              		.loc 1 285 5 is_stmt 0 view .LVU153
 638 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 639              	.LVL32:
 640              		.loc 1 292 1 view .LVU154
 641 001e F4E7     		b	.L36
 642              	.L40:
 643              		.align	2
 644              	.L39:
 645 0020 00380140 		.word	1073821696
 646 0024 00100240 		.word	1073876992
 647 0028 FFBFFFFF 		.word	-16385
 648 002c 00080050 		.word	1342179328
 649              		.cfi_endproc
 650              	.LFE317:
 652              		.text
 653              	.Letext0:
 654              		.file 2 "/home/achraf/Desktop/Toolchain/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-
 655              		.file 3 "/home/achraf/Desktop/Toolchain/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-
 656              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h"
 657              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 658              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h"
 659              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 660              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 661              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h"
 662              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h"
 663              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 664              		.file 12 "Core/Inc/main.h"
 665              		.file 13 "<built-in>"
ARM GAS  /tmp/ccWPfNLz.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32g0xx_hal_msp.c
     /tmp/ccWPfNLz.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccWPfNLz.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccWPfNLz.s:76     .text.HAL_MspInit:0000002c $d
     /tmp/ccWPfNLz.s:81     .text.HAL_TIM_PWM_MspInit:00000000 $t
     /tmp/ccWPfNLz.s:87     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
     /tmp/ccWPfNLz.s:135    .text.HAL_TIM_PWM_MspInit:00000024 $d
     /tmp/ccWPfNLz.s:141    .text.HAL_TIM_IC_MspInit:00000000 $t
     /tmp/ccWPfNLz.s:147    .text.HAL_TIM_IC_MspInit:00000000 HAL_TIM_IC_MspInit
     /tmp/ccWPfNLz.s:245    .text.HAL_TIM_IC_MspInit:00000054 $d
     /tmp/ccWPfNLz.s:252    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccWPfNLz.s:258    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccWPfNLz.s:342    .text.HAL_TIM_MspPostInit:00000048 $d
     /tmp/ccWPfNLz.s:348    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
     /tmp/ccWPfNLz.s:354    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccWPfNLz.s:385    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
     /tmp/ccWPfNLz.s:392    .text.HAL_TIM_IC_MspDeInit:00000000 $t
     /tmp/ccWPfNLz.s:398    .text.HAL_TIM_IC_MspDeInit:00000000 HAL_TIM_IC_MspDeInit
     /tmp/ccWPfNLz.s:443    .text.HAL_TIM_IC_MspDeInit:00000020 $d
     /tmp/ccWPfNLz.s:450    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccWPfNLz.s:456    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccWPfNLz.s:587    .text.HAL_UART_MspInit:0000007c $d
     /tmp/ccWPfNLz.s:594    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccWPfNLz.s:600    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccWPfNLz.s:645    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
