# Logic-Design-Laboratory

These are all implemented using Verilog for my Logic Design Laboratory Class （邏輯設計實驗）, using a Basys3 FPGA Board.

https://cdn11.bigcommerce.com/s-7gavg/images/stencil/1280x1280/products/106/5610/Basys-3-1__42962.1594936409.1280.1280__22030.1602869940.386.513__54227.1612742748.png?c=2
<br/>
https://www.mouser.tw/images/marketingid/2020/microsites/0/Digilent_410-183_brd-callout.png
