Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jun  5 16:37:19 2017
| Host         : ColeIdeapad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PAR_GEN_timing_summary_routed.rpt -rpx PAR_GEN_timing_summary_routed.rpx
| Design       : PAR_GEN
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK_DIV/tmp_clkf_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: CLK_DIV/tmp_clks_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.511        0.000                      0                  128        0.259        0.000                      0                  128        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.511        0.000                      0                  128        0.259        0.000                      0                  128        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 0.828ns (16.547%)  route 4.176ns (83.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.379    10.144    CLK_DIV/tmp_clks
    SLICE_X58Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    CLK_DIV/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 0.828ns (16.547%)  route 4.176ns (83.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.379    10.144    CLK_DIV/tmp_clks
    SLICE_X58Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    CLK_DIV/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 0.828ns (16.547%)  route 4.176ns (83.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.379    10.144    CLK_DIV/tmp_clks
    SLICE_X58Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    CLK_DIV/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 0.828ns (16.547%)  route 4.176ns (83.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.379    10.144    CLK_DIV/tmp_clks
    SLICE_X58Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    CLK_DIV/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.828ns (17.535%)  route 3.894ns (82.465%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.097     9.862    CLK_DIV/tmp_clks
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.844    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[5]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y23         FDRE (Setup_fdre_C_R)       -0.429    14.676    CLK_DIV/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.828ns (17.535%)  route 3.894ns (82.465%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.097     9.862    CLK_DIV/tmp_clks
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.844    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[6]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y23         FDRE (Setup_fdre_C_R)       -0.429    14.676    CLK_DIV/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.828ns (17.535%)  route 3.894ns (82.465%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.097     9.862    CLK_DIV/tmp_clks
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.844    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y23         FDRE (Setup_fdre_C_R)       -0.429    14.676    CLK_DIV/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.828ns (17.535%)  route 3.894ns (82.465%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.097     9.862    CLK_DIV/tmp_clks
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.844    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[8]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y23         FDRE (Setup_fdre_C_R)       -0.429    14.676    CLK_DIV/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.828ns (17.923%)  route 3.792ns (82.077%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.995     9.760    CLK_DIV/tmp_clks
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.842    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[10]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    CLK_DIV/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.828ns (17.923%)  route 3.792ns (82.077%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.140    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  CLK_DIV/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.280     6.877    CLK_DIV/div_cnt_reg_n_0_[7]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.001 f  CLK_DIV/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.433     7.433    CLK_DIV/div_cnt[0]_i_8_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.557 f  CLK_DIV/div_cnt[0]_i_3/O
                         net (fo=3, routed)           1.084     8.641    CLK_DIV/div_cnt[0]_i_3_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.765 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.995     9.760    CLK_DIV/tmp_clks
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.842    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[11]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    CLK_DIV/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/tmp_clks_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  CLK_DIV/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  CLK_DIV/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.183     1.791    CLK_DIV/div_cnt_reg_n_0_[0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I0_O)        0.042     1.833 r  CLK_DIV/tmp_clks_i_1/O
                         net (fo=1, routed)           0.000     1.833    CLK_DIV/tmp_clks_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  CLK_DIV/tmp_clks_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  CLK_DIV/tmp_clks_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.107     1.574    CLK_DIV/tmp_clks_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.466    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CLK_DIV/div_cnt_reg[12]__0/Q
                         net (fo=2, routed)           0.119     1.726    CLK_DIV/div_cnt[12]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLK_DIV/div_cnt0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLK_DIV/data0[12]
    SLICE_X63Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  CLK_DIV/div_cnt_reg[12]__0/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    CLK_DIV/div_cnt_reg[12]__0
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_DIV/div_cnt_reg[16]__0/Q
                         net (fo=2, routed)           0.119     1.725    CLK_DIV/div_cnt[16]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  CLK_DIV/div_cnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.833    CLK_DIV/data0[16]
    SLICE_X63Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.977    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[16]__0/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_DIV/div_cnt_reg[16]__0
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[20]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[20]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_DIV/div_cnt_reg[20]__0/Q
                         net (fo=2, routed)           0.119     1.725    CLK_DIV/div_cnt[20]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  CLK_DIV/div_cnt0_inferred__0/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     1.833    CLK_DIV/data0[20]
    SLICE_X63Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.977    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[20]__0/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_DIV/div_cnt_reg[20]__0
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[24]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.466    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[24]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CLK_DIV/div_cnt_reg[24]__0/Q
                         net (fo=2, routed)           0.119     1.726    CLK_DIV/div_cnt[24]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLK_DIV/div_cnt0_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     1.834    CLK_DIV/data0[24]
    SLICE_X63Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[24]__0/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    CLK_DIV/div_cnt_reg[24]__0
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_DIV/div_cnt_reg[8]__0/Q
                         net (fo=2, routed)           0.119     1.728    CLK_DIV/div_cnt[8]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  CLK_DIV/div_cnt0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     1.836    CLK_DIV/data0[8]
    SLICE_X63Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     1.980    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[8]__0/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_DIV/div_cnt_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[28]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[28]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  CLK_DIV/div_cnt_reg[28]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_DIV/div_cnt_reg[28]__0/Q
                         net (fo=2, routed)           0.120     1.729    CLK_DIV/div_cnt[28]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  CLK_DIV/div_cnt0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     1.837    CLK_DIV/data0[28]
    SLICE_X63Y27         FDRE                                         r  CLK_DIV/div_cnt_reg[28]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     1.980    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  CLK_DIV/div_cnt_reg[28]__0/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_DIV/div_cnt_reg[28]__0
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_DIV/div_cnt_reg[4]__0/Q
                         net (fo=2, routed)           0.120     1.729    CLK_DIV/div_cnt[4]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  CLK_DIV/div_cnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.837    CLK_DIV/data0[4]
    SLICE_X63Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[4]__0/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_DIV/div_cnt_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_DIV/div_cnt_reg[5]__0/Q
                         net (fo=2, routed)           0.114     1.723    CLK_DIV/div_cnt[5]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  CLK_DIV/div_cnt0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     1.838    CLK_DIV/data0[5]
    SLICE_X63Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     1.980    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[5]__0/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_DIV/div_cnt_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_DIV/div_cnt_reg[15]__0/Q
                         net (fo=2, routed)           0.120     1.727    CLK_DIV/div_cnt[15]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  CLK_DIV/div_cnt0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     1.838    CLK_DIV/data0[15]
    SLICE_X63Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.977    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[15]__0/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_DIV/div_cnt_reg[15]__0
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y27   CLK_DIV/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   CLK_DIV/div_cnt_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   CLK_DIV/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   CLK_DIV/div_cnt_reg[10]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   CLK_DIV/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   CLK_DIV/div_cnt_reg[11]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   CLK_DIV/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   CLK_DIV/div_cnt_reg[12]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   CLK_DIV/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   CLK_DIV/div_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   CLK_DIV/div_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   CLK_DIV/div_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   CLK_DIV/div_cnt_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   CLK_DIV/div_cnt_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   CLK_DIV/div_cnt_reg[11]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   CLK_DIV/div_cnt_reg[12]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   CLK_DIV/div_cnt_reg[13]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   CLK_DIV/div_cnt_reg[14]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   CLK_DIV/div_cnt_reg[16]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   CLK_DIV/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   CLK_DIV/div_cnt_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   CLK_DIV/div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   CLK_DIV/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   CLK_DIV/div_cnt_reg[10]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   CLK_DIV/div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   CLK_DIV/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   CLK_DIV/div_cnt_reg[11]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   CLK_DIV/div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   CLK_DIV/div_cnt_reg[12]/C



