From f0f0b135b8465b6bba6cb7fda88d6e4aac8ed1c3 Mon Sep 17 00:00:00 2001
From: Luo Jie <quic_luoj@quicinc.com>
Date: Thu, 23 Mar 2023 18:30:06 +0800
Subject: [PATCH 202/281] net: mdio-ipq4019: Support MDIO clock frequency
 divider

Change-Id: If2cf20e0665231459d812e613ad36764a8ac3df3
Signed-off-by: Luo Jie <quic_luoj@quicinc.com>
---
 drivers/net/mdio/mdio-ipq4019.c | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/drivers/net/mdio/mdio-ipq4019.c b/drivers/net/mdio/mdio-ipq4019.c
index c555ee6d0fcd..1ac17886af05 100644
--- a/drivers/net/mdio/mdio-ipq4019.c
+++ b/drivers/net/mdio/mdio-ipq4019.c
@@ -28,6 +28,8 @@
 
 /* 0 = Clause 22, 1 = Clause 45 */
 #define MDIO_MODE_C45				BIT(8)
+/* MDC frequency is SYS_CLK/(MDIO_CLK_DIV_FACTOR + 1), SYS_CLK is 100MHz */
+#define MDIO_CLK_DIV_MASK			GENMASK(7, 0)
 
 #define IPQ4019_MDIO_TIMEOUT	10000
 #define IPQ4019_MDIO_SLEEP		10
@@ -69,6 +71,7 @@ struct ipq4019_mdio_data {
 	void __iomem	*membase;
 	void __iomem *eth_ldo_rdy;
 	struct clk *mdio_clk;
+	int clk_div;
 };
 
 static int ipq4019_mdio_wait_busy(struct mii_bus *bus)
@@ -99,6 +102,7 @@ static int ipq4019_mdio_read(struct mii_bus *bus, int mii_id, int regnum)
 		data = readl(priv->membase + MDIO_MODE_REG);
 
 		data |= MDIO_MODE_C45;
+		data |= FIELD_PREP(MDIO_CLK_DIV_MASK, priv->clk_div);
 
 		writel(data, priv->membase + MDIO_MODE_REG);
 
@@ -114,6 +118,7 @@ static int ipq4019_mdio_read(struct mii_bus *bus, int mii_id, int regnum)
 		data = readl(priv->membase + MDIO_MODE_REG);
 
 		data &= ~MDIO_MODE_C45;
+		data |= FIELD_PREP(MDIO_CLK_DIV_MASK, priv->clk_div);
 
 		writel(data, priv->membase + MDIO_MODE_REG);
 
@@ -162,6 +167,7 @@ static int ipq4019_mdio_write(struct mii_bus *bus, int mii_id, int regnum,
 		data = readl(priv->membase + MDIO_MODE_REG);
 
 		data |= MDIO_MODE_C45;
+		data |= FIELD_PREP(MDIO_CLK_DIV_MASK, priv->clk_div);
 
 		writel(data, priv->membase + MDIO_MODE_REG);
 
@@ -182,6 +188,7 @@ static int ipq4019_mdio_write(struct mii_bus *bus, int mii_id, int regnum,
 		data = readl(priv->membase + MDIO_MODE_REG);
 
 		data &= ~MDIO_MODE_C45;
+		data |= FIELD_PREP(MDIO_CLK_DIV_MASK, priv->clk_div);
 
 		writel(data, priv->membase + MDIO_MODE_REG);
 
@@ -601,6 +608,9 @@ static int ipq4019_mdio_probe(struct platform_device *pdev)
 	if (res)
 		priv->eth_ldo_rdy = devm_ioremap_resource(&pdev->dev, res);
 
+	/* MDIO default frequency is 6.25MHz */
+	priv->clk_div = 0xf;
+
 	bus->name = "ipq4019_mdio";
 	bus->read = ipq4019_mdio_read;
 	bus->write = ipq4019_mdio_write;
-- 
2.17.1

