Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 85efde4420804c2d94a42f5e6d787bd9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_top_tb_behav xil_defaultlib.rv32i_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'alu_op' [/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/rv32i_top.sv:60]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'memtoreg' [/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/control_unit.sv:45]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'memtoreg' [/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/rv32i_top.sv:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.branch_controller
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alignment_unit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.rv32i_top
Compiling module xil_defaultlib.rv32i_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rv32i_top_tb_behav
