
*** Running vivado
    with args -log RSDP9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RSDP9.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RSDP9.tcl -notrace
Command: synth_design -top RSDP9 -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14644 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 388.098 ; gain = 98.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSDP9' [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:22]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/new/ImmGen.v:22]
INFO: [Synth 8-226] default block is never used [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/new/ImmGen.v:29]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (1#1) [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/new/ImmGen.v:22]
INFO: [Synth 8-638] synthesizing module 'regs' [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/RSDP9/regs.v:22]
INFO: [Synth 8-256] done synthesizing module 'regs' (2#1) [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/RSDP9/regs.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_32' [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/MUX2T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_32' (3#1) [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/MUX2T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_5359' [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/RSDP9/ALU_5359/ALU_5359.v:22]
	Parameter one bound to: 1 - type: integer 
	Parameter zero_0 bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/RSDP9/ALU_5359/ALU_5359.v:43]
INFO: [Synth 8-256] done synthesizing module 'ALU_5359' (4#1) [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/RSDP9/ALU_5359/ALU_5359.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX4T1_32' [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/new/MUX4T1_32.v:23]
INFO: [Synth 8-226] default block is never used [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/new/MUX4T1_32.v:33]
INFO: [Synth 8-256] done synthesizing module 'MUX4T1_32' (5#1) [F:/Desk/RSDP9/RSDP9.srcs/sources_1/imports/new/MUX4T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'REG32' [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/REG32.v:23]
INFO: [Synth 8-256] done synthesizing module 'REG32' (6#1) [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/REG32.v:23]
WARNING: [Synth 8-3848] Net overflow in module/entity RSDP9 does not have driver. [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:41]
WARNING: [Synth 8-3848] Net rs1_data in module/entity RSDP9 does not have driver. [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:43]
WARNING: [Synth 8-3848] Net ALUA in module/entity RSDP9 does not have driver. [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:45]
WARNING: [Synth 8-3848] Net ALUB in module/entity RSDP9 does not have driver. [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:46]
WARNING: [Synth 8-3848] Net Debug_regs in module/entity RSDP9 does not have driver. [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:48]
INFO: [Synth 8-256] done synthesizing module 'RSDP9' (7#1) [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:22]
WARNING: [Synth 8-3331] design ImmGen has unconnected port I[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port I[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port I[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port I[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port I[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port I[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port I[0]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port overflow
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[31]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[30]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[29]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[28]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[27]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[26]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[25]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[24]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[23]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[22]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[21]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[20]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[19]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[18]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[17]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[16]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[15]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[14]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[13]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[12]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[11]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[10]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[9]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[8]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[7]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[6]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[5]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[4]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[3]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[2]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[1]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port rs1_data[0]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[31]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[30]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[29]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[28]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[27]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[26]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[25]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[24]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[23]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[22]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[21]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[20]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[19]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[18]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[17]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[16]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[15]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[14]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[13]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[12]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[11]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[10]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[9]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[8]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[7]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[6]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[5]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[4]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[3]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[2]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[1]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUA[0]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[31]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[30]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[29]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[28]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[27]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[26]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[25]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[24]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[23]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[22]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[21]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[20]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[19]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[18]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[17]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[16]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[15]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[14]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[13]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[12]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[11]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[10]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[9]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[8]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[7]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[6]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[5]
WARNING: [Synth 8-3331] design RSDP9 has unconnected port ALUB[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 440.477 ; gain = 150.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 440.477 ; gain = 150.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 440.477 ; gain = 150.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.477 ; gain = 150.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RSDP9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module MUX2T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU_5359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module MUX4T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module REG32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [F:/Desk/RSDP9/RSDP9.srcs/sources_1/new/RSDP9.v:55]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\PC_reg[0] )
WARNING: [Synth 8-3332] Sequential element (PC_reg[0]) is unused and will be removed from module RSDP9.
WARNING: [Synth 8-3332] Sequential element (PC_reg[1]) is unused and will be removed from module RSDP9.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:07 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:08 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    52|
|3     |LUT1   |    16|
|4     |LUT2   |    31|
|5     |LUT3   |    40|
|6     |LUT4   |    32|
|7     |LUT5   |   165|
|8     |LUT6   |   702|
|9     |MUXF7  |   256|
|10    |MUXF8  |    28|
|11    |FDCE   |  1054|
|12    |IBUF   |    71|
|13    |OBUF   |   129|
|14    |OBUFT  |   129|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |  2706|
|2     |  ALU       |ALU_5359 |    13|
|3     |  PCC       |REG32    |    92|
|4     |  reg_files |regs     |  2232|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 299 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 713.254 ; gain = 423.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 407 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RSDP9' is not ideal for floorplanning, since the cellview 'regs' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 746.488 ; gain = 469.230
INFO: [Common 17-1381] The checkpoint 'F:/Desk/RSDP9/RSDP9.runs/synth_1/RSDP9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RSDP9_utilization_synth.rpt -pb RSDP9_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 746.488 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 00:02:50 2021...
