{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port eth_spi -pg 1 -y 1830 -defaultsOSRD
preplace port eth_rgmii -pg 1 -y 1800 -defaultsOSRD
preplace port ext_ram -pg 1 -y 1420 -defaultsOSRD
preplace port flash -pg 1 -y 1440 -defaultsOSRD
preplace port uart -pg 1 -y 20 -defaultsOSRD
preplace port base_ram -pg 1 -y 40 -defaultsOSRD
preplace port clk -pg 1 -y 260 -defaultsOSRD
preplace port reset -pg 1 -y 220 -defaultsOSRD
preplace portBus eth_rst_n -pg 1 -y 1850 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -y 930 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 2 -y 150 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 4 -y 270 -defaultsOSRD
preplace inst axi_emc_flash -pg 1 -lvl 3 -y 1380 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 3 -y 1220 -defaultsOSRD
preplace inst axi_eth_spi -pg 1 -lvl 3 -y 1910 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -y 1280 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 6 -y 1070 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 430 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 3 -y 400 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 3 -y 1640 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 470 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 930 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 4 -y 1290 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 4 -y 1630 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -y 1070 -defaultsOSRD
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 2 3 470 1810 860J 1790 1370
preplace netloc axi_mem_intercon_M01_AXI 1 5 1 N
preplace netloc clk_wiz_locked 1 2 2 NJ 310 N
preplace netloc clk_wiz_clk_out2 1 2 3 430 490 870 470 1410
preplace netloc rst_clk_50M_mb_reset 1 2 3 500J 170 NJ 170 1280
preplace netloc clk_wiz_clk_out3 1 2 1 420
preplace netloc axi_ethernet_0_fifo_s2mm_prmry_reset_out_n 1 2 3 460 2030 N 2030 1300
preplace netloc cp0_epc_o 1 4 1 1440
preplace netloc axi_ethernet_0_rgmii 1 3 4 840J 1800 NJ 1800 NJ 1800 NJ
preplace netloc axi_emc_base_EMC_INTF 1 3 4 850J 20 NJ 20 NJ 20 2070J
preplace netloc clk_wiz_clk_out4 1 2 1 400
preplace netloc cp0_cause_o 1 4 1 1440
preplace netloc axi_mem_intercon_M06_AXI 1 2 4 490 1120 NJ 1120 1300J 1460 1760
preplace netloc axi_mem_intercon_M03_AXI 1 2 4 440 30 NJ 30 NJ 30 1790
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N
preplace netloc axi_ethernet_0_phy_rst_n 1 3 4 830J 1850 NJ 1850 NJ 1850 NJ
preplace netloc axi_mem_intercon_M05_AXI 1 2 4 500 1470 NJ 1470 NJ 1470 1800
preplace netloc axi_emc_ext_EMC_INTF 1 3 4 840J 1160 1320J 1430 1810J 1420 NJ
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 2 3 450 2020 NJ 2020 1420
preplace netloc util_vector_logic_0_Res 1 3 1 880
preplace netloc rst_clk_50M_interconnect_aresetn 1 4 1 1300
preplace netloc axi_ethernet_0_dma_M_AXI_MM2S 1 4 1 1370
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 2 3 480 1820 NJ 1820 1320
preplace netloc jtag_axi_0_M_AXI 1 2 3 NJ 150 NJ 150 N
preplace netloc axi_mem_intercon_M00_AXI 1 4 2 1440 70 1760
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 2 3 490 2010 NJ 2010 1280
preplace netloc rst_clk_50M_peripheral_aresetn 1 1 5 200 440 440 1130 850 1130 1380 40 1810
preplace netloc axi_mem_intercon_M02_AXI 1 4 2 1430 60 1770
preplace netloc cp0_status_o 1 4 1 1310
preplace netloc axi_ethernet_0_dma_M_AXI_S2MM 1 4 1 1400
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 4 1 1350
preplace netloc axi_mem_intercon_M08_AXI 1 2 4 500 2000 NJ 2000 NJ 2000 1770
preplace netloc axi_quad_spi_SPI_0 1 3 4 870J 1830 NJ 1830 NJ 1830 NJ
preplace netloc axi_emc_0_EMC_INTF 1 3 4 860J 1450 NJ 1450 1810J 1440 NJ
preplace netloc mycpu_top_0_interface_aximm 1 4 1 1290
preplace netloc xlconstant_0_dout 1 1 1 N
preplace netloc clk_1 1 1 5 190 430 410 1110 870 1110 1420 50 1800
preplace netloc debug_wb_rf_data 1 4 1 1390
preplace netloc debug_wb_pc 1 4 1 1340
preplace netloc axi_mem_intercon_M07_AXI 1 3 3 890 1810 NJ 1810 1780
preplace netloc clk_2 1 0 2 N 260 180
preplace netloc axi_ethernet_0_m_axis_rxd 1 3 1 840
preplace netloc axi_uartlite_0_UART 1 6 1 2080
preplace netloc axi_ethernet_0_m_axis_rxs 1 3 1 830
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 N
preplace netloc debug_wb_rf_wnum 1 4 1 1360
preplace netloc reset_1 1 0 4 N 220 N 220 400 190 890
preplace netloc axi_mem_intercon_M04_AXI 1 2 4 500 1100 NJ 1100 1330J 1440 1790
preplace netloc debug_wb_rf_wen 1 4 1 1340
levelinfo -pg 1 0 100 300 680 1100 1610 1940 2100 -top 0 -bot 2080
"
}
{
   "da_aeth_cnt":"3",
   "da_axi4_cnt":"20",
   "da_board_cnt":"15",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2"
}
