// Seed: 81723714
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    output tri id_10,
    input tri0 id_11,
    input tri id_12
);
endmodule
module module_1 #(
    parameter id_0  = 32'd52,
    parameter id_11 = 32'd12
) (
    input wand _id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    output supply0 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    output wand id_10,
    input tri _id_11,
    input uwire id_12,
    input wire id_13,
    inout supply0 id_14,
    output supply0 id_15,
    input wor id_16,
    output supply1 id_17,
    output tri0 id_18,
    output wire id_19,
    input uwire id_20,
    output tri1 id_21,
    input tri0 id_22,
    input tri0 id_23,
    output uwire id_24
);
  logic [id_11 : id_0] id_26;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_14,
      id_16,
      id_18,
      id_9,
      id_2,
      id_17,
      id_14,
      id_9,
      id_24,
      id_9,
      id_23
  );
  assign modCall_1.id_7 = 0;
endmodule
