Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 26 17:56:15 2025
| Host         : DESKTOP-S15BKKL running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/case_1_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[0]
                         net (fo=5, unplaced)         0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[0]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[10]
                         net (fo=22, unplaced)        0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[10]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[11]
                         net (fo=2, unplaced)         0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[11]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, unplaced)        0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[12]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[13]
                         net (fo=5, unplaced)         0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[13]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[13]
                         net (fo=5, unplaced)         0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[13]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[13]
                         net (fo=5, unplaced)         0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[13]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[13]
                         net (fo=5, unplaced)         0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[13]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[13]
                         net (fo=5, unplaced)         0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[13]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 5.703ns (73.186%)  route 2.089ns (26.814%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_8__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.146 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[1]
                         net (fo=2, unplaced)         0.800     3.946    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_6
                         DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.020     7.966 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[1]
                         net (fo=5, unplaced)         0.800     8.765    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[1]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.674    




