/*
 * Copyright 2017 NXP
 * Copyright 2019 Variscite Ltd.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

/* First 128KB is for PSCI ATF. */
/* Last 127M is for M4/RPMSG */
/memreserve/ 0x80000000 0x08000000;

#include "fsl-imx8qxp.dtsi"

/ {
	model = "Variscite VAR-SOM-MX8X";
	compatible = "variscite,var-som-mx8x", "fsl,imx8qxp";

	chosen {
		bootargs = "console=ttyLP3,115200 earlycon=lpuart32,0x5a090000,115200";
		stdout-path = &lpuart3;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_ethphy0: regulator-ethphy0 {
			compatible = "regulator-fixed";
			regulator-name = "reg_ethphy0";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-off-in-suspend;
		};

		reg_usdhc2_vmmc: usdhc2_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "reg_sd_pwr";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			startup-delay-us = <100>;
			off-on-delay-us = <12000>;
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx8qxp-var-som {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHB_PAD		0x000514a0
			>;
		};

		pinctrl_lpuart0: lpuart0grp {
			fsl,pins = <
				SC_P_UART0_RX_ADMA_UART0_RX			0x06000020
				SC_P_UART0_TX_ADMA_UART0_TX			0x06000020
			>;
		};

		pinctrl_lpuart3: lpuart3grp {
			fsl,pins = <
				SC_P_SCU_GPIO0_00_ADMA_UART3_RX			0x06000020
				SC_P_SCU_GPIO0_01_ADMA_UART3_TX			0x06000020
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0_PAD	0x000014a0
				SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1_PAD	0x000014a0
				SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000020
				SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000020
				SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x00000061
				SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x00000061
				SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x00000061
				SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x00000061
				SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x00000061
				SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x00000061
				SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x00000061
				SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000061
				SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x00000061
				SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x00000061
				SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x00000061
				SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x00000061
				SC_P_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO28		0x06000021
				SC_P_SPI2_SDI_LSIO_GPIO1_IO02			0x06000021
			>;
		};

		pinctrl_lpi2c0: lpi2c0grp {
			fsl,pins = <
				SC_P_MIPI_CSI0_GPIO0_00_ADMA_I2C0_SCL		0x06000021
				SC_P_MIPI_CSI0_GPIO0_01_ADMA_I2C0_SDA		0x06000021
			>;
		};

		pinctrl_lpi2c1: lpi2c1grp {
			fsl,pins = <
				SC_P_USB_SS3_TC0_ADMA_I2C1_SCL			0x06000021
				SC_P_USB_SS3_TC2_ADMA_I2C1_SDA			0x06000021
			>;
		};

		pinctrl_usb1otg: usb1otggrp {
			fsl,pins = <
				SC_P_USDHC1_WP_LSIO_GPIO4_IO21			0xC0000041
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000041
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000021
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000021
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000021
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000021
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000021
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000021
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000021
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000021
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000021
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000041
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000040
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000020
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000020
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000020
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000020
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000020
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000020
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000020
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000020
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000020
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000040
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000040
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000020
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000020
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000020
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000020
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000020
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000020
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000020
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000020
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000020
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000040
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2gpiogrp {
			fsl,pins = <
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000021
				SC_P_SPI0_CS1_LSIO_GPIO1_IO07			0x00000021
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
			>;
		};
	};
};

&lpuart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
	status = "disabled";
};

&lpuart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart3>;
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&gpio4 {
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	phy-supply = <&reg_ethphy0>;
	phy-reset-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@4 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
			at803x,eee-disabled;
			at803x,vddio-1p8v;
		};
	};
};

&i2c0 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c0>;
	status = "okay";
};

&i2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	non-removable;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};

&usbotg1 {
	srp-disable;
	hnp-disable;
	adp-disable;
	power-polarity-active-high;
	disable-over-current;
	status = "okay";
	dr_mode = "host";
};
