# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../exam2.srcs/sources_1/new/M11.sv" \
"../../../../exam2.srcs/sources_1/new/M21.sv" \
"../../../../exam2.srcs/sources_1/new/M31.sv" \
"../../../../exam2.srcs/sources_1/new/detector1.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
