Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 23:49:04 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4368)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9838)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4368)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: N1/FOOD_CLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RE0/G_RESET_reg/Q (HIGH)

 There are 3148 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][10]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][11]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][2]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][4]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][6]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][7]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][8]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][9]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][10]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][11]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][2]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][4]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][6]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][7]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][8]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][9]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9838)
---------------------------------------------------
 There are 9838 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.135        0.000                      0                  159        0.156        0.000                      0                  159        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.427        0.000                      0                   99        0.156        0.000                      0                   99        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.135        0.000                      0                   60        2.249        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.580ns (13.540%)  route 3.703ns (86.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 r  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.703     9.411    S0/reset_g
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     9.535 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000     9.535    S0/SNAKE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    14.962    S0/SNAKE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/FOOD_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.580ns (13.553%)  route 3.699ns (86.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 r  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.699     9.407    N1/reset_g
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     9.531 r  N1/FOOD_CLK_i_1/O
                         net (fo=1, routed)           0.000     9.531    N1/FOOD_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  N1/FOOD_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    N1/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  N1/FOOD_CLK_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.960    N1/FOOD_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.828ns (20.988%)  route 3.117ns (79.012%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.809     5.330    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X5Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.801     6.588    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[3]
    SLICE_X7Y147         LUT4 (Prop_lut4_I0_O)        0.124     6.712 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.563     7.275    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X6Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.399 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.478     7.877    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.124     8.001 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           1.275     9.275    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X9Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.616    14.957    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X9Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X9Y147         FDCE (Setup_fdce_C_D)       -0.105    15.084    K0/ps2_keyboard_0/C0/temp_ps2_flag_reg
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.956ns (26.767%)  route 2.616ns (73.233%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.809     5.330    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/Q
                         net (fo=3, routed)           1.162     6.948    K0/ps2_keyboard_0/C0/ps2_code[3]
    SLICE_X6Y148         LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.748     7.849    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.348     8.197 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.705     8.902    K0/decode
    SLICE_X6Y149         FDCE                                         r  K0/decode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/CLK_IBUF_BUFG
    SLICE_X6Y149         FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X6Y149         FDCE (Setup_fdce_C_CE)      -0.169    15.101    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.956ns (27.875%)  route 2.474ns (72.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.809     5.330    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/Q
                         net (fo=3, routed)           1.162     6.948    K0/ps2_keyboard_0/C0/ps2_code[3]
    SLICE_X6Y148         LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.748     7.849    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.348     8.197 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.563     8.760    K0/decode
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/CLK_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism              0.284    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X6Y148         FDCE (Setup_fdce_C_CE)      -0.169    15.104    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.956ns (27.875%)  route 2.474ns (72.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.809     5.330    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/Q
                         net (fo=3, routed)           1.162     6.948    K0/ps2_keyboard_0/C0/ps2_code[3]
    SLICE_X6Y148         LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.748     7.849    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.348     8.197 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.563     8.760    K0/decode
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/CLK_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism              0.284    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X6Y148         FDCE (Setup_fdce_C_CE)      -0.169    15.104    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.956ns (27.875%)  route 2.474ns (72.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.809     5.330    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/Q
                         net (fo=3, routed)           1.162     6.948    K0/ps2_keyboard_0/C0/ps2_code[3]
    SLICE_X6Y148         LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.748     7.849    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.348     8.197 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.563     8.760    K0/decode
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/CLK_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[3]/C
                         clock pessimism              0.284    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X6Y148         FDCE (Setup_fdce_C_CE)      -0.169    15.104    K0/decode_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.548%)  route 2.413ns (74.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.809     5.330    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X5Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.801     6.588    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[3]
    SLICE_X7Y147         LUT4 (Prop_lut4_I0_O)        0.124     6.712 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.563     7.275    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X6Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.399 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.478     7.877    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.124     8.001 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.571     8.571    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X4Y148         FDCE (Setup_fdce_C_CE)      -0.205    15.065    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.548%)  route 2.413ns (74.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.809     5.330    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X5Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.801     6.588    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[3]
    SLICE_X7Y147         LUT4 (Prop_lut4_I0_O)        0.124     6.712 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.563     7.275    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X6Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.399 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.478     7.877    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.124     8.001 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.571     8.571    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X4Y148         FDCE (Setup_fdce_C_CE)      -0.205    15.065    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.548%)  route 2.413ns (74.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.809     5.330    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X5Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/Q
                         net (fo=2, routed)           0.801     6.588    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[3]
    SLICE_X7Y147         LUT4 (Prop_lut4_I0_O)        0.124     6.712 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.563     7.275    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X6Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.399 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.478     7.877    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.124     8.001 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.571     8.571    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X4Y148         FDCE (Setup_fdce_C_CE)      -0.205    15.065    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.675     1.559    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.141     1.700 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.111     1.811    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I1_O)        0.048     1.859 r  K0/ps2_keyboard_0/C0/decode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    K0/ps2_keyboard_0_n_8
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/CLK_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X6Y148         FDCE (Hold_fdce_C_D)         0.131     1.703    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.675     1.559    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.111     1.811    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X6Y148         LUT4 (Prop_lut4_I2_O)        0.045     1.856 r  K0/ps2_keyboard_0/C0/decode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    K0/ps2_keyboard_0_n_9
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/CLK_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X6Y148         FDCE (Hold_fdce_C_D)         0.120     1.692    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.647     1.531    K0/CLK_IBUF_BUFG
    SLICE_X8Y149         FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDPE (Prop_fdpe_C_Q)         0.148     1.679 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.059     1.738    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.098     1.836 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    K0/state__0[0]
    SLICE_X8Y149         FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.922     2.050    K0/CLK_IBUF_BUFG
    SLICE_X8Y149         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.519     1.531    
    SLICE_X8Y149         FDCE (Hold_fdce_C_D)         0.120     1.651    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.190ns (58.562%)  route 0.134ns (41.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.676     1.560    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.134     1.835    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X0Y147         LUT5 (Prop_lut5_I0_O)        0.049     1.884 r  K0/ps2_keyboard_0/D1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    K0/ps2_keyboard_0/D1/count[2]_i_1__0_n_0
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.951     2.079    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
                         clock pessimism             -0.506     1.573    
    SLICE_X0Y147         FDCE (Hold_fdce_C_D)         0.107     1.680    K0/ps2_keyboard_0/D1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.045%)  route 0.134ns (41.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.676     1.560    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.134     1.835    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X0Y147         LUT4 (Prop_lut4_I2_O)        0.045     1.880 r  K0/ps2_keyboard_0/D1/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    K0/ps2_keyboard_0/D1/p_0_in__1[1]
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.951     2.079    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
                         clock pessimism             -0.506     1.573    
    SLICE_X0Y147         FDCE (Hold_fdce_C_D)         0.092     1.665    K0/ps2_keyboard_0/D1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.675     1.559    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.141     1.700 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.166     1.866    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X6Y149         LUT4 (Prop_lut4_I2_O)        0.045     1.911 r  K0/ps2_keyboard_0/C0/decode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.911    K0/ps2_keyboard_0_n_7
    SLICE_X6Y149         FDCE                                         r  K0/decode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/CLK_IBUF_BUFG
    SLICE_X6Y149         FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism             -0.502     1.575    
    SLICE_X6Y149         FDCE (Hold_fdce_C_D)         0.120     1.695    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.643     1.527    A0/CLK_IBUF_BUFG
    SLICE_X39Y149        FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDCE (Prop_fdce_C_Q)         0.141     1.668 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.156     1.824    A0/cnt_reg_n_0_[0]
    SLICE_X39Y149        LUT2 (Prop_lut2_I1_O)        0.042     1.866 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    A0/cnt[1]_i_1_n_0
    SLICE_X39Y149        FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.917     2.045    A0/CLK_IBUF_BUFG
    SLICE_X39Y149        FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.518     1.527    
    SLICE_X39Y149        FDCE (Hold_fdce_C_D)         0.107     1.634    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.676     1.560    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDCE (Prop_fdce_C_Q)         0.148     1.708 r  K0/ps2_keyboard_0/D0/count_reg[2]/Q
                         net (fo=5, routed)           0.115     1.822    K0/ps2_keyboard_0/D0/count_reg[2]
    SLICE_X2Y149         LUT6 (Prop_lut6_I2_O)        0.099     1.921 r  K0/ps2_keyboard_0/D0/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.921    K0/ps2_keyboard_0/D0/p_0_in__0[3]
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.951     2.079    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism             -0.519     1.560    
    SLICE_X2Y149         FDCE (Hold_fdce_C_D)         0.121     1.681    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.643     1.527    A0/CLK_IBUF_BUFG
    SLICE_X39Y149        FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDCE (Prop_fdce_C_Q)         0.141     1.668 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.156     1.824    A0/cnt_reg_n_0_[0]
    SLICE_X39Y149        LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    A0/cnt[0]_i_1_n_0
    SLICE_X39Y149        FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.917     2.045    A0/CLK_IBUF_BUFG
    SLICE_X39Y149        FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism             -0.518     1.527    
    SLICE_X39Y149        FDCE (Hold_fdce_C_D)         0.091     1.618    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.175%)  route 0.157ns (45.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.676     1.560    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  K0/ps2_keyboard_0/D1/count_reg[0]/Q
                         net (fo=7, routed)           0.157     1.858    K0/ps2_keyboard_0/D1/count_reg[0]
    SLICE_X0Y147         LUT6 (Prop_lut6_I1_O)        0.045     1.903 r  K0/ps2_keyboard_0/D1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.903    K0/ps2_keyboard_0/D1/p_0_in__1[3]
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.951     2.079    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism             -0.519     1.560    
    SLICE_X0Y147         FDCE (Hold_fdce_C_D)         0.092     1.652    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y149  A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y149  A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y149  A0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y149  G0/point_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y145  G0/point_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y149  G0/point_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y149  G0/point_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y149  G0/point_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y147  G0/point_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y149  A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y149  A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y149  A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y149  A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y149  A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y149  A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y149  G0/point_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y149  G0/point_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y145  G0/point_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y145  G0/point_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y149  A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y149  A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y149  A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y149  A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y149  A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y149  A0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y149  G0/point_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y149  G0/point_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y145  G0/point_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y145  G0/point_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.552ns (8.632%)  route 5.843ns (91.368%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.020    11.646    K0/ps2_keyboard_0/D1/reset_g_BUFG
    SLICE_X0Y147         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684    15.025    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
                         clock pessimism              0.196    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X0Y147         FDCE (Recov_fdce_C_CLR)     -0.405    14.781    K0/ps2_keyboard_0/D1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.552ns (8.632%)  route 5.843ns (91.368%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.020    11.646    K0/ps2_keyboard_0/D1/reset_g_BUFG
    SLICE_X0Y147         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684    15.025    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
                         clock pessimism              0.196    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X0Y147         FDCE (Recov_fdce_C_CLR)     -0.405    14.781    K0/ps2_keyboard_0/D1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.552ns (8.632%)  route 5.843ns (91.368%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.020    11.646    K0/ps2_keyboard_0/D1/reset_g_BUFG
    SLICE_X0Y147         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684    15.025    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
                         clock pessimism              0.196    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X0Y147         FDCE (Recov_fdce_C_CLR)     -0.405    14.781    K0/ps2_keyboard_0/D1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.552ns (8.632%)  route 5.843ns (91.368%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.020    11.646    K0/ps2_keyboard_0/D1/reset_g_BUFG
    SLICE_X0Y147         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684    15.025    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism              0.196    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X0Y147         FDCE (Recov_fdce_C_CLR)     -0.405    14.781    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 0.552ns (8.634%)  route 5.842ns (91.366%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.019    11.645    K0/ps2_keyboard_0/C0/reset_g_BUFG
    SLICE_X4Y148         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
                         clock pessimism              0.196    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X4Y148         FDCE (Recov_fdce_C_CLR)     -0.405    14.780    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 0.552ns (8.634%)  route 5.842ns (91.366%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.019    11.645    K0/ps2_keyboard_0/C0/reset_g_BUFG
    SLICE_X4Y148         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                         clock pessimism              0.196    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X4Y148         FDCE (Recov_fdce_C_CLR)     -0.405    14.780    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 0.552ns (8.634%)  route 5.842ns (91.366%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.019    11.645    K0/ps2_keyboard_0/C0/reset_g_BUFG
    SLICE_X4Y148         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    15.024    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                         clock pessimism              0.196    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X4Y148         FDCE (Recov_fdce_C_CLR)     -0.405    14.780    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 0.552ns (8.641%)  route 5.836ns (91.359%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.013    11.640    K0/ps2_keyboard_0/C0/reset_g_BUFG
    SLICE_X5Y146         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.682    15.023    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X5Y146         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/C
                         clock pessimism              0.196    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    14.779    K0/ps2_keyboard_0/C0/count_idle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 0.552ns (8.641%)  route 5.836ns (91.359%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.013    11.640    K0/ps2_keyboard_0/C0/reset_g_BUFG
    SLICE_X5Y146         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.682    15.023    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X5Y146         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                         clock pessimism              0.196    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    14.779    K0/ps2_keyboard_0/C0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 0.552ns (8.641%)  route 5.836ns (91.359%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.730     5.251    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           3.823     9.530    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.626 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        2.013    11.640    K0/ps2_keyboard_0/C0/reset_g_BUFG
    SLICE_X5Y146         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.682    15.023    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X5Y146         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[2]/C
                         clock pessimism              0.196    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    14.779    K0/ps2_keyboard_0/C0/count_idle_reg[2]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.249ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/Iv_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.167ns (6.722%)  route 2.318ns (93.278%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.738     4.007    K0/ps2_keyboard_0/D0/reset_g_BUFG
    SLICE_X2Y148         FDCE                                         f  K0/ps2_keyboard_0/D0/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.951     2.079    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X2Y148         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
                         clock pessimism             -0.253     1.825    
    SLICE_X2Y148         FDCE (Remov_fdce_C_CLR)     -0.067     1.758    K0/ps2_keyboard_0/D0/Iv_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.167ns (6.772%)  route 2.299ns (93.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.719     3.989    K0/reset_g_BUFG
    SLICE_X8Y148         FDCE                                         f  K0/DECODE_CODE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.922     2.050    K0/CLK_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism             -0.253     1.796    
    SLICE_X8Y148         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.167ns (6.772%)  route 2.299ns (93.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.719     3.989    K0/reset_g_BUFG
    SLICE_X8Y148         FDCE                                         f  K0/DECODE_CODE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.922     2.050    K0/CLK_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  K0/DECODE_CODE_reg[1]/C
                         clock pessimism             -0.253     1.796    
    SLICE_X8Y148         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    K0/DECODE_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.167ns (6.772%)  route 2.299ns (93.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.719     3.989    K0/reset_g_BUFG
    SLICE_X8Y148         FDCE                                         f  K0/DECODE_CODE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.922     2.050    K0/CLK_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  K0/DECODE_CODE_reg[2]/C
                         clock pessimism             -0.253     1.796    
    SLICE_X8Y148         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    K0/DECODE_CODE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.167ns (6.772%)  route 2.299ns (93.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.719     3.989    K0/reset_g_BUFG
    SLICE_X8Y148         FDCE                                         f  K0/DECODE_CODE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.922     2.050    K0/CLK_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
                         clock pessimism             -0.253     1.796    
    SLICE_X8Y148         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    K0/DECODE_CODE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.167ns (6.772%)  route 2.299ns (93.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.719     3.989    K0/reset_g_BUFG
    SLICE_X8Y149         FDCE                                         f  K0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.922     2.050    K0/CLK_IBUF_BUFG
    SLICE_X8Y149         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.253     1.796    
    SLICE_X8Y149         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.167ns (6.772%)  route 2.299ns (93.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.719     3.989    K0/reset_g_BUFG
    SLICE_X8Y149         FDCE                                         f  K0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.922     2.050    K0/CLK_IBUF_BUFG
    SLICE_X8Y149         FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.253     1.796    
    SLICE_X8Y149         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    K0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/break_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.167ns (6.772%)  route 2.299ns (93.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.719     3.989    K0/reset_g_BUFG
    SLICE_X8Y149         FDCE                                         f  K0/break_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.922     2.050    K0/CLK_IBUF_BUFG
    SLICE_X8Y149         FDCE                                         r  K0/break_reg/C
                         clock pessimism             -0.253     1.796    
    SLICE_X8Y149         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    K0/break_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.167ns (6.693%)  route 2.328ns (93.307%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.748     4.018    K0/ps2_keyboard_0/D0/reset_g_BUFG
    SLICE_X2Y149         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.951     2.079    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
                         clock pessimism             -0.253     1.825    
    SLICE_X2Y149         FDCE (Remov_fdce_C_CLR)     -0.067     1.758    K0/ps2_keyboard_0/D0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.167ns (6.693%)  route 2.328ns (93.307%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.639     1.523    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.580     3.244    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.270 f  reset_g_BUFG_inst/O
                         net (fo=3349, routed)        0.748     4.018    K0/ps2_keyboard_0/D0/reset_g_BUFG
    SLICE_X2Y149         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.951     2.079    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
                         clock pessimism             -0.253     1.825    
    SLICE_X2Y149         FDCE (Remov_fdce_C_CLR)     -0.067     1.758    K0/ps2_keyboard_0/D0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  2.259    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6563 Endpoints
Min Delay          6563 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/xSnake_reg[0][13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/snake_life_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.538ns  (logic 2.543ns (9.234%)  route 24.995ns (90.766%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDCE                         0.000     0.000 r  S1/xSnake_reg[0][13]/C
    SLICE_X55Y140        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  S1/xSnake_reg[0][13]/Q
                         net (fo=205, routed)        16.050    16.506    S1/xSnake_reg[0][31]_0[11]
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.124    16.630 r  S1/snake_life_i_11143/O
                         net (fo=1, routed)           0.000    16.630    S1/snake_life_i_11143_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.031 r  S1/snake_life_reg_i_10304/CO[3]
                         net (fo=1, routed)           0.000    17.031    S1/snake_life_reg_i_10304_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  S1/snake_life_reg_i_8975/CO[3]
                         net (fo=1, routed)           0.000    17.145    S1/snake_life_reg_i_8975_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  S1/snake_life_reg_i_7133/CO[3]
                         net (fo=1, routed)           0.000    17.259    S1/snake_life_reg_i_7133_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.373 r  S1/snake_life_reg_i_5009/CO[3]
                         net (fo=1, routed)           0.000    17.373    S1/snake_life_reg_i_5009_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.487 r  S1/snake_life_reg_i_2963/CO[3]
                         net (fo=1, routed)           0.000    17.487    S1/snake_life_reg_i_2963_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.644 f  S1/snake_life_reg_i_1468/CO[1]
                         net (fo=1, routed)           1.252    18.896    S1/snake_life_reg_i_1468_n_2
    SLICE_X11Y61         LUT5 (Prop_lut5_I1_O)        0.329    19.225 r  S1/snake_life_i_577/O
                         net (fo=1, routed)           1.521    20.746    S1/snake_life_i_577_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I2_O)        0.124    20.870 r  S1/snake_life_i_162/O
                         net (fo=2, routed)           1.658    22.527    S1/snake_life_i_162_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.651 r  S1/snake_life_i_57/O
                         net (fo=1, routed)           0.886    23.538    G0/snake_life_i_3
    SLICE_X46Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.662 r  G0/snake_life_i_14/O
                         net (fo=1, routed)           2.198    25.860    S1/snake_life_reg_2
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124    25.984 r  S1/snake_life_i_3/O
                         net (fo=1, routed)           1.431    27.414    S1/snake_life_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I1_O)        0.124    27.538 r  S1/snake_life_i_1/O
                         net (fo=1, routed)           0.000    27.538    S1/snake_life_i_1_n_0
    SLICE_X42Y136        FDCE                                         r  S1/snake_life_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/IS_SNAKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.597ns  (logic 2.511ns (10.641%)  route 21.086ns (89.359%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDCE                         0.000     0.000 r  A1/countY_reg[1]/C
    SLICE_X51Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[1]/Q
                         net (fo=166, routed)        12.737    13.193    S1/IS_SNAKE_reg_i_898_0[1]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.317 r  S1/IS_SNAKE_reg_i_4705/O
                         net (fo=1, routed)           0.000    13.317    S1/IS_SNAKE_reg_i_4705_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.849 r  S1/IS_SNAKE_reg_i_4367/CO[3]
                         net (fo=1, routed)           0.000    13.849    S1/IS_SNAKE_reg_i_4367_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  S1/IS_SNAKE_reg_i_3806/CO[3]
                         net (fo=1, routed)           0.000    13.963    S1/IS_SNAKE_reg_i_3806_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.191 f  S1/IS_SNAKE_reg_i_2953/CO[2]
                         net (fo=1, routed)           1.148    15.339    S1/IS_SNAKE_reg_i_2953_n_1
    SLICE_X33Y53         LUT4 (Prop_lut4_I0_O)        0.313    15.652 r  S1/IS_SNAKE_reg_i_1889/O
                         net (fo=1, routed)           1.555    17.207    G0/IS_SNAKE195_out
    SLICE_X40Y71         LUT4 (Prop_lut4_I1_O)        0.124    17.331 r  G0/IS_SNAKE_reg_i_929/O
                         net (fo=1, routed)           1.116    18.447    G0/IS_SNAKE_reg_i_929_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.571 r  G0/IS_SNAKE_reg_i_333/O
                         net (fo=1, routed)           0.159    18.730    A1/IS_SNAKE_reg_i_19_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I3_O)        0.124    18.854 r  A1/IS_SNAKE_reg_i_88/O
                         net (fo=2, routed)           0.828    19.683    S1/IS_SNAKE_reg_i_5_8
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.807 r  S1/IS_SNAKE_reg_i_19/O
                         net (fo=1, routed)           1.619    21.425    S1/IS_SNAKE_reg_i_19_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I3_O)        0.124    21.549 r  S1/IS_SNAKE_reg_i_5/O
                         net (fo=1, routed)           1.924    23.473    S1/IS_SNAKE_reg_i_5_n_0
    SLICE_X36Y137        LUT3 (Prop_lut3_I1_O)        0.124    23.597 r  S1/IS_SNAKE_reg_i_1/O
                         net (fo=1, routed)           0.000    23.597    S1/IS_SNAKE_reg_i_1_n_0
    SLICE_X36Y137        LDPE                                         r  S1/IS_SNAKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.224ns  (logic 5.610ns (27.741%)  route 14.614ns (72.259%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X46Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[9]/Q
                         net (fo=164, routed)         2.296     2.814    A1/countY_reg[9]_0[9]
    SLICE_X55Y137        LUT4 (Prop_lut4_I2_O)        0.152     2.966 f  A1/GREEN_OBUF[3]_inst_i_14/O
                         net (fo=4, routed)           1.200     4.166    A1/GREEN_OBUF[3]_inst_i_14_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.332     4.498 r  A1/GREEN_OBUF[3]_inst_i_7/O
                         net (fo=14, routed)          1.662     6.160    A1/GREEN_OBUF[3]_inst_i_7_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.150     6.310 f  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.609     6.919    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.328     7.247 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.000     7.247    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X52Y148        MUXF7 (Prop_muxf7_I1_O)      0.214     7.461 f  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.677     8.138    G0/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I1_O)        0.297     8.435 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.077     9.513    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I4_O)        0.124     9.637 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           7.092    16.729    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    20.224 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.224    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.108ns  (logic 5.634ns (28.018%)  route 14.474ns (71.982%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X46Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[9]/Q
                         net (fo=164, routed)         2.296     2.814    A1/countY_reg[9]_0[9]
    SLICE_X55Y137        LUT4 (Prop_lut4_I2_O)        0.152     2.966 f  A1/GREEN_OBUF[3]_inst_i_14/O
                         net (fo=4, routed)           1.200     4.166    A1/GREEN_OBUF[3]_inst_i_14_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.332     4.498 r  A1/GREEN_OBUF[3]_inst_i_7/O
                         net (fo=14, routed)          1.662     6.160    A1/GREEN_OBUF[3]_inst_i_7_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.150     6.310 f  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.609     6.919    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.328     7.247 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.000     7.247    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X52Y148        MUXF7 (Prop_muxf7_I1_O)      0.214     7.461 f  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.677     8.138    G0/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I1_O)        0.297     8.435 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.077     9.513    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I4_O)        0.124     9.637 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.952    16.589    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    20.108 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.108    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.015ns  (logic 5.617ns (28.067%)  route 14.397ns (71.933%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X46Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[9]/Q
                         net (fo=164, routed)         2.296     2.814    A1/countY_reg[9]_0[9]
    SLICE_X55Y137        LUT4 (Prop_lut4_I2_O)        0.152     2.966 f  A1/GREEN_OBUF[3]_inst_i_14/O
                         net (fo=4, routed)           1.200     4.166    A1/GREEN_OBUF[3]_inst_i_14_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.332     4.498 r  A1/GREEN_OBUF[3]_inst_i_7/O
                         net (fo=14, routed)          1.662     6.160    A1/GREEN_OBUF[3]_inst_i_7_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.150     6.310 f  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.609     6.919    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.328     7.247 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.000     7.247    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X52Y148        MUXF7 (Prop_muxf7_I1_O)      0.214     7.461 f  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.677     8.138    G0/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I1_O)        0.297     8.435 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.067     9.503    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I3_O)        0.124     9.627 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.886    16.512    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    20.015 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.015    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.942ns  (logic 5.618ns (28.173%)  route 14.324ns (71.827%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X46Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[9]/Q
                         net (fo=164, routed)         2.296     2.814    A1/countY_reg[9]_0[9]
    SLICE_X55Y137        LUT4 (Prop_lut4_I2_O)        0.152     2.966 f  A1/GREEN_OBUF[3]_inst_i_14/O
                         net (fo=4, routed)           1.200     4.166    A1/GREEN_OBUF[3]_inst_i_14_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.332     4.498 r  A1/GREEN_OBUF[3]_inst_i_7/O
                         net (fo=14, routed)          1.662     6.160    A1/GREEN_OBUF[3]_inst_i_7_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.150     6.310 f  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.609     6.919    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.328     7.247 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.000     7.247    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X52Y148        MUXF7 (Prop_muxf7_I1_O)      0.214     7.461 f  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.677     8.138    G0/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I1_O)        0.297     8.435 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.077     9.513    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I4_O)        0.124     9.637 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.802    16.439    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.942 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.942    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.834ns  (logic 5.639ns (28.431%)  route 14.195ns (71.569%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X46Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[9]/Q
                         net (fo=164, routed)         2.296     2.814    A1/countY_reg[9]_0[9]
    SLICE_X55Y137        LUT4 (Prop_lut4_I2_O)        0.152     2.966 f  A1/GREEN_OBUF[3]_inst_i_14/O
                         net (fo=4, routed)           1.200     4.166    A1/GREEN_OBUF[3]_inst_i_14_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.332     4.498 r  A1/GREEN_OBUF[3]_inst_i_7/O
                         net (fo=14, routed)          1.662     6.160    A1/GREEN_OBUF[3]_inst_i_7_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.150     6.310 f  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.609     6.919    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.328     7.247 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.000     7.247    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X52Y148        MUXF7 (Prop_muxf7_I1_O)      0.214     7.461 f  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.677     8.138    G0/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I1_O)        0.297     8.435 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.067     9.503    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I3_O)        0.124     9.627 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.683    16.310    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    19.834 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.834    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.814ns  (logic 5.640ns (28.464%)  route 14.174ns (71.536%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X46Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[9]/Q
                         net (fo=164, routed)         2.296     2.814    A1/countY_reg[9]_0[9]
    SLICE_X55Y137        LUT4 (Prop_lut4_I2_O)        0.152     2.966 f  A1/GREEN_OBUF[3]_inst_i_14/O
                         net (fo=4, routed)           1.200     4.166    A1/GREEN_OBUF[3]_inst_i_14_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.332     4.498 r  A1/GREEN_OBUF[3]_inst_i_7/O
                         net (fo=14, routed)          1.662     6.160    A1/GREEN_OBUF[3]_inst_i_7_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.150     6.310 f  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.609     6.919    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.328     7.247 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.000     7.247    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X52Y148        MUXF7 (Prop_muxf7_I1_O)      0.214     7.461 f  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.677     8.138    G0/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I1_O)        0.297     8.435 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.077     9.513    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I4_O)        0.124     9.637 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.652    16.289    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.814 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.814    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.796ns  (logic 5.475ns (27.656%)  route 14.322ns (72.344%))
  Logic Levels:           8  (FDCE=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X46Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[9]/Q
                         net (fo=164, routed)         2.296     2.814    A1/countY_reg[9]_0[9]
    SLICE_X55Y137        LUT4 (Prop_lut4_I2_O)        0.152     2.966 f  A1/GREEN_OBUF[3]_inst_i_14/O
                         net (fo=4, routed)           1.200     4.166    A1/GREEN_OBUF[3]_inst_i_14_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.332     4.498 r  A1/GREEN_OBUF[3]_inst_i_7/O
                         net (fo=14, routed)          1.446     5.944    A1/GREEN_OBUF[3]_inst_i_7_n_0
    SLICE_X53Y149        LUT5 (Prop_lut5_I1_O)        0.152     6.096 r  A1/RED_OBUF[3]_inst_i_30/O
                         net (fo=2, routed)           0.966     7.062    G0/RED_OBUF[3]_inst_i_2_0
    SLICE_X54Y149        LUT4 (Prop_lut4_I1_O)        0.348     7.410 r  G0/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.452     7.862    G0/RED_OBUF[3]_inst_i_13_n_0
    SLICE_X54Y149        LUT6 (Prop_lut6_I5_O)        0.328     8.190 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.835     9.025    G0/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y149        LUT6 (Prop_lut6_I5_O)        0.124     9.149 r  G0/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           7.127    16.276    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.796 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.796    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.534ns  (logic 5.639ns (28.866%)  route 13.896ns (71.134%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X46Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[9]/Q
                         net (fo=164, routed)         2.296     2.814    A1/countY_reg[9]_0[9]
    SLICE_X55Y137        LUT4 (Prop_lut4_I2_O)        0.152     2.966 f  A1/GREEN_OBUF[3]_inst_i_14/O
                         net (fo=4, routed)           1.200     4.166    A1/GREEN_OBUF[3]_inst_i_14_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.332     4.498 r  A1/GREEN_OBUF[3]_inst_i_7/O
                         net (fo=14, routed)          1.662     6.160    A1/GREEN_OBUF[3]_inst_i_7_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.150     6.310 f  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.609     6.919    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.328     7.247 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.000     7.247    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X52Y148        MUXF7 (Prop_muxf7_I1_O)      0.214     7.461 f  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.677     8.138    G0/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I1_O)        0.297     8.435 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.067     9.503    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I3_O)        0.124     9.627 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.384    16.011    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    19.534 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.534    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/xSnake_reg[13][16]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[14][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDPE                         0.000     0.000 r  S1/xSnake_reg[13][16]/C
    SLICE_X44Y94         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[13][16]/Q
                         net (fo=4, routed)           0.098     0.239    S1/xSnake_reg_n_0_[13][16]
    SLICE_X45Y94         FDPE                                         r  S1/xSnake_reg[14][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[41][16]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[42][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.697%)  route 0.099ns (41.303%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDPE                         0.000     0.000 r  S1/ySnake_reg[41][16]/C
    SLICE_X16Y133        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[41][16]/Q
                         net (fo=4, routed)           0.099     0.240    S1/ySnake_reg[41]_11[16]
    SLICE_X17Y133        FDPE                                         r  S1/ySnake_reg[42][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[22][15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[23][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDPE                         0.000     0.000 r  S1/xSnake_reg[22][15]/C
    SLICE_X9Y90          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[22][15]/Q
                         net (fo=4, routed)           0.099     0.240    S1/xSnake_reg[22]_16[15]
    SLICE_X8Y90          FDPE                                         r  S1/xSnake_reg[23][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[22][22]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[23][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDPE                         0.000     0.000 r  S1/xSnake_reg[22][22]/C
    SLICE_X11Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[22][22]/Q
                         net (fo=4, routed)           0.099     0.240    S1/xSnake_reg[22]_16[22]
    SLICE_X10Y93         FDPE                                         r  S1/xSnake_reg[23][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[22][29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[23][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDPE                         0.000     0.000 r  S1/xSnake_reg[22][29]/C
    SLICE_X11Y94         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[22][29]/Q
                         net (fo=4, routed)           0.099     0.240    S1/xSnake_reg[22]_16[29]
    SLICE_X10Y94         FDPE                                         r  S1/xSnake_reg[23][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[13][12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[14][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.172%)  route 0.110ns (43.828%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDPE                         0.000     0.000 r  S1/xSnake_reg[13][12]/C
    SLICE_X44Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[13][12]/Q
                         net (fo=4, routed)           0.110     0.251    S1/xSnake_reg_n_0_[13][12]
    SLICE_X45Y93         FDPE                                         r  S1/xSnake_reg[14][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[22][16]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[23][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.085%)  route 0.110ns (43.915%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE                         0.000     0.000 r  S1/xSnake_reg[22][16]/C
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[22][16]/Q
                         net (fo=4, routed)           0.110     0.251    S1/xSnake_reg[22]_16[16]
    SLICE_X28Y90         FDPE                                         r  S1/xSnake_reg[23][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[31][10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[32][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.677%)  route 0.112ns (44.323%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDPE                         0.000     0.000 r  S1/xSnake_reg[31][10]/C
    SLICE_X40Y125        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[31][10]/Q
                         net (fo=7, routed)           0.112     0.253    S1/xSnake_reg[31]_0[10]
    SLICE_X41Y125        FDPE                                         r  S1/xSnake_reg[32][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/random_y_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            N3/yFood_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.429%)  route 0.113ns (44.571%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDCE                         0.000     0.000 r  N2/random_y_reg[3]/C
    SLICE_X53Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  N2/random_y_reg[3]/Q
                         net (fo=3, routed)           0.113     0.254    N3/yFood_reg[31]_1[3]
    SLICE_X51Y138        FDCE                                         r  N3/yFood_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[11][14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[12][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDPE                         0.000     0.000 r  S1/ySnake_reg[11][14]/C
    SLICE_X60Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/ySnake_reg[11][14]/Q
                         net (fo=4, routed)           0.094     0.258    S1/ySnake_reg_n_0_[11][14]
    SLICE_X61Y93         FDPE                                         r  S1/ySnake_reg[12][14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          6301 Endpoints
Min Delay          6301 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/snake_life_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.085ns  (logic 1.676ns (8.344%)  route 18.409ns (91.656%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          7.447    13.160    G0/Q[3]
    SLICE_X45Y74         LUT4 (Prop_lut4_I1_O)        0.150    13.310 r  G0/ySnake[1][31]_i_2/O
                         net (fo=13, routed)          1.849    15.159    G0/point_reg[4]_3
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.326    15.485 r  G0/IS_SNAKE_reg_i_889/O
                         net (fo=2, routed)           1.820    17.306    S1/snake_life_i_162_1
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.124    17.430 r  S1/snake_life_i_578/O
                         net (fo=1, routed)           1.120    18.549    S1/snake_life_i_578_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I3_O)        0.124    18.673 r  S1/snake_life_i_162/O
                         net (fo=2, routed)           1.658    20.331    S1/snake_life_i_162_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    20.455 r  S1/snake_life_i_57/O
                         net (fo=1, routed)           0.886    21.342    G0/snake_life_i_3
    SLICE_X46Y85         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  G0/snake_life_i_14/O
                         net (fo=1, routed)           2.198    23.664    S1/snake_life_reg_2
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124    23.788 r  S1/snake_life_i_3/O
                         net (fo=1, routed)           1.431    25.218    S1/snake_life_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I1_O)        0.124    25.342 r  S1/snake_life_i_1/O
                         net (fo=1, routed)           0.000    25.342    S1/snake_life_i_1_n_0
    SLICE_X42Y136        FDCE                                         r  S1/snake_life_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_SNAKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.235ns  (logic 1.552ns (8.069%)  route 17.683ns (91.931%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          7.447    13.160    G0/Q[3]
    SLICE_X45Y74         LUT4 (Prop_lut4_I1_O)        0.150    13.310 r  G0/ySnake[1][31]_i_2/O
                         net (fo=13, routed)          1.851    15.161    G0/point_reg[4]_3
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.326    15.487 r  G0/snake_life_i_214/O
                         net (fo=2, routed)           2.026    17.513    A1/leqOp
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.124    17.637 r  A1/IS_SNAKE_reg_i_334/O
                         net (fo=1, routed)           1.987    19.625    A1/IS_SNAKE_reg_i_334_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124    19.749 r  A1/IS_SNAKE_reg_i_88/O
                         net (fo=2, routed)           0.828    20.577    S1/IS_SNAKE_reg_i_5_8
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.701 r  S1/IS_SNAKE_reg_i_19/O
                         net (fo=1, routed)           1.619    22.320    S1/IS_SNAKE_reg_i_19_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I3_O)        0.124    22.444 r  S1/IS_SNAKE_reg_i_5/O
                         net (fo=1, routed)           1.924    24.368    S1/IS_SNAKE_reg_i_5_n_0
    SLICE_X36Y137        LUT3 (Prop_lut3_I1_O)        0.124    24.492 r  S1/IS_SNAKE_reg_i_1/O
                         net (fo=1, routed)           0.000    24.492    S1/IS_SNAKE_reg_i_1_n_0
    SLICE_X36Y137        LDPE                                         r  S1/IS_SNAKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.568ns  (logic 4.447ns (25.315%)  route 13.120ns (74.685%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          2.689     8.402    G0/Q[3]
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.526 r  G0/RED_OBUF[3]_inst_i_10/O
                         net (fo=8, routed)           1.436     9.962    G0/point_reg[5]_11
    SLICE_X56Y149        LUT6 (Prop_lut6_I5_O)        0.124    10.086 r  G0/RED_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.826    10.912    G0/RED_OBUF[3]_inst_i_20_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I0_O)        0.124    11.036 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.077    12.113    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I4_O)        0.124    12.237 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           7.092    19.330    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    22.825 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.825    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.451ns  (logic 4.471ns (25.619%)  route 12.980ns (74.381%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          2.689     8.402    G0/Q[3]
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.526 r  G0/RED_OBUF[3]_inst_i_10/O
                         net (fo=8, routed)           1.436     9.962    G0/point_reg[5]_11
    SLICE_X56Y149        LUT6 (Prop_lut6_I5_O)        0.124    10.086 r  G0/RED_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.826    10.912    G0/RED_OBUF[3]_inst_i_20_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I0_O)        0.124    11.036 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.077    12.113    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I4_O)        0.124    12.237 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.952    19.190    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    22.708 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.708    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.358ns  (logic 4.454ns (25.662%)  route 12.904ns (74.338%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          2.689     8.402    G0/Q[3]
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.526 r  G0/RED_OBUF[3]_inst_i_10/O
                         net (fo=8, routed)           1.436     9.962    G0/point_reg[5]_11
    SLICE_X56Y149        LUT6 (Prop_lut6_I5_O)        0.124    10.086 r  G0/RED_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.826    10.912    G0/RED_OBUF[3]_inst_i_20_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I0_O)        0.124    11.036 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.067    12.103    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I3_O)        0.124    12.227 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.886    19.113    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    22.616 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.616    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.286ns  (logic 4.455ns (25.775%)  route 12.830ns (74.225%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          2.689     8.402    G0/Q[3]
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.526 r  G0/RED_OBUF[3]_inst_i_10/O
                         net (fo=8, routed)           1.436     9.962    G0/point_reg[5]_11
    SLICE_X56Y149        LUT6 (Prop_lut6_I5_O)        0.124    10.086 r  G0/RED_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.826    10.912    G0/RED_OBUF[3]_inst_i_20_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I0_O)        0.124    11.036 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.077    12.113    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I4_O)        0.124    12.237 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.802    19.040    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    22.543 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.543    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.177ns  (logic 4.476ns (26.057%)  route 12.701ns (73.943%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          2.689     8.402    G0/Q[3]
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.526 r  G0/RED_OBUF[3]_inst_i_10/O
                         net (fo=8, routed)           1.436     9.962    G0/point_reg[5]_11
    SLICE_X56Y149        LUT6 (Prop_lut6_I5_O)        0.124    10.086 r  G0/RED_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.826    10.912    G0/RED_OBUF[3]_inst_i_20_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I0_O)        0.124    11.036 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.067    12.103    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I3_O)        0.124    12.227 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.683    18.911    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    22.435 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.435    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.157ns  (logic 4.477ns (26.092%)  route 12.681ns (73.908%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          2.689     8.402    G0/Q[3]
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.526 r  G0/RED_OBUF[3]_inst_i_10/O
                         net (fo=8, routed)           1.436     9.962    G0/point_reg[5]_11
    SLICE_X56Y149        LUT6 (Prop_lut6_I5_O)        0.124    10.086 r  G0/RED_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.826    10.912    G0/RED_OBUF[3]_inst_i_20_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I0_O)        0.124    11.036 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.077    12.113    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I4_O)        0.124    12.237 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.652    18.890    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    22.415 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.415    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.878ns  (logic 4.476ns (26.518%)  route 12.402ns (73.482%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          2.689     8.402    G0/Q[3]
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.526 r  G0/RED_OBUF[3]_inst_i_10/O
                         net (fo=8, routed)           1.436     9.962    G0/point_reg[5]_11
    SLICE_X56Y149        LUT6 (Prop_lut6_I5_O)        0.124    10.086 r  G0/RED_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.826    10.912    G0/RED_OBUF[3]_inst_i_20_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I0_O)        0.124    11.036 f  G0/RED_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.067    12.103    G0/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I3_O)        0.124    12.227 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.384    18.611    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    22.135 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.135    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.824ns  (logic 4.473ns (26.586%)  route 12.351ns (73.414%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.456     5.713 r  G0/point_reg[6]/Q
                         net (fo=57, routed)          2.689     8.402    G0/Q[3]
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.526 r  G0/RED_OBUF[3]_inst_i_10/O
                         net (fo=8, routed)           1.069     9.595    A1/RED_OBUF[3]_inst_i_3
    SLICE_X55Y149        LUT6 (Prop_lut6_I1_O)        0.124     9.719 r  A1/RED_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.879    10.598    G0/BLUE_OBUF[3]_inst_i_1_4
    SLICE_X55Y149        LUT6 (Prop_lut6_I3_O)        0.124    10.722 r  G0/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.588    11.310    G0/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X52Y149        LUT6 (Prop_lut6_I3_O)        0.124    11.434 r  G0/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           7.127    18.560    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    22.081 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.081    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.115%)  route 0.343ns (70.885%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.676     1.560    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=2, routed)           0.343     2.044    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X4Y146         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/yDirSnake_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.291ns (42.613%)  route 0.392ns (57.387%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.647     1.531    K0/CLK_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  K0/DECODE_CODE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.148     1.679 f  K0/DECODE_CODE_reg[1]/Q
                         net (fo=6, routed)           0.317     1.995    K0/decode_code[1]
    SLICE_X17Y148        LUT6 (Prop_lut6_I3_O)        0.098     2.093 f  K0/xDirSnake[23]_i_7/O
                         net (fo=4, routed)           0.075     2.169    S1/p_0_in
    SLICE_X17Y148        LUT2 (Prop_lut2_I1_O)        0.045     2.214 r  S1/yDirSnake[0]_i_1/O
                         net (fo=1, routed)           0.000     2.214    S1/yDirSnake[0]_i_1_n_0
    SLICE_X17Y148        FDCE                                         r  S1/yDirSnake_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xDirSnake_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.254ns (31.190%)  route 0.560ns (68.810%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.647     1.531    K0/CLK_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  K0/DECODE_CODE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.164     1.695 r  K0/DECODE_CODE_reg[2]/Q
                         net (fo=5, routed)           0.288     1.983    K0/decode_code[2]
    SLICE_X17Y148        LUT6 (Prop_lut6_I0_O)        0.045     2.028 r  K0/xDirSnake[23]_i_6/O
                         net (fo=1, routed)           0.204     2.231    S1/yDirSnake_reg[0]_0
    SLICE_X16Y148        LUT5 (Prop_lut5_I4_O)        0.045     2.276 r  S1/xDirSnake[23]_i_1/O
                         net (fo=4, routed)           0.069     2.345    S1/xDirSnake
    SLICE_X16Y148        FDCE                                         r  S1/xDirSnake_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[31][20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.837ns  (logic 0.186ns (22.235%)  route 0.651ns (77.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.643     1.527    G0/CLK_IBUF_BUFG
    SLICE_X40Y145        FDCE                                         r  G0/point_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDCE (Prop_fdce_C_Q)         0.141     1.668 r  G0/point_reg[1]/Q
                         net (fo=76, routed)          0.470     2.137    G0/lenght_snake[1]
    SLICE_X40Y131        LUT6 (Prop_lut6_I4_O)        0.045     2.182 r  G0/ySnake[31][31]_i_1/O
                         net (fo=61, routed)          0.181     2.363    S1/ySnake_reg[31][31]_0[0]
    SLICE_X45Y130        FDPE                                         r  S1/xSnake_reg[31][20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[31][23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.837ns  (logic 0.186ns (22.235%)  route 0.651ns (77.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.643     1.527    G0/CLK_IBUF_BUFG
    SLICE_X40Y145        FDCE                                         r  G0/point_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDCE (Prop_fdce_C_Q)         0.141     1.668 r  G0/point_reg[1]/Q
                         net (fo=76, routed)          0.470     2.137    G0/lenght_snake[1]
    SLICE_X40Y131        LUT6 (Prop_lut6_I4_O)        0.045     2.182 r  G0/ySnake[31][31]_i_1/O
                         net (fo=61, routed)          0.181     2.363    S1/ySnake_reg[31][31]_0[0]
    SLICE_X45Y130        FDPE                                         r  S1/xSnake_reg[31][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[46][28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.186ns (22.060%)  route 0.657ns (77.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.643     1.527    G0/CLK_IBUF_BUFG
    SLICE_X36Y147        FDCE                                         r  G0/point_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDCE (Prop_fdce_C_Q)         0.141     1.668 r  G0/point_reg[5]/Q
                         net (fo=76, routed)          0.416     2.084    G0/Q[2]
    SLICE_X23Y148        LUT6 (Prop_lut6_I5_O)        0.045     2.129 r  G0/xSnake[46][31]_i_1/O
                         net (fo=61, routed)          0.241     2.370    S1/xSnake_reg[46][1]_0[0]
    SLICE_X19Y146        FDPE                                         r  S1/ySnake_reg[46][28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xDirSnake_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.291ns (33.478%)  route 0.578ns (66.522%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.647     1.531    K0/CLK_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  K0/DECODE_CODE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.148     1.679 r  K0/DECODE_CODE_reg[1]/Q
                         net (fo=6, routed)           0.317     1.995    K0/decode_code[1]
    SLICE_X17Y148        LUT6 (Prop_lut6_I3_O)        0.098     2.093 r  K0/xDirSnake[23]_i_7/O
                         net (fo=4, routed)           0.261     2.355    K0/p_0_in
    SLICE_X19Y148        LUT2 (Prop_lut2_I0_O)        0.045     2.400 r  K0/xDirSnake[0]_i_1/O
                         net (fo=1, routed)           0.000     2.400    S1/D[0]
    SLICE_X19Y148        FDPE                                         r  S1/xDirSnake_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/yDirSnake_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.254ns (29.041%)  route 0.621ns (70.959%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.647     1.531    K0/CLK_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  K0/DECODE_CODE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.164     1.695 r  K0/DECODE_CODE_reg[2]/Q
                         net (fo=5, routed)           0.288     1.983    K0/decode_code[2]
    SLICE_X17Y148        LUT6 (Prop_lut6_I0_O)        0.045     2.028 r  K0/xDirSnake[23]_i_6/O
                         net (fo=1, routed)           0.204     2.231    S1/yDirSnake_reg[0]_0
    SLICE_X16Y148        LUT5 (Prop_lut5_I4_O)        0.045     2.276 r  S1/xDirSnake[23]_i_1/O
                         net (fo=4, routed)           0.129     2.405    S1/xDirSnake
    SLICE_X17Y148        FDCE                                         r  S1/yDirSnake_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[47][21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.186ns (20.718%)  route 0.712ns (79.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    G0/CLK_IBUF_BUFG
    SLICE_X41Y149        FDCE                                         r  G0/point_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  G0/point_reg[2]/Q
                         net (fo=80, routed)          0.500     2.168    G0/Q[1]
    SLICE_X27Y148        LUT6 (Prop_lut6_I2_O)        0.045     2.213 r  G0/xSnake[47][31]_i_1/O
                         net (fo=61, routed)          0.212     2.425    S1/xSnake_reg[47][1]_0[0]
    SLICE_X18Y147        FDPE                                         r  S1/xSnake_reg[47][21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[47][22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.186ns (20.718%)  route 0.712ns (79.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    G0/CLK_IBUF_BUFG
    SLICE_X41Y149        FDCE                                         r  G0/point_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  G0/point_reg[2]/Q
                         net (fo=80, routed)          0.500     2.168    G0/Q[1]
    SLICE_X27Y148        LUT6 (Prop_lut6_I2_O)        0.045     2.213 r  G0/xSnake[47][31]_i_1/O
                         net (fo=61, routed)          0.212     2.425    S1/xSnake_reg[47][1]_0[0]
    SLICE_X18Y147        FDPE                                         r  S1/xSnake_reg[47][22]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.565ns (20.383%)  route 6.114ns (79.617%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=24, routed)          6.114     7.555    A0/AR[0]
    SLICE_X40Y149        LUT3 (Prop_lut3_I1_O)        0.124     7.679 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     7.679    A0/PIXEL_CLK_i_1_n_0
    SLICE_X40Y149        FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.610     4.951    A0/CLK_IBUF_BUFG
    SLICE_X40Y149        FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.441ns (19.150%)  route 6.085ns (80.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=24, routed)          6.085     7.526    A0/AR[0]
    SLICE_X39Y149        FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     4.950    A0/CLK_IBUF_BUFG
    SLICE_X39Y149        FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.441ns (19.150%)  route 6.085ns (80.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=24, routed)          6.085     7.526    A0/AR[0]
    SLICE_X39Y149        FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     4.950    A0/CLK_IBUF_BUFG
    SLICE_X39Y149        FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.250ns  (logic 1.565ns (21.592%)  route 5.684ns (78.408%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=24, routed)          5.684     7.126    S1/AR[0]
    SLICE_X41Y136        LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     7.250    RE0/G_RESET_reg_0
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.604     4.945    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.341ns  (logic 2.052ns (38.421%)  route 3.289ns (61.579%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           2.053     3.505    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X0Y147         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  K0/ps2_keyboard_0/D1/count[4]_i_3__0/O
                         net (fo=3, routed)           0.322     3.977    K0/ps2_keyboard_0/D1/count[4]_i_3__0_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I0_O)        0.326     4.303 r  K0/ps2_keyboard_0/D1/O_i_2__0/O
                         net (fo=1, routed)           0.416     4.719    K0/ps2_keyboard_0/D1/O_i_2__0_n_0
    SLICE_X0Y147         LUT3 (Prop_lut3_I1_O)        0.124     4.843 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.497     5.341    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X1Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684     5.025    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.266ns  (logic 2.016ns (38.289%)  route 3.250ns (61.711%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           1.894     3.342    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X2Y149         LUT2 (Prop_lut2_I0_O)        0.116     3.458 f  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.691     4.149    K0/ps2_keyboard_0/D0/load
    SLICE_X3Y149         LUT6 (Prop_lut6_I0_O)        0.328     4.477 r  K0/ps2_keyboard_0/D0/count[4]_i_2__0/O
                         net (fo=1, routed)           0.665     5.142    K0/ps2_keyboard_0/D0/count[4]_i_2__0_n_0
    SLICE_X3Y149         LUT3 (Prop_lut3_I1_O)        0.124     5.266 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.266    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X3Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684     5.025    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X3Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.085ns  (logic 2.016ns (39.659%)  route 3.068ns (60.341%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           1.894     3.342    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X2Y149         LUT2 (Prop_lut2_I0_O)        0.116     3.458 f  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.323     3.781    K0/ps2_keyboard_0/D0/load
    SLICE_X3Y149         LUT6 (Prop_lut6_I0_O)        0.328     4.109 r  K0/ps2_keyboard_0/D0/O_i_2/O
                         net (fo=1, routed)           0.661     4.770    K0/ps2_keyboard_0/D0/O_i_2_n_0
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124     4.894 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.190     5.085    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X3Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684     5.025    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X3Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.892ns (38.891%)  route 2.974ns (61.109%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           1.894     3.342    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X2Y149         LUT2 (Prop_lut2_I0_O)        0.116     3.458 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.689     4.147    K0/ps2_keyboard_0/D0/load
    SLICE_X3Y149         LUT6 (Prop_lut6_I5_O)        0.328     4.475 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.391     4.866    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684     5.025    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.892ns (38.891%)  route 2.974ns (61.109%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           1.894     3.342    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X2Y149         LUT2 (Prop_lut2_I0_O)        0.116     3.458 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.689     4.147    K0/ps2_keyboard_0/D0/load
    SLICE_X3Y149         LUT6 (Prop_lut6_I5_O)        0.328     4.475 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.391     4.866    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684     5.025    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.892ns (38.891%)  route 2.974ns (61.109%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           1.894     3.342    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X2Y149         LUT2 (Prop_lut2_I0_O)        0.116     3.458 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.689     4.147    K0/ps2_keyboard_0/D0/load
    SLICE_X3Y149         LUT6 (Prop_lut6_I5_O)        0.328     4.475 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.391     4.866    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684     5.025    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.200ns (60.905%)  route 0.128ns (39.095%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X7Y149         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.128     0.328    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.221ns (64.599%)  route 0.121ns (35.401%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y147         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X6Y147         FDCE (Prop_fdce_C_Q)         0.221     0.221 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.121     0.342    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.200ns (52.955%)  route 0.178ns (47.045%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.178     0.378    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[3]
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.200ns (52.668%)  route 0.180ns (47.332%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.180     0.380    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 S1/snake_life_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.214%)  route 0.191ns (47.786%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y136        FDCE                         0.000     0.000 r  S1/snake_life_reg/C
    SLICE_X42Y136        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  S1/snake_life_reg/Q
                         net (fo=2, routed)           0.191     0.355    S1/end_game
    SLICE_X41Y136        LUT2 (Prop_lut2_I0_O)        0.045     0.400 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     0.400    RE0/G_RESET_reg_0
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.039    RE0/CLK_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.200ns (44.346%)  route 0.251ns (55.654%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.251     0.451    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 N3/eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            G0/prev_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.032%)  route 0.304ns (64.968%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y147        FDCE                         0.000     0.000 r  N3/eaten_reg/C
    SLICE_X52Y147        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  N3/eaten_reg/Q
                         net (fo=4, routed)           0.304     0.468    G0/is_eaten
    SLICE_X50Y147        FDCE                                         r  G0/prev_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.920     2.048    G0/CLK_IBUF_BUFG
    SLICE_X50Y147        FDCE                                         r  G0/prev_flag_reg/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.200ns (40.162%)  route 0.298ns (59.838%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.298     0.498    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.245ns (44.287%)  route 0.308ns (55.713%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X7Y149         FDCE (Prop_fdce_C_Q)         0.200     0.200 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.140     0.340    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.168     0.553    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.245ns (44.287%)  route 0.308ns (55.713%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X7Y149         FDCE (Prop_fdce_C_Q)         0.200     0.200 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.140     0.340    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X6Y148         LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.168     0.553    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C





