Analysis & Synthesis report for CNN
Tue Apr 12 22:06:02 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Apr 12 22:06:02 2016           ;
; Quartus Prime Version       ; 15.1.2 Build 193 02/01/2016 SJ Lite Edition ;
; Revision Name               ; CNN                                         ;
; Top-level Entity Name       ; CNN                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES   ;                    ;
; Top-level entity name                                                           ; CNN                ; CNN                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------------------------+
; N/A    ; Qsys         ; 15.1    ; N/A          ; N/A          ; |CNN            ; /home/diana/Embedded-Systems/CNN.qsys ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition
    Info: Processing started: Tue Apr 12 22:02:40 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "CNN.qsys"
Info (12250): 2016.04.12.22:03:00 Progress: Loading Embedded-Systems/CNN.qsys
Info (12250): 2016.04.12.22:03:00 Progress: Reading input file
Info (12250): 2016.04.12.22:03:01 Progress: Adding clk_0 [clock_source 15.1]
Info (12250): 2016.04.12.22:03:02 Progress: Parameterizing module clk_0
Info (12250): 2016.04.12.22:03:02 Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 15.1]
Info (12250): 2016.04.12.22:03:03 Progress: Parameterizing module mem_if_ddr3_emif_0
Info (12250): 2016.04.12.22:03:03 Progress: Building connections
Info (12250): 2016.04.12.22:03:03 Progress: Parameterizing connections
Info (12250): 2016.04.12.22:03:03 Progress: Validating
Info (12250): 2016.04.12.22:03:10 Progress: Done reading input file
Warning (12251): CNN.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning (12251): CNN.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning (12251): CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit.
Warning (12251): CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning (12251): CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.avl_0 must be connected to an Avalon-MM master
Error (12252): CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.global_reset must be connected to a reset source
Error (12252): CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.soft_reset must be connected to a reset source
Error (12252): CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_cmd_reset_n_0 must be connected to a reset source
Error (12252): CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_rfifo_reset_n_0 must be connected to a reset source
Error (12252): CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_wfifo_reset_n_0 must be connected to a reset source
Info (12250): CNN: Generating CNN "CNN" for QUARTUS_SYNTH
Info (12250): Mem_if_ddr3_emif_0: "CNN" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info (12250): Pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info (12250): P0: Generating clock pair generator
Info (12250): P0: Generating CNN_mem_if_ddr3_emif_0_p0_altdqdqs
Info (12250): P0: 
Info (12250): P0: *****************************
Info (12250): P0: 
Info (12250): P0: Remember to run the CNN_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info (12250): P0: script after running Synthesis and before Fitting.
Info (12250): P0: 
Info (12250): P0: *****************************
Info (12250): P0: 
Info (12250): P0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Info (12250): S0: Generating Qsys sequencer system
Info (12250): S0: QSYS sequencer system generated successfully
Info (12250): S0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info (12250): Dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info (12250): C0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_memory_controller "c0"
Info (12250): Oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info (12250): Dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info (12250): Mm_interconnect_1: "mem_if_ddr3_emif_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "dmaster" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info (12250): Rst_controller: "dmaster" instantiated altera_reset_controller "rst_controller"
Info (12250): Dmaster_master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "dmaster_master_translator"
Info (12250): S0_seq_debug_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "s0_seq_debug_translator"
Info (12250): CNN: Done "CNN" with 21 modules, 102 files
Info (12249): Finished elaborating Qsys system entity "CNN.qsys"
Info (12248): Elaborating Qsys system entity "temp.qsys"
Info (12250): 2016.04.12.22:04:45 Progress: Loading Embedded-Systems/temp.qsys
Info (12250): 2016.04.12.22:04:46 Progress: Reading input file
Info (12250): 2016.04.12.22:04:46 Progress: Adding clk_0 [clock_source 15.1]
Info (12250): 2016.04.12.22:04:47 Progress: Parameterizing module clk_0
Info (12250): 2016.04.12.22:04:47 Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 15.1]
Info (12250): 2016.04.12.22:04:49 Progress: Parameterizing module mem_if_ddr3_emif_0
Info (12250): 2016.04.12.22:04:49 Progress: Building connections
Info (12250): 2016.04.12.22:04:49 Progress: Parameterizing connections
Info (12250): 2016.04.12.22:04:49 Progress: Validating
Info (12250): 2016.04.12.22:04:54 Progress: Done reading input file
Warning (12251): Temp.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning (12251): Temp.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning (12251): Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit.
Warning (12251): Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning (12251): Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.avl must be connected to an Avalon-MM master
Error (12252): Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.global_reset must be connected to a reset source
Warning (12251): Temp.mem_if_ddr3_emif_0.afi_reset: Reset loop between mem_if_ddr3_emif_0.afi_reset and mem_if_ddr3_emif_0.soft_reset
Info (12250): Temp: Generating temp "temp" for QUARTUS_SYNTH
Info (12250): Mem_if_ddr3_emif_0: "temp" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info (12250): Rst_controller: "temp" instantiated altera_reset_controller "rst_controller"
Info (12250): Pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info (12250): P0: Generating clock pair generator
Info (12250): P0: Generating temp_mem_if_ddr3_emif_0_p0_altdqdqs
Info (12250): P0: 
Info (12250): P0: *****************************
Info (12250): P0: 
Info (12250): P0: Remember to run the temp_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info (12250): P0: script after running Synthesis and before Fitting.
Info (12250): P0: 
Info (12250): P0: *****************************
Info (12250): P0: 
Info (12250): P0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_phy_core "p0"
Info (12250): M0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info (12250): S0: Generating Qsys sequencer system
Info (12250): S0: QSYS sequencer system generated successfully
Info (12250): S0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info (12250): C0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info (12250): Oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info (12250): Dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info (12250): Ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info (12250): A0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info (12250): Temp: Done "temp" with 12 modules, 144 files
Info (12249): Finished elaborating Qsys system entity "temp.qsys"
Error (10170): Verilog HDL syntax error at backprop_pool.sv(15) near text: "endgenerate";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/diana/Embedded-Systems/backprop_pool.sv Line: 15
Error (10112): Ignored design unit "backprop_pool" at backprop_pool.sv(1) due to previous errors File: /home/diana/Embedded-Systems/backprop_pool.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file backprop_pool.sv
Error (10170): Verilog HDL syntax error at backprop_content_loss.sv(8) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/diana/Embedded-Systems/backprop_content_loss.sv Line: 8
Error (10112): Ignored design unit "backprop_content_loss" at backprop_content_loss.sv(1) due to previous errors File: /home/diana/Embedded-Systems/backprop_content_loss.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file backprop_content_loss.sv
Info (12021): Found 1 design units, including 1 entities, in source file backprop_relu.sv
    Info (12023): Found entity 1: backprop_relu File: /home/diana/Embedded-Systems/backprop_relu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conv.sv
    Info (12023): Found entity 1: conv File: /home/diana/Embedded-Systems/conv.sv Line: 1
Warning (10229): Verilog HDL Expression warning at NET_Controller.sv(24): truncated literal to match 2 bits File: /home/diana/Embedded-Systems/NET_Controller.sv Line: 24
Error (10170): Verilog HDL syntax error at NET_Controller.sv(26) near text: "end";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/diana/Embedded-Systems/NET_Controller.sv Line: 26
Info (12021): Found 0 design units, including 0 entities, in source file NET_Controller.sv
Info (12021): Found 1 design units, including 1 entities, in source file reverse_mask.sv
    Info (12023): Found entity 1: reverse_mask File: /home/diana/Embedded-Systems/reverse_mask.sv Line: 1
Error (10170): Verilog HDL syntax error at content_loss.sv(9) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/diana/Embedded-Systems/content_loss.sv Line: 9
Error (10170): Verilog HDL syntax error at content_loss.sv(9) near text: ")"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/diana/Embedded-Systems/content_loss.sv Line: 9
Error (10112): Ignored design unit "content_loss" at content_loss.sv(1) due to previous errors File: /home/diana/Embedded-Systems/content_loss.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file content_loss.sv
Error (10170): Verilog HDL syntax error at avg_pool.sv(14) near text: "endgenerate";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/diana/Embedded-Systems/avg_pool.sv Line: 14
Error (10112): Ignored design unit "avg_pool" at avg_pool.sv(1) due to previous errors File: /home/diana/Embedded-Systems/avg_pool.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file avg_pool.sv
Info (12021): Found 1 design units, including 1 entities, in source file convolution.sv
    Info (12023): Found entity 1: convolution File: /home/diana/Embedded-Systems/convolution.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file relu.sv
    Info (12023): Found entity 1: relu File: /home/diana/Embedded-Systems/relu.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file test.vhd
    Info (12022): Found design unit 1: test-rtl File: /home/diana/Embedded-Systems/test.vhd Line: 60
    Info (12023): Found entity 1: test File: /home/diana/Embedded-Systems/test.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/CNN.v
    Info (12023): Found entity 1: CNN File: /home/diana/Embedded-Systems/db/ip/CNN/CNN.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_dmaster File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_timing_adt.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_dmaster_timing_adt File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_mm_interconnect_1.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_mm_interconnect_1 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_ldc.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_acv_ldc File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_altdqdqs.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_altdqdqs File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_generic_ddio.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_generic_ddio File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_iss_probe.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_iss_probe File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_phy_csr.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_phy_csr File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_reset File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset_sync.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_p0_reset_sync File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_pll0.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_pll0 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_pll0.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_irq_mapper.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_irq_mapper File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/CNN/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/CNN/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 34
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 97
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_rst.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_simple_avalon_mm_bridge.sv
    Info (12023): Found entity 1: altera_mem_if_simple_avalon_mm_bridge File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_simple_avalon_mm_bridge.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_reg_file.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_acv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_acv_wrapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_mgr.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_reg_file.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_siii_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_siii_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_sv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper File: /home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_sv_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/afi_mux_ddr3_ddrx.v
    Info (12023): Found entity 1: afi_mux_ddr3_ddrx File: /home/diana/Embedded-Systems/db/ip/temp/submodules/afi_mux_ddr3_ddrx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_addr_cmd.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_addr_cmd_wrap.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd_wrap File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_addr_cmd_wrap.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_arbiter.v
    Info (12023): Found entity 1: alt_mem_ddrx_arbiter File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_arbiter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_axi_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_axi_st_converter File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_axi_st_converter.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_buffer.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_buffer.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_buffer_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer_manager File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_buffer_manager.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_burst_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_gen File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_burst_gen.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_burst_tracking.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_tracking File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_burst_tracking.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_cmd_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_cmd_gen File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_cmd_gen.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_controller.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller_st_top File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_csr.v
    Info (12023): Found entity 1: alt_mem_ddrx_csr File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_dataid_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_dataid_manager File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_dataid_manager.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ddr2_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr2_odt_gen File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ddr2_odt_gen.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ddr3_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr3_odt_gen File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ddr3_odt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder.v Line: 18
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 63
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 238
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_32 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 412
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 63
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 390
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_64 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 630
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v Line: 59
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_32 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v Line: 229
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v Line: 59
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_64 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v Line: 328
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_fifo.v
    Info (12023): Found entity 1: alt_mem_ddrx_fifo File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_input_if.v
    Info (12023): Found entity 1: alt_mem_ddrx_input_if File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_input_if.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_list.v
    Info (12023): Found entity 1: alt_mem_ddrx_list File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_list.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_mm_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_mm_st_converter File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_mm_st_converter.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_odt_gen File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_odt_gen.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_rank_timer.v
    Info (12023): Found entity 1: alt_mem_ddrx_rank_timer File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_rank_timer.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_rdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdata_path File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_rdata_path.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_rdwr_data_tmg.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdwr_data_tmg File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_rdwr_data_tmg.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_sideband.v
    Info (12023): Found entity 1: alt_mem_ddrx_sideband File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_sideband.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_tbp.v
    Info (12023): Found entity 1: alt_mem_ddrx_tbp File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_tbp.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_timing_param.v
    Info (12023): Found entity 1: alt_mem_ddrx_timing_param File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_timing_param.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_wdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_wdata_path File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_wdata_path.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv
    Info (12023): Found entity 1: alt_mem_if_nextgen_ddr3_controller_core File: /home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altdq_dqs2_acv_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_cyclonev File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altdq_dqs2_acv_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 34
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 97
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_rst.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/diana/Embedded-Systems/db/ip/temp/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ac_ROM_no_ifdef_params.v
    Info (12023): Found entity 1: rw_manager_ac_ROM_no_ifdef_params File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ac_ROM_no_ifdef_params.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ac_ROM_reg.v
    Info (12023): Found entity 1: rw_manager_ac_ROM_reg File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ac_ROM_reg.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_bitcheck.v
    Info (12023): Found entity 1: rw_manager_bitcheck File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_bitcheck.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_core.sv
    Info (12023): Found entity 1: rw_manager_core File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_core.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_data_broadcast.v
    Info (12023): Found entity 1: rw_manager_data_broadcast File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_data_broadcast.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_data_decoder.v
    Info (12023): Found entity 1: rw_manager_data_decoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_data_decoder.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_datamux.v
    Info (12023): Found entity 1: rw_manager_datamux File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_datamux.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ddr3.v
    Info (12023): Found entity 1: rw_manager_ddr3 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ddr3.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_di_buffer.v
    Info (12023): Found entity 1: rw_manager_di_buffer File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_di_buffer.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_di_buffer_wrap.v
    Info (12023): Found entity 1: rw_manager_di_buffer_wrap File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_di_buffer_wrap.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_dm_decoder.v
    Info (12023): Found entity 1: rw_manager_dm_decoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_dm_decoder.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_generic.sv
    Info (12023): Found entity 1: rw_manager_generic File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_generic.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_inst_ROM_no_ifdef_params.v
    Info (12023): Found entity 1: rw_manager_inst_ROM_no_ifdef_params File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_inst_ROM_no_ifdef_params.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_inst_ROM_reg.v
    Info (12023): Found entity 1: rw_manager_inst_ROM_reg File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_inst_ROM_reg.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_jumplogic.v
    Info (12023): Found entity 1: rw_manager_jumplogic File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_jumplogic.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_lfsr12.v
    Info (12023): Found entity 1: rw_manager_lfsr12 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_lfsr12.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_lfsr36.v
    Info (12023): Found entity 1: rw_manager_lfsr36 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_lfsr36.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_lfsr72.v
    Info (12023): Found entity 1: rw_manager_lfsr72 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_lfsr72.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_pattern_fifo.v
    Info (12023): Found entity 1: rw_manager_pattern_fifo File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_pattern_fifo.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ram.v
    Info (12023): Found entity 1: rw_manager_ram File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ram.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ram_csr.v
    Info (12023): Found entity 1: rw_manager_ram_csr File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ram_csr.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_read_datapath.v
    Info (12023): Found entity 1: rw_manager_read_datapath File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_read_datapath.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_write_decoder.v
    Info (12023): Found entity 1: rw_manager_write_decoder File: /home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_write_decoder.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_data_mgr.sv
    Info (12023): Found entity 1: sequencer_data_mgr File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_data_mgr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_phy_mgr.sv
    Info (12023): Found entity 1: sequencer_phy_mgr File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_phy_mgr.sv Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_reg_file.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_acv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_acv_wrapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_mgr.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_reg_file.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_siii_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_siii_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_sv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper File: /home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_sv_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_c0.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_c0 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_c0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_acv_ldc.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_acv_ldc File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_altdqdqs.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_altdqdqs File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_clock_pair_generator.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_clock_pair_generator File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_core_shadow_registers File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_flop_mem.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_flop_mem File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_flop_mem.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_iss_probe.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_iss_probe File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_memphy.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_memphy File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_memphy.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_new_io_pads.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_new_io_pads File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_new_io_pads.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_phy_csr.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_phy_csr File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_datapath.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_read_datapath File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_datapath.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_valid_selector.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_read_valid_selector File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_valid_selector.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_reset File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset_sync.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_reset_sync File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_simple_ddio_out File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_write_datapath.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_p0_write_datapath File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_write_datapath.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_pll0.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_pll0 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_pll0.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_irq_mapper.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_irq_mapper File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005_default_decode File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 File: /home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/temp/temp.v
    Info (12023): Found entity 1: temp File: /home/diana/Embedded-Systems/db/ip/temp/temp.v Line: 6
Info (144001): Generated suppressed messages file /home/diana/Embedded-Systems/output_files/CNN.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 13 warnings
    Error: Peak virtual memory: 1285 megabytes
    Error: Processing ended: Tue Apr 12 22:06:02 2016
    Error: Elapsed time: 00:03:22
    Error: Total CPU time (on all processors): 00:07:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/diana/Embedded-Systems/output_files/CNN.map.smsg.


