TimeQuest Timing Analyzer report for vga_top
Tue May 07 16:23:08 2019
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; vga_top                                                         ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; CLOCK_50                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { CLOCK_50 }                        ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; -3.000 ; 17.000 ; 50.00      ; 2         ; 1           ; -27.0 ;        ;           ;            ; false    ; CLOCK_50 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                    ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 274.27 MHz ; 274.27 MHz      ; PLL|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 36.354 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.402 ; 0.000         ;
+---------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.891  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.711 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                  ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 36.354 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.565      ;
; 36.355 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.564      ;
; 36.398 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.519      ;
; 36.399 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.518      ;
; 36.483 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.435      ;
; 36.484 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.434      ;
; 36.485 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.434      ;
; 36.486 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.433      ;
; 36.489 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.429      ;
; 36.490 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.428      ;
; 36.536 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.382      ;
; 36.537 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.381      ;
; 36.614 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.304      ;
; 36.615 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.303      ;
; 36.621 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.298      ;
; 36.622 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.297      ;
; 36.684 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.233      ;
; 36.685 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.232      ;
; 36.685 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.234      ;
; 36.686 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.233      ;
; 36.687 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.230      ;
; 36.688 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.231      ;
; 36.698 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.219      ;
; 36.699 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.218      ;
; 36.699 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.220      ;
; 36.700 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.217      ;
; 36.700 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.219      ;
; 36.701 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.218      ;
; 36.704 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.213      ;
; 36.705 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.212      ;
; 36.705 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.214      ;
; 36.706 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.213      ;
; 36.713 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.204      ;
; 36.714 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.203      ;
; 36.748 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.170      ;
; 36.749 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.169      ;
; 36.750 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.168      ;
; 36.751 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.167      ;
; 36.790 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.129      ;
; 36.791 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.128      ;
; 36.793 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.126      ;
; 36.804 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.115      ;
; 36.805 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.114      ;
; 36.806 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.113      ;
; 36.810 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.109      ;
; 36.811 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.108      ;
; 36.826 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.092      ;
; 36.840 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.078      ;
; 36.841 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.077      ;
; 36.843 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.075      ;
; 36.843 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.075      ;
; 36.844 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.074      ;
; 36.846 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.072      ;
; 36.854 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.064      ;
; 36.855 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.063      ;
; 36.856 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.062      ;
; 36.857 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.061      ;
; 36.858 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.060      ;
; 36.859 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.059      ;
; 36.860 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.058      ;
; 36.861 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.057      ;
; 36.863 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.056      ;
; 36.863 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.055      ;
; 36.864 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.055      ;
; 36.864 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.054      ;
; 36.892 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.027      ;
; 36.893 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.026      ;
; 36.907 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.012      ;
; 36.908 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.011      ;
; 36.910 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.009      ;
; 36.911 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.007      ;
; 36.912 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.006      ;
; 36.913 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.005      ;
; 36.917 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.001      ;
; 36.919 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.999      ;
; 36.921 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.998      ;
; 36.922 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.997      ;
; 36.922 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.996      ;
; 36.923 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.996      ;
; 36.923 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.995      ;
; 36.927 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.992      ;
; 36.928 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.991      ;
; 36.949 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.969      ;
; 36.952 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.966      ;
; 36.965 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.953      ;
; 36.966 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.952      ;
; 36.968 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.950      ;
; 36.979 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.939      ;
; 36.980 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.938      ;
; 36.981 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.937      ;
; 36.985 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.933      ;
; 36.986 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.932      ;
; 37.032 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.886      ;
; 37.036 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.882      ;
; 37.037 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.881      ;
; 37.039 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.879      ;
; 37.045 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.873      ;
; 37.050 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.868      ;
; 37.052 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.866      ;
; 37.057 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.861      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.402 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.428 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.582 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.850      ;
; 0.609 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.877      ;
; 0.664 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.670 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.683 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.692 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.958      ;
; 0.778 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.043      ;
; 0.786 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.844 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.110      ;
; 0.901 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.166      ;
; 0.966 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.968 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.234      ;
; 0.982 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.248      ;
; 0.983 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.249      ;
; 0.991 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.258      ;
; 0.996 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.262      ;
; 0.997 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 1.002 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.007 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.273      ;
; 1.016 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.283      ;
; 1.019 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.285      ;
; 1.037 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.303      ;
; 1.079 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.345      ;
; 1.083 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.350      ;
; 1.104 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.370      ;
; 1.108 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.374      ;
; 1.109 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.375      ;
; 1.117 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.119 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.385      ;
; 1.121 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.387      ;
; 1.121 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.387      ;
; 1.122 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.388      ;
; 1.122 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.388      ;
; 1.123 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.123 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.123 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.124 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.128 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.183 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.183 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.185 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.207 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.474      ;
; 1.214 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.481      ;
; 1.229 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.495      ;
; 1.235 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.501      ;
; 1.237 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.503      ;
; 1.244 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.510      ;
; 1.248 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.514      ;
; 1.291 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.330 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.597      ;
; 1.330 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.597      ;
; 1.330 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.597      ;
; 1.332 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.334 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.599      ;
; 1.337 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.603      ;
; 1.338 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.605      ;
; 1.339 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.606      ;
; 1.356 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.622      ;
; 1.369 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.635      ;
; 1.387 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.654      ;
; 1.394 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.660      ;
; 1.395 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.661      ;
; 1.408 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.674      ;
; 1.410 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.676      ;
; 1.413 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.413 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.413 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.415 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.415 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.415 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.415 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.681      ;
; 1.415 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.681      ;
; 1.416 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.683      ;
; 1.416 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.682      ;
; 1.417 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.684      ;
; 1.418 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.685      ;
; 1.418 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.685      ;
; 1.418 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.685      ;
; 1.418 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.684      ;
; 1.419 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.685      ;
; 1.419 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.685      ;
; 1.420 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.687      ;
; 1.421 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.687      ;
; 1.432 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_BLANK_N ; CLOCK_50   ; 1.744  ; 1.669  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.020 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.014  ; 0.970  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.051  ; 2.028  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_BLANK_N ; CLOCK_50   ; 1.117  ; 1.044  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.564 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 0.417  ; 0.373  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.414  ; 1.390  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.648 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                    ;
+-----------+-----------------+---------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                      ; Note ;
+-----------+-----------------+---------------------------------+------+
; 296.3 MHz ; 296.3 MHz       ; PLL|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 36.625 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.354 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.887  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.711 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 36.625 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.303      ;
; 36.626 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.302      ;
; 36.692 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 3.235      ;
; 36.693 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 3.234      ;
; 36.748 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.180      ;
; 36.749 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.179      ;
; 36.784 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.144      ;
; 36.785 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.143      ;
; 36.788 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.140      ;
; 36.789 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.139      ;
; 36.828 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.100      ;
; 36.829 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.099      ;
; 36.887 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.041      ;
; 36.888 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.040      ;
; 36.892 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.036      ;
; 36.893 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.035      ;
; 36.982 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.946      ;
; 36.982 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.946      ;
; 36.984 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.944      ;
; 36.985 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.943      ;
; 36.985 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.943      ;
; 36.986 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.942      ;
; 36.989 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.939      ;
; 36.989 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.938      ;
; 36.990 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.938      ;
; 36.990 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.937      ;
; 37.010 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.918      ;
; 37.011 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.917      ;
; 37.020 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.907      ;
; 37.021 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.906      ;
; 37.023 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.904      ;
; 37.029 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.898      ;
; 37.030 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.897      ;
; 37.032 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.895      ;
; 37.035 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.892      ;
; 37.036 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.891      ;
; 37.053 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.875      ;
; 37.054 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.874      ;
; 37.098 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.830      ;
; 37.099 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.829      ;
; 37.105 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.823      ;
; 37.105 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.823      ;
; 37.107 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.821      ;
; 37.108 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.820      ;
; 37.108 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.820      ;
; 37.109 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.819      ;
; 37.112 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.816      ;
; 37.113 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.815      ;
; 37.127 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.801      ;
; 37.141 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.787      ;
; 37.141 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.787      ;
; 37.143 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.785      ;
; 37.144 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.784      ;
; 37.144 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.784      ;
; 37.145 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.783      ;
; 37.145 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.783      ;
; 37.145 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.783      ;
; 37.147 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.781      ;
; 37.148 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.780      ;
; 37.148 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.780      ;
; 37.148 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.780      ;
; 37.149 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.779      ;
; 37.149 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.779      ;
; 37.152 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.776      ;
; 37.153 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.775      ;
; 37.158 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.770      ;
; 37.159 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.769      ;
; 37.185 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.743      ;
; 37.185 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.743      ;
; 37.187 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.741      ;
; 37.188 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.740      ;
; 37.189 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.739      ;
; 37.192 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.736      ;
; 37.193 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.735      ;
; 37.212 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.716      ;
; 37.221 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.707      ;
; 37.222 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.706      ;
; 37.224 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.704      ;
; 37.230 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.698      ;
; 37.231 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.697      ;
; 37.232 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.696      ;
; 37.233 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.695      ;
; 37.236 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.692      ;
; 37.237 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.691      ;
; 37.249 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.679      ;
; 37.249 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.679      ;
; 37.251 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.677      ;
; 37.252 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.676      ;
; 37.252 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.676      ;
; 37.253 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.675      ;
; 37.256 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.672      ;
; 37.257 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.671      ;
; 37.278 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.650      ;
; 37.318 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.610      ;
; 37.326 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.602      ;
; 37.333 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.595      ;
; 37.333 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.595      ;
; 37.334 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.594      ;
; 37.334 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.594      ;
; 37.336 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.592      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.395 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.537 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.781      ;
; 0.560 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.804      ;
; 0.606 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.612 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.617 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.859      ;
; 0.624 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.631 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.720 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.732 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.782 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.025      ;
; 0.835 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.077      ;
; 0.881 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.124      ;
; 0.883 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.893 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.896 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.904 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.148      ;
; 0.911 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.154      ;
; 0.916 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.159      ;
; 0.919 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.162      ;
; 0.935 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.178      ;
; 0.950 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.193      ;
; 0.988 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.995 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 1.000 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.243      ;
; 1.003 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 1.006 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.249      ;
; 1.010 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.253      ;
; 1.014 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 1.015 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.258      ;
; 1.015 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.258      ;
; 1.033 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.275      ;
; 1.033 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.275      ;
; 1.035 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.277      ;
; 1.035 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.277      ;
; 1.036 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.278      ;
; 1.037 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.038 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.076 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.077 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.079 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.102 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.345      ;
; 1.109 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.352      ;
; 1.114 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.357      ;
; 1.116 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.359      ;
; 1.121 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.364      ;
; 1.124 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.367      ;
; 1.142 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.385      ;
; 1.186 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.206 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.449      ;
; 1.215 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.458      ;
; 1.218 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.461      ;
; 1.223 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.466      ;
; 1.230 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.473      ;
; 1.230 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.473      ;
; 1.232 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.475      ;
; 1.233 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.475      ;
; 1.233 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.476      ;
; 1.236 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.479      ;
; 1.250 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.493      ;
; 1.280 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.523      ;
; 1.282 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.525      ;
; 1.283 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.525      ;
; 1.284 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.526      ;
; 1.286 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.528      ;
; 1.288 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.530      ;
; 1.288 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.530      ;
; 1.288 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.530      ;
; 1.290 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.290 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.532      ;
; 1.292 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.535      ;
; 1.298 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.541      ;
; 1.301 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.301 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.302 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.303 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.546      ;
; 1.306 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.549      ;
; 1.307 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.550      ;
; 1.307 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.550      ;
; 1.308 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.551      ;
; 1.310 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.310 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.314 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.315 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.558      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 19.973 ; 19.973       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.973 ; 19.973       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.026 ; 20.026       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 20.026 ; 20.026       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_BLANK_N ; CLOCK_50   ; 1.395  ; 1.258  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.262 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 0.690  ; 0.634  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.651  ; 1.584  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.338 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_BLANK_N ; CLOCK_50   ; 0.819  ; 0.686  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.762 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 0.142  ; 0.086  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.066  ; 1.001  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.836 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 38.205 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.182 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.574  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.780 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 38.205 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.743      ;
; 38.205 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.743      ;
; 38.225 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.721      ;
; 38.225 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.721      ;
; 38.262 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.686      ;
; 38.262 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.686      ;
; 38.316 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.631      ;
; 38.316 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.631      ;
; 38.318 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.629      ;
; 38.318 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.629      ;
; 38.320 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.628      ;
; 38.320 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.628      ;
; 38.353 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.594      ;
; 38.355 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.592      ;
; 38.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.592      ;
; 38.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.592      ;
; 38.358 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.589      ;
; 38.359 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.588      ;
; 38.360 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.587      ;
; 38.361 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.586      ;
; 38.366 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.581      ;
; 38.367 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.580      ;
; 38.370 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.577      ;
; 38.370 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.577      ;
; 38.373 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.572      ;
; 38.375 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.570      ;
; 38.378 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.567      ;
; 38.379 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.566      ;
; 38.380 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.565      ;
; 38.381 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.564      ;
; 38.386 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.559      ;
; 38.387 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.558      ;
; 38.393 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.554      ;
; 38.393 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.554      ;
; 38.410 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.537      ;
; 38.412 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.535      ;
; 38.415 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.532      ;
; 38.416 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.531      ;
; 38.417 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.530      ;
; 38.418 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.529      ;
; 38.423 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.524      ;
; 38.424 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.523      ;
; 38.436 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.510      ;
; 38.436 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.510      ;
; 38.448 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.498      ;
; 38.452 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.495      ;
; 38.452 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.495      ;
; 38.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.494      ;
; 38.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.494      ;
; 38.455 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.493      ;
; 38.455 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.493      ;
; 38.464 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.482      ;
; 38.466 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.480      ;
; 38.466 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.480      ;
; 38.468 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.479      ;
; 38.468 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.478      ;
; 38.469 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.477      ;
; 38.470 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.477      ;
; 38.470 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.476      ;
; 38.471 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.475      ;
; 38.471 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.475      ;
; 38.472 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.474      ;
; 38.472 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.474      ;
; 38.473 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.474      ;
; 38.473 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.473      ;
; 38.474 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.473      ;
; 38.474 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.472      ;
; 38.475 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.472      ;
; 38.476 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.471      ;
; 38.477 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.469      ;
; 38.478 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.468      ;
; 38.479 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.467      ;
; 38.480 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.466      ;
; 38.481 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.466      ;
; 38.482 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.465      ;
; 38.503 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.443      ;
; 38.504 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.442      ;
; 38.505 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.441      ;
; 38.508 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.438      ;
; 38.509 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.437      ;
; 38.511 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.435      ;
; 38.514 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.432      ;
; 38.517 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.429      ;
; 38.518 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.428      ;
; 38.520 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.426      ;
; 38.523 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.423      ;
; 38.524 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.422      ;
; 38.525 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.421      ;
; 38.526 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.420      ;
; 38.531 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.415      ;
; 38.532 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.414      ;
; 38.541 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.405      ;
; 38.542 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.404      ;
; 38.543 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.403      ;
; 38.546 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.400      ;
; 38.547 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.399      ;
; 38.548 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.398      ;
; 38.549 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.397      ;
; 38.554 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.392      ;
; 38.555 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.391      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.252 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.378      ;
; 0.263 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.297 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.421      ;
; 0.304 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.312 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.318 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.444      ;
; 0.345 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.471      ;
; 0.348 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.472      ;
; 0.381 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.507      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.527      ;
; 0.444 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.570      ;
; 0.445 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.571      ;
; 0.453 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.461 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.464 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.592      ;
; 0.467 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.593      ;
; 0.471 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.597      ;
; 0.476 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.602      ;
; 0.485 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.611      ;
; 0.496 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.622      ;
; 0.516 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.642      ;
; 0.519 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.645      ;
; 0.520 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.524 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.649      ;
; 0.524 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.649      ;
; 0.527 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.653      ;
; 0.529 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.655      ;
; 0.530 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.531 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.657      ;
; 0.540 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.666      ;
; 0.547 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.673      ;
; 0.552 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.678      ;
; 0.553 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.680      ;
; 0.554 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.681      ;
; 0.556 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.683      ;
; 0.582 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.708      ;
; 0.585 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.711      ;
; 0.585 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.711      ;
; 0.594 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.720      ;
; 0.596 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.722      ;
; 0.602 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.728      ;
; 0.603 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.729      ;
; 0.604 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.728      ;
; 0.604 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.731      ;
; 0.605 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.732      ;
; 0.607 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.734      ;
; 0.610 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.735      ;
; 0.616 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.742      ;
; 0.633 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.760      ;
; 0.634 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.761      ;
; 0.636 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.763      ;
; 0.640 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.766      ;
; 0.642 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.768      ;
; 0.643 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.769      ;
; 0.643 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.769      ;
; 0.644 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.770      ;
; 0.644 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.771      ;
; 0.644 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.771      ;
; 0.645 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.772      ;
; 0.646 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.773      ;
; 0.647 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.774      ;
; 0.648 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.775      ;
; 0.648 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.774      ;
; 0.649 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.776      ;
; 0.649 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.776      ;
; 0.658 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.784      ;
; 0.659 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.785      ;
; 0.662 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.787      ;
; 0.665 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.789      ;
; 0.667 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.794      ;
; 0.667 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.794      ;
; 0.668 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.794      ;
; 0.669 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.796      ;
; 0.669 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.795      ;
; 0.669 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.795      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_BLANK_N ; CLOCK_50   ; -0.585 ; -0.508 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.403 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -0.949 ; -0.907 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.406 ; -0.286 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.371 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_BLANK_N ; CLOCK_50   ; -0.911 ; -0.838 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.689 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -1.262 ; -1.221 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.738 ; -0.622 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.659 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; 36.354 ; 0.182 ; N/A      ; N/A     ; 9.574               ;
;  CLOCK_50                        ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  PLL|altpll_component|pll|clk[0] ; 36.354 ; 0.182 ; N/A      ; N/A     ; 19.711              ;
; Design-wide TNS                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_BLANK_N ; CLOCK_50   ; 1.744  ; 1.669  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.020 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.014  ; 0.970  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.051  ; 2.028  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_BLANK_N ; CLOCK_50   ; -0.911 ; -0.838 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.689 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -1.262 ; -1.221 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.738 ; -0.622 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.659 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 436      ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 436      ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 07 16:23:03 2019
Info: Command: quartus_sta vga_top -c vga_top
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -divide_by 2 -phase -27.00 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.354         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.402         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.891         0.000 CLOCK_50 
    Info (332119):    19.711         0.000 PLL|altpll_component|pll|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.625
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.625         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.354         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.887         0.000 CLOCK_50 
    Info (332119):    19.711         0.000 PLL|altpll_component|pll|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.205         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.182         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.574         0.000 CLOCK_50 
    Info (332119):    19.780         0.000 PLL|altpll_component|pll|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 334 megabytes
    Info: Processing ended: Tue May 07 16:23:08 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


