/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [32:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [12:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = celloutsig_0_14z ? celloutsig_0_22z[5] : celloutsig_0_6z;
  assign celloutsig_1_2z = in_data[120] ? celloutsig_1_1z[0] : celloutsig_1_1z[8];
  assign celloutsig_1_6z = celloutsig_1_5z[4] ? celloutsig_1_4z[0] : celloutsig_1_1z[9];
  assign celloutsig_1_11z = celloutsig_1_4z[0] ? celloutsig_1_0z[6] : celloutsig_1_2z;
  assign celloutsig_0_10z = celloutsig_0_4z[1] ? celloutsig_0_6z : celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_3z ? celloutsig_0_16z[5] : celloutsig_0_7z[7];
  assign celloutsig_1_3z = ~(in_data[102] & celloutsig_1_1z[1]);
  assign celloutsig_1_13z = ~(celloutsig_1_6z & celloutsig_1_11z);
  assign celloutsig_0_3z = !(in_data[63] ? celloutsig_0_2z[3] : in_data[90]);
  assign celloutsig_1_7z = ~celloutsig_1_6z;
  assign celloutsig_1_18z = ~celloutsig_1_14z[5];
  assign celloutsig_0_11z = ~celloutsig_0_0z;
  assign celloutsig_0_29z = ~celloutsig_0_4z[2];
  assign celloutsig_0_21z = ~((celloutsig_0_12z | celloutsig_0_2z[2]) & (in_data[32] | celloutsig_0_2z[2]));
  assign celloutsig_0_27z = ~((celloutsig_0_7z[5] | celloutsig_0_2z[0]) & (celloutsig_0_12z | celloutsig_0_20z[10]));
  assign celloutsig_0_6z = ~(in_data[63] ^ in_data[37]);
  assign celloutsig_1_19z = { celloutsig_1_0z[10:2], celloutsig_1_6z, celloutsig_1_4z } & { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_12z = { in_data[16:11], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z } == { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[34:15] === in_data[41:22];
  assign celloutsig_1_9z = { celloutsig_1_4z[0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z } === { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_4z[9:4], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z } < in_data[36:9];
  assign celloutsig_0_31z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_29z } * { celloutsig_0_4z[6:4], celloutsig_0_27z };
  assign celloutsig_0_19z = { celloutsig_0_13z[7:6], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_6z } * { celloutsig_0_18z[5:4], celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_22z = in_data[60:28] * { celloutsig_0_15z[9:3], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_24z = celloutsig_0_4z[10:4] * celloutsig_0_22z[7:1];
  assign celloutsig_0_4z = celloutsig_0_1z[7] ? { in_data[59:55], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } : { celloutsig_0_1z[10:8], 1'h0, celloutsig_0_1z[6:0] };
  assign celloutsig_0_5z = in_data[71] ? celloutsig_0_4z[6:4] : { celloutsig_0_2z[3:2], celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z[1] ? in_data[146:137] : in_data[157:148];
  assign celloutsig_1_14z = - { celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_1z = - in_data[57:47];
  assign celloutsig_0_2z = - { in_data[62], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_13z[6], celloutsig_0_4z } !== { celloutsig_0_1z[8:0], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_18z = ~ celloutsig_0_7z;
  assign celloutsig_0_37z = { celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_17z } >> celloutsig_0_15z[8:3];
  assign celloutsig_0_7z = { in_data[80:75], celloutsig_0_5z } >> { celloutsig_0_4z[3:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[141:131] << in_data[144:134];
  assign celloutsig_1_4z = in_data[122:120] >> { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_20z = { in_data[65:64], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_0z } >> { celloutsig_0_1z[2:0], celloutsig_0_4z };
  assign celloutsig_0_51z = { celloutsig_0_4z[9], celloutsig_0_30z, celloutsig_0_37z, celloutsig_0_6z } <<< { celloutsig_0_1z[8:5], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_1z[7:3], celloutsig_1_2z } <<< { celloutsig_1_0z[3:1], celloutsig_1_4z };
  assign celloutsig_0_15z = { celloutsig_0_4z[10:9], celloutsig_0_13z, celloutsig_0_14z } <<< { in_data[21:12], celloutsig_0_6z };
  assign celloutsig_0_30z = in_data[79:75] <<< celloutsig_0_7z[8:4];
  assign celloutsig_0_16z = { celloutsig_0_1z[8:1], celloutsig_0_6z } >>> { celloutsig_0_2z[2:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_13z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_13z = celloutsig_0_7z[8:1];
  assign { out_data[128], out_data[108:96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
