# 2x1-mux-verilog
2x1 Multiplexer implementation in Verilog HDL with testbench and simulation
