//--------------------------------------------------------------------------------
// 
//                  STMicroelectronics NOIDA
// 
//                            LIBRARY GROUP
// 
//--------------------------------------------------------------------------------
// 
//--------------------------------------------------------------------------------
// 
//              Verilog models for the C28SOI_SC_12_PR_LR.CMOS028SOI
//                    (C28SOI_SC_12_PR_LR   release 2.0.0)
// 
//
//--------------------------------------------------------------------------------
// 
//Date            : Tue Apr  9 11:55:03 2013
// 
//Copyright       : STMicroelectronics N.V. 2013
//                  All rights reserved. Reproduction
//                  in whole or part is prohibited
//                  without the written consent of the
//                  copyright holder.
// 
//Address         : STMicroelectronics
//                  Plot No -1
//                  Knowledge park-III
//                  Greater Noida (INDIA)
//                  FTM-CCDS
//
//--------------------------------------------------------------------------------
//STMicroelectronics RESERVES THE RIGHTS TO MAKE CHANGES WITHOUT 
//NOTICE AT ANY TIME. STMicroelectronics MAKES NO WARRANTY,
//EXPRESSED, IMPLIED OR STATUTARY, INCLUDING BUT NOT LIMITED TO ANY IMPLIED
//WARRANTY OR MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE,
//OR THAT THE USE WILL NOT INFRINGE ANY THIRD PARTY PATENT,
//COPYRIGHT OR TRADEMARK. STMicroelectronics SHALL NOT BE LIABLE 
//FOR ANY LOSS OR DAMAGE ARISING FROM THE USE OF ITS LIBRARIES OR
//SOFTWARE.
//--------------------------------------------------------------------------------

// Verilog model view for C12T28SOI_LREGLV_DECAPXT12
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LREGLV_DECAPXT12

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LREGLV_DECAPXT12 ();

endmodule // C12T28SOI_LREGLV_DECAPXT12

`endcelldefine

// Verilog model view for C12T28SOI_LREGLV_DECAPXT16
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LREGLV_DECAPXT16

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LREGLV_DECAPXT16 ();

endmodule // C12T28SOI_LREGLV_DECAPXT16

`endcelldefine

// Verilog model view for C12T28SOI_LREGLV_DECAPXT32
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LREGLV_DECAPXT32

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LREGLV_DECAPXT32 ();

endmodule // C12T28SOI_LREGLV_DECAPXT32

`endcelldefine

// Verilog model view for C12T28SOI_LREGLV_DECAPXT64
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LREGLV_DECAPXT64

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LREGLV_DECAPXT64 ();

endmodule // C12T28SOI_LREGLV_DECAPXT64

`endcelldefine

// Verilog model view for C12T28SOI_LREGLV_DECAPXT9
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LREGLV_DECAPXT9

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LREGLV_DECAPXT9 ();

endmodule // C12T28SOI_LREGLV_DECAPXT9

`endcelldefine

// Verilog model view for C12T28SOI_LR_ANTPROT3
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_ANTPROT3

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

module C12T28SOI_LR_ANTPROT3 (MINUS);

    input MINUS;
    buf u1 (dummy,MINUS);

endmodule // C12T28SOI_LR_ANTPROT3

`endcelldefine

// Verilog model view for C12T28SOI_LR_ANTPROT4
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_ANTPROT4

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

module C12T28SOI_LR_ANTPROT4 (MINUS);

    input MINUS;
    buf u1 (dummy,MINUS);

endmodule // C12T28SOI_LR_ANTPROT4

`endcelldefine

// Verilog model view for C12T28SOI_LR_DECAPXT16
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DECAPXT16

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_DECAPXT16 ();

endmodule // C12T28SOI_LR_DECAPXT16

`endcelldefine

// Verilog model view for C12T28SOI_LR_DECAPXT32
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DECAPXT32

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_DECAPXT32 ();

endmodule // C12T28SOI_LR_DECAPXT32

`endcelldefine

// Verilog model view for C12T28SOI_LR_DECAPXT4
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DECAPXT4

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_DECAPXT4 ();

endmodule // C12T28SOI_LR_DECAPXT4

`endcelldefine

// Verilog model view for C12T28SOI_LR_DECAPXT64
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DECAPXT64

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_DECAPXT64 ();

endmodule // C12T28SOI_LR_DECAPXT64

`endcelldefine

// Verilog model view for C12T28SOI_LR_DECAPXT8
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DECAPXT8

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_DECAPXT8 ();

endmodule // C12T28SOI_LR_DECAPXT8

`endcelldefine

// Verilog model view for C12T28SOI_LRF_DECAPXT16
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRF_DECAPXT16

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LRF_DECAPXT16 ();

endmodule // C12T28SOI_LRF_DECAPXT16

`endcelldefine

// Verilog model view for C12T28SOI_LRF_DECAPXT32
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRF_DECAPXT32

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LRF_DECAPXT32 ();

endmodule // C12T28SOI_LRF_DECAPXT32

`endcelldefine

// Verilog model view for C12T28SOI_LRF_DECAPXT4
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRF_DECAPXT4

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LRF_DECAPXT4 ();

endmodule // C12T28SOI_LRF_DECAPXT4

`endcelldefine

// Verilog model view for C12T28SOI_LRF_DECAPXT64
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRF_DECAPXT64

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LRF_DECAPXT64 ();

endmodule // C12T28SOI_LRF_DECAPXT64

`endcelldefine

// Verilog model view for C12T28SOI_LRF_DECAPXT8
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRF_DECAPXT8

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LRF_DECAPXT8 ();

endmodule // C12T28SOI_LRF_DECAPXT8

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERPFOP16
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERPFOP16

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERPFOP16 ();

endmodule // C12T28SOI_LR_FILLERPFOP16

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERPFOP2
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERPFOP2

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERPFOP2 ();

endmodule // C12T28SOI_LR_FILLERPFOP2

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERPFOP32
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERPFOP32

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERPFOP32 ();

endmodule // C12T28SOI_LR_FILLERPFOP32

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERPFOP4
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERPFOP4

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERPFOP4 ();

endmodule // C12T28SOI_LR_FILLERPFOP4

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERPFOP64
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERPFOP64

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERPFOP64 ();

endmodule // C12T28SOI_LR_FILLERPFOP64

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERPFOP8
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERPFOP8

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERPFOP8 ();

endmodule // C12T28SOI_LR_FILLERPFOP8

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERFLPCHKAE16
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERFLPCHKAE16

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERFLPCHKAE16 ();

endmodule // C12T28SOI_LR_FILLERFLPCHKAE16

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERFLPCHKAE2
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERFLPCHKAE2

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERFLPCHKAE2 ();

endmodule // C12T28SOI_LR_FILLERFLPCHKAE2

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERFLPCHKAE32
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERFLPCHKAE32

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERFLPCHKAE32 ();

endmodule // C12T28SOI_LR_FILLERFLPCHKAE32

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERFLPCHKAE4
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERFLPCHKAE4

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERFLPCHKAE4 ();

endmodule // C12T28SOI_LR_FILLERFLPCHKAE4

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERFLPCHKAE64
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERFLPCHKAE64

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERFLPCHKAE64 ();

endmodule // C12T28SOI_LR_FILLERFLPCHKAE64

`endcelldefine

// Verilog model view for C12T28SOI_LR_FILLERFLPCHKAE8
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FILLERFLPCHKAE8

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif


module C12T28SOI_LR_FILLERFLPCHKAE8 ();

endmodule // C12T28SOI_LR_FILLERFLPCHKAE8

`endcelldefine

