
****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir  "../../.."
## set ad_phdl_dir "../../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/projects/scripts/adi_project.tcl
## variable p_board
## variable p_device
## variable sys_zynq
## variable p_prcfg_init
## variable p_prcfg_list
## variable p_prcfg_status
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2014.4"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## proc adi_project_create {project_name {mode 0}} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   set p_device "none"
##   set p_board "none"
##   set sys_zynq 0
## 
##   if [regexp "_ac701$" $project_name] {
##     set p_device "xc7a200tfbg676-2"
##     set p_board "xilinx.com:artix7:ac701:1.0"
##     set sys_zynq 0
##   }
##   if [regexp "_kc705$" $project_name] {
##     set p_device "xc7k325tffg900-2"
##     set p_board "xilinx.com:kintex7:kc705:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_vc707$" $project_name] {
##     set p_device "xc7vx485tffg1761-2"
##     set p_board "xilinx.com:virtex7:vc707:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set p_device "xcku040-ffva1156-2-e"
##     set p_board "not-applicable"
##     set sys_zynq 0
##   }
##   if [regexp "_zed$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "em.avnet.com:zynq:zed:d"
##     set sys_zynq 1
##   }
##   if [regexp "_zc702$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "xilinx.com:zynq:zc702:1.0"
##     set sys_zynq 1
##   }
##   if [regexp "_zc706$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "xilinx.com:zc706:part0:1.0"
##     set sys_zynq 1
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_rfsom$" $project_name] {
##     set p_device "xc7z035ifbg676-2L"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
## 
##   if {!$IGNORE_VERSION_CHECK && [string compare [version -short] $REQUIRED_VIVADO_VERSION] != 0} {
##     return -code error [format "ERROR: This project requires Vivado %s." $REQUIRED_VIVADO_VERSION]
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   set_msg_config -id {BD 41-1348} -new_severity info
##   set_msg_config -id {BD 41-1343} -new_severity info
##   set_msg_config -id {BD 41-1306} -new_severity info
##   set_msg_config -id {IP_Flow 19-1687} -new_severity info
##   set_msg_config -id {filemgmt 20-1763} -new_severity info
##   set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity error
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## }
## proc adi_project_files {project_name project_files} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
## 
##   add_files -norecurse -fileset sources_1 $project_files
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global p_board
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   set_property constrs_type XDC [current_fileset -constrset]
## 
##   launch_runs synth_1
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
##   set_property STRATEGY "Performance_Explore" [get_runs impl_1]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   file mkdir $project_name.sdk
##   file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## variable sys_cpu_interconnect_index
## variable sys_hp0_interconnect_index
## variable sys_hp1_interconnect_index
## variable sys_hp2_interconnect_index
## variable sys_hp3_interconnect_index
## variable sys_mem_interconnect_index
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect {p_name_1 p_name_2} {
## 
##   if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
##     set p_size 1
##     set p_msb [get_property left [get_bd_pins $p_name_1]]
##     set p_lsb [get_property right [get_bd_pins $p_name_1]]
##     if {($p_msb ne "") && ($p_lsb ne "")} {
##       set p_size [expr (($p_msb + 1) - $p_lsb)]
##     }
##     set p_cell_name [regsub -all {/} $p_name_1 "_"]
##     set p_cell_name "${p_cell_name}_${p_name_2}"
##     if {$p_name_2 eq "VCC"} {
##       set p_value -1
##     } else {
##       set p_value 0
##     }
##     puts "create_bd_cell(xlconstant) size($p_size) value($p_value) name($p_cell_name)"
##     create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 $p_cell_name
##     set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
##     set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
##     puts "connect_bd_net $p_cell_name/dout $p_name_1"
##     connect_bd_net [get_bd_pins $p_cell_name/dout] [get_bd_pins $p_name_1]
##     return
##   }
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {$m_name_1 eq ""} {
##     if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
##       puts "create_bd_intf_net $p_name_1"
##       create_bd_intf_net $p_name_1
##     }
##     if {[get_property CLASS $m_name_2] eq "bd_pin"} {
##       puts "create_bd_net $p_name_1"
##       create_bd_net $p_name_1
##     }
##     set m_name_1 [ad_connect_type $p_name_1]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     puts "connect_bd_intf_net $m_name_1 $m_name_2"
##     connect_bd_intf_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     puts "connect_bd_net $m_name_1 $m_name_2"
##     connect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     puts "connect_bd_net -net $m_name_1 $m_name_2"
##     connect_bd_net -net $m_name_1 $m_name_2
##     return
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
## 
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
##   }
## 
##   if {$p_sel eq "HP0"} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {$p_sel eq "HP1"} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {$p_sel eq "HP2"} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {$p_sel eq "HP3"} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name "/"] end end]
##   set p_cell_name [lrange [split $p_name "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect sys_cpu_resetn $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect sys_cpu_resetn $m_interconnect_cell/M00_ARESETN
##     ad_connect $p_clk $m_interconnect_cell/M00_ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     ad_connect sys_cpu_resetn $m_interconnect_cell/${i_str}_ARESETN
##     ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##     assign_bd_address $m_addr_seg
##   }
## 
##   if {$m_interconnect_index == 3} {
##     set_property CONFIG.STRATEGY {2} $m_interconnect_cell
##   }
## 
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## }
## proc ad_cpu_interconnect {p_address p_name} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
##     create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_cpu_interconnect
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     } else {
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##   }
## 
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   } else {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
##   set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
##     -of_objects [get_bd_cells $p_name]]
##   set p_intf_name [lrange [split $p_intf "/"] end end]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_name]]
##   set p_intf_reset [get_bd_pins -filter "TYPE == rst && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_name]]
##   if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##     set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##     if {$p_intf_reset ne ""} {
##       set p_intf_reset [get_bd_pins $p_name/$p_intf_reset]
##     }
##   }
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of_objects [get_bd_cells $p_name]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 1} {
##     set p_index [regsub -all {[^0-9]} $p_ps_index ""]
##   } else {
##     set p_index [regsub -all {[^0-9]} $p_mb_index ""]
##   }
## 
##   set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]] 
##   set p_pin [find_bd_objs -relation connected_to [get_bd_pins sys_concat_intc/In$p_index]]
## 
##   puts "delete_bd_objs $p_net $p_pin"
##   delete_bd_objs $p_net $p_pin
##   ad_connect sys_concat_intc/In$p_index $p_name
## }
# adi_project_create adv7511_zed
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
INFO: [Board 49-50] Migrating old board value em.avnet.com:zynq:zed:d to new board_part em.avnet.com:zed:1.1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/stefan/Xilinx/Vivado/2014.4/data/ip'.
Wrote  : </home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_fmc
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### create_bd_port -dir O hdmi_out_clk
### create_bd_port -dir O hdmi_hsync
### create_bd_port -dir O hdmi_vsync
### create_bd_port -dir O hdmi_data_e
### create_bd_port -dir O -from 15 -to 0 hdmi_data
### create_bd_port -dir O -type clk i2s_mclk
### create_bd_intf_port -mode Master -vlnv analog.com:interface:i2s_rtl:1.0 i2s
### create_bd_port -dir I -from 1 -to 0 iic_mux_scl_i
### create_bd_port -dir O -from 1 -to 0 iic_mux_scl_o
### create_bd_port -dir O iic_mux_scl_t
### create_bd_port -dir I -from 1 -to 0 iic_mux_sda_i
### create_bd_port -dir O -from 1 -to 0 iic_mux_sda_o
### create_bd_port -dir O iic_mux_sda_t
### create_bd_port -dir I otg_vbusoc
### create_bd_port -dir O spdif
### create_bd_port -dir I -type intr ps_intr_00
### create_bd_port -dir I -type intr ps_intr_01
### create_bd_port -dir I -type intr ps_intr_02
### create_bd_port -dir I -type intr ps_intr_03
### create_bd_port -dir I -type intr ps_intr_04
### create_bd_port -dir I -type intr ps_intr_05
### create_bd_port -dir I -type intr ps_intr_06
### create_bd_port -dir I -type intr ps_intr_07
### create_bd_port -dir I -type intr ps_intr_08
### create_bd_port -dir I -type intr ps_intr_09
### create_bd_port -dir I -type intr ps_intr_10
### create_bd_port -dir I -type intr ps_intr_12
### create_bd_port -dir I -type intr ps_intr_13
### set sys_ps7  [create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 sys_ps7]
### set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {ZedBoard}] $sys_ps7
INFO: [PS7-1] Applying Board Preset ZedBoard...
### set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_RST1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {64}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA1 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA2 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_IRQ_F2P_MODE {REVERSE}] $sys_ps7
### set_property -dict [list CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_SPI0_SPI0_IO {EMIO}] $sys_ps7
### set_property -dict [list CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_SPI1_SPI1_IO {EMIO}] $sys_ps7
### set axi_iic_main [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_main]
### set_property -dict [list CONFIG.USE_BOARD_FLOW {true} ] $axi_iic_main
### set_property -dict [list CONFIG.IIC_BOARD_INTERFACE {Custom}] $axi_iic_main
### set sys_i2c_mixer [create_bd_cell -type ip -vlnv analog.com:user:util_i2c_mixer:1.0 sys_i2c_mixer]
### set sys_concat_intc [create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 sys_concat_intc]
### set_property -dict [list CONFIG.NUM_PORTS {16}] $sys_concat_intc
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
### set sys_rstgen [create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 sys_rstgen]
### set_property -dict [list CONFIG.C_EXT_RST_WIDTH {1}] $sys_rstgen
### set sys_logic_inv [create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 sys_logic_inv]
### set_property -dict [list CONFIG.C_SIZE {1}] $sys_logic_inv
### set_property -dict [list CONFIG.C_OPERATION {not}] $sys_logic_inv
### set axi_hdmi_clkgen [create_bd_cell -type ip -vlnv analog.com:user:axi_clkgen:1.0 axi_hdmi_clkgen]
### set axi_hdmi_core [create_bd_cell -type ip -vlnv analog.com:user:axi_hdmi_tx:1.0 axi_hdmi_core]
### set axi_hdmi_dma [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_hdmi_dma]
### set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {64}] $axi_hdmi_dma
### set_property -dict [list CONFIG.c_use_mm2s_fsync {1}] $axi_hdmi_dma
### set_property -dict [list CONFIG.c_include_s2mm {0}] $axi_hdmi_dma
### set sys_audio_clkgen [create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 sys_audio_clkgen]
### set_property -dict [list CONFIG.PRIM_IN_FREQ {200.000}] $sys_audio_clkgen
### set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288}] $sys_audio_clkgen
### set_property -dict [list CONFIG.USE_LOCKED {false}] $sys_audio_clkgen
### set_property -dict [list CONFIG.USE_RESET {true} CONFIG.RESET_TYPE {ACTIVE_LOW}] $sys_audio_clkgen
### set axi_spdif_tx_core [create_bd_cell -type ip -vlnv analog.com:user:axi_spdif_tx:1.0 axi_spdif_tx_core]
### set_property -dict [list CONFIG.C_DMA_TYPE {1}] $axi_spdif_tx_core
### set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {16}] $axi_spdif_tx_core
### set axi_i2s_adi [create_bd_cell -type ip -vlnv analog.com:user:axi_i2s_adi:1.0 axi_i2s_adi]
### set_property -dict [list CONFIG.C_DMA_TYPE {1}] $axi_i2s_adi
### set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {16}] $axi_i2s_adi
### set axi_iic_fmc [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_fmc]
### ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
create_bd_net sys_cpu_clk
connect_bd_net -net /sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect  sys_200m_clk sys_ps7/FCLK_CLK1
create_bd_net sys_200m_clk
connect_bd_net -net /sys_200m_clk /sys_ps7/FCLK_CLK1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
create_bd_net sys_cpu_reset
connect_bd_net -net /sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
create_bd_net sys_cpu_resetn
connect_bd_net -net /sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect  ddr       sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect  gpio_i    sys_ps7/GPIO_I
connect_bd_net /gpio_i /sys_ps7/GPIO_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_o    sys_ps7/GPIO_O
connect_bd_net /gpio_o /sys_ps7/GPIO_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_t    sys_ps7/GPIO_T
connect_bd_net /gpio_t /sys_ps7/GPIO_T
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  fixed_io  sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect  iic_fmc   axi_iic_fmc/iic
connect_bd_intf_net /iic_fmc /axi_iic_fmc/IIC
### ad_connect  sys_200m_clk axi_hdmi_clkgen/clk
connect_bd_net -net /sys_200m_clk /axi_hdmi_clkgen/clk
### ad_connect  axi_iic_main/IIC sys_i2c_mixer/upstream
connect_bd_intf_net /axi_iic_main/IIC /sys_i2c_mixer/upstream
### ad_connect  iic_mux_scl_i   sys_i2c_mixer/downstream_scl_i
connect_bd_net /iic_mux_scl_i /sys_i2c_mixer/downstream_scl_I
### ad_connect  iic_mux_scl_o   sys_i2c_mixer/downstream_scl_o
connect_bd_net /iic_mux_scl_o /sys_i2c_mixer/downstream_scl_O
### ad_connect  iic_mux_scl_t   sys_i2c_mixer/downstream_scl_t
connect_bd_net /iic_mux_scl_t /sys_i2c_mixer/downstream_scl_T
### ad_connect  iic_mux_sda_i   sys_i2c_mixer/downstream_sda_i
connect_bd_net /iic_mux_sda_i /sys_i2c_mixer/downstream_sda_I
### ad_connect  iic_mux_sda_o   sys_i2c_mixer/downstream_sda_o
connect_bd_net /iic_mux_sda_o /sys_i2c_mixer/downstream_sda_O
### ad_connect  iic_mux_sda_t   sys_i2c_mixer/downstream_sda_t
connect_bd_net /iic_mux_sda_t /sys_i2c_mixer/downstream_sda_T
### ad_connect  sys_logic_inv/Res sys_ps7/USB0_VBUS_PWRFAULT
connect_bd_net /sys_logic_inv/Res /sys_ps7/USB0_VBUS_PWRFAULT
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/USB0_VBUS_PWRFAULT is being overridden by the user. This pin will not be connected as a part of interface connection USBIND_0
### ad_connect  otg_vbusoc  sys_logic_inv/Op1
connect_bd_net /otg_vbusoc /sys_logic_inv/Op1
### ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS2_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS1_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi1_csn_2_o sys_ps7/SPI1_SS2_O
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS2_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_1_o sys_ps7/SPI1_SS1_O
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS1_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_0_o sys_ps7/SPI1_SS_O
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_i sys_ps7/SPI1_SS_I
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_clk_i sys_ps7/SPI1_SCLK_I
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_clk_o sys_ps7/SPI1_SCLK_O
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdo_i sys_ps7/SPI1_MOSI_I
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdo_o sys_ps7/SPI1_MOSI_O
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdi_i sys_ps7/SPI1_MISO_I
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_cpu_clk   axi_hdmi_core/m_axis_mm2s_clk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/m_axis_mm2s_clk
### ad_connect  sys_cpu_clk   axi_hdmi_dma/s_axi_lite_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/s_axi_lite_aclk
### ad_connect  sys_cpu_clk   axi_hdmi_dma/m_axi_mm2s_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_axi_mm2s_aclk
### ad_connect  sys_cpu_clk   axi_hdmi_dma/m_axis_mm2s_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_axis_mm2s_aclk
### ad_connect  axi_hdmi_core/hdmi_clk             axi_hdmi_clkgen/clk_0
connect_bd_net /axi_hdmi_core/hdmi_clk /axi_hdmi_clkgen/clk_0
### ad_connect  axi_hdmi_core/hdmi_out_clk         hdmi_out_clk
connect_bd_net /axi_hdmi_core/hdmi_out_clk /hdmi_out_clk
### ad_connect  axi_hdmi_core/hdmi_16_hsync        hdmi_hsync
connect_bd_net /axi_hdmi_core/hdmi_16_hsync /hdmi_hsync
### ad_connect  axi_hdmi_core/hdmi_16_vsync        hdmi_vsync
connect_bd_net /axi_hdmi_core/hdmi_16_vsync /hdmi_vsync
### ad_connect  axi_hdmi_core/hdmi_16_data_e       hdmi_data_e
connect_bd_net /axi_hdmi_core/hdmi_16_data_e /hdmi_data_e
### ad_connect  axi_hdmi_core/hdmi_16_data         hdmi_data
connect_bd_net /axi_hdmi_core/hdmi_16_data /hdmi_data
### ad_connect  axi_hdmi_core/M_AXIS_MM2S          axi_hdmi_dma/m_axis_mm2s
connect_bd_intf_net /axi_hdmi_core/m_axis_mm2s /axi_hdmi_dma/M_AXIS_MM2S
### ad_connect  axi_hdmi_core/m_axis_mm2s_fsync    axi_hdmi_dma/mm2s_fsync
connect_bd_net /axi_hdmi_core/m_axis_mm2s_fsync /axi_hdmi_dma/mm2s_fsync
### ad_connect  axi_hdmi_core/m_axis_mm2s_fsync    axi_hdmi_core/m_axis_mm2s_fsync_ret
connect_bd_net /axi_hdmi_core/m_axis_mm2s_fsync /axi_hdmi_core/m_axis_mm2s_fsync_ret
### ad_connect  sys_cpu_clk   axi_spdif_tx_core/DMA_REQ_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/DMA_REQ_ACLK
### ad_connect  sys_cpu_clk   sys_ps7/DMA0_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA0_ACLK
### ad_connect  sys_ps7/DMA0_REQ  axi_spdif_tx_core/DMA_REQ
connect_bd_intf_net /sys_ps7/DMA0_REQ /axi_spdif_tx_core/DMA_REQ
### ad_connect  sys_ps7/DMA0_ACK  axi_spdif_tx_core/DMA_ACK
connect_bd_intf_net /sys_ps7/DMA0_ACK /axi_spdif_tx_core/DMA_ACK
### ad_connect  sys_cpu_resetn    axi_spdif_tx_core/DMA_REQ_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/DMA_REQ_RSTN
### ad_connect  sys_200m_clk      sys_audio_clkgen/clk_in1
connect_bd_net -net /sys_200m_clk /sys_audio_clkgen/clk_in1
### ad_connect  sys_cpu_resetn    sys_audio_clkgen/resetn
connect_bd_net -net /sys_cpu_resetn /sys_audio_clkgen/resetn
### ad_connect  sys_audio_clkgen/clk_out1 axi_spdif_tx_core/spdif_data_clk
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_spdif_tx_core/spdif_data_clk
### ad_connect  spdif             axi_spdif_tx_core/spdif_tx_o
connect_bd_net /spdif /axi_spdif_tx_core/spdif_tx_o
### ad_connect  sys_cpu_clk axi_i2s_adi/DMA_REQ_RX_ACLK
connect_bd_net -net /sys_cpu_clk /axi_i2s_adi/DMA_REQ_RX_ACLK
### ad_connect  sys_cpu_clk axi_i2s_adi/DMA_REQ_TX_ACLK
connect_bd_net -net /sys_cpu_clk /axi_i2s_adi/DMA_REQ_TX_ACLK
### ad_connect  sys_cpu_clk sys_ps7/DMA1_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA1_ACLK
### ad_connect  sys_cpu_clk sys_ps7/DMA2_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA2_ACLK
### ad_connect  sys_audio_clkgen/clk_out1   i2s_mclk
connect_bd_net /sys_audio_clkgen/clk_out1 /i2s_mclk
### ad_connect  sys_audio_clkgen/clk_out1   axi_i2s_adi/DATA_CLK_I
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_i2s_adi/DATA_CLK_I
### ad_connect  i2s axi_i2s_adi/I2S
connect_bd_intf_net /i2s /axi_i2s_adi/I2S
### ad_connect  sys_ps7/DMA1_REQ   axi_i2s_adi/DMA_REQ_TX
connect_bd_intf_net /sys_ps7/DMA1_REQ /axi_i2s_adi/DMA_REQ_TX
### ad_connect  sys_ps7/DMA1_ACK   axi_i2s_adi/DMA_ACK_TX
connect_bd_intf_net /sys_ps7/DMA1_ACK /axi_i2s_adi/DMA_ACK_TX
### ad_connect  sys_cpu_resetn     axi_i2s_adi/DMA_REQ_TX_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_i2s_adi/DMA_REQ_TX_RSTN
### ad_connect  sys_ps7/DMA2_REQ   axi_i2s_adi/DMA_REQ_RX
connect_bd_intf_net /sys_ps7/DMA2_REQ /axi_i2s_adi/DMA_REQ_RX
### ad_connect  sys_ps7/DMA2_ACK   axi_i2s_adi/DMA_ACK_RX
connect_bd_intf_net /sys_ps7/DMA2_ACK /axi_i2s_adi/DMA_ACK_RX
### ad_connect  sys_cpu_resetn     axi_i2s_adi/DMA_REQ_RX_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_i2s_adi/DMA_REQ_RX_RSTN
### ad_connect  sys_concat_intc/dout  sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect  sys_concat_intc/In15  axi_hdmi_dma/mm2s_introut
connect_bd_net /sys_concat_intc/In15 /axi_hdmi_dma/mm2s_introut
### ad_connect  sys_concat_intc/In14  axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In14 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In13  ps_intr_13
connect_bd_net /sys_concat_intc/In13 /ps_intr_13
### ad_connect  sys_concat_intc/In12  ps_intr_12
connect_bd_net /sys_concat_intc/In12 /ps_intr_12
### ad_connect  sys_concat_intc/In11  axi_iic_fmc/iic2intc_irpt
connect_bd_net /sys_concat_intc/In11 /axi_iic_fmc/iic2intc_irpt
### ad_connect  sys_concat_intc/In10  ps_intr_10
connect_bd_net /sys_concat_intc/In10 /ps_intr_10
### ad_connect  sys_concat_intc/In9   ps_intr_09
connect_bd_net /sys_concat_intc/In9 /ps_intr_09
### ad_connect  sys_concat_intc/In8   ps_intr_08
connect_bd_net /sys_concat_intc/In8 /ps_intr_08
### ad_connect  sys_concat_intc/In7   ps_intr_07
connect_bd_net /sys_concat_intc/In7 /ps_intr_07
### ad_connect  sys_concat_intc/In6   ps_intr_06
connect_bd_net /sys_concat_intc/In6 /ps_intr_06
### ad_connect  sys_concat_intc/In5   ps_intr_05
connect_bd_net /sys_concat_intc/In5 /ps_intr_05
### ad_connect  sys_concat_intc/In4   ps_intr_04
connect_bd_net /sys_concat_intc/In4 /ps_intr_04
### ad_connect  sys_concat_intc/In3   ps_intr_03
connect_bd_net /sys_concat_intc/In3 /ps_intr_03
### ad_connect  sys_concat_intc/In2   ps_intr_02
connect_bd_net /sys_concat_intc/In2 /ps_intr_02
### ad_connect  sys_concat_intc/In1   ps_intr_01
connect_bd_net /sys_concat_intc/In1 /ps_intr_01
### ad_connect  sys_concat_intc/In0   ps_intr_00
connect_bd_net /sys_concat_intc/In0 /ps_intr_00
### ad_cpu_interconnect 0x41600000 axi_iic_main
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1041.812 ; gain = 42.887 ; free physical = 6637 ; free virtual = 15639
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_iic_main/S_AXI
### ad_cpu_interconnect 0x79000000 axi_hdmi_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_clk /axi_hdmi_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_hdmi_clkgen/s_axi
### ad_cpu_interconnect 0x43000000 axi_hdmi_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/axi_resetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_hdmi_dma/S_AXI_LITE
### ad_cpu_interconnect 0x70e00000 axi_hdmi_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_hdmi_core/s_axi
### ad_cpu_interconnect 0x75c00000 axi_spdif_tx_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/S_AXI_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/S_AXI_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_spdif_tx_core/S_AXI
### ad_cpu_interconnect 0x77600000 axi_i2s_adi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_clk /axi_i2s_adi/S_AXI_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_i2s_adi/S_AXI_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_i2s_adi/S_AXI
### ad_cpu_interconnect 0x41620000 axi_iic_fmc
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_clk /axi_iic_fmc/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_iic_fmc/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_iic_fmc/S_AXI
### ad_mem_hp0_interconnect sys_cpu_clk sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/ACLK
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/M00_ACLK
connect_bd_intf_net /axi_hp0_interconnect/M00_AXI /sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP0_ACLK
### ad_mem_hp0_interconnect sys_cpu_clk axi_hdmi_dma/M_AXI_MM2S
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp0_interconnect/S00_AXI /axi_hdmi_dma/M_AXI_MM2S
</sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_hdmi_dma/Data_MM2S> at <0x00000000[ 512M ]>
Wrote  : </home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor sys_ps7
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor sys_ps7
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor sys_ps7
Generated Block Design Tcl file /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hw_handoff/system.hwh
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : </home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_ps7_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_iic_main_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_iic_main_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_i2c_mixer_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_i2c_mixer_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_i2c_mixer .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_concat_intc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_rstgen_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_rstgen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_sys_rstgen_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_sys_rstgen_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_logic_inv_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_logic_inv_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_core_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_audio_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_sys_audio_clkgen_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_sys_audio_clkgen_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_spdif_tx_core_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_spdif_tx_core_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_i2s_adi_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_i2s_adi_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_iic_fmc_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_iic_fmc_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_iic_fmc_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_iic_fmc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_fmc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp0_interconnect/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1145.562 ; gain = 75.867 ; free physical = 6463 ; free virtual = 15533
# adi_project_files adv7511_zed [list \
#   "system_top.v" \
#   "$ad_hdl_dir/projects/common/zed/zed_system_constr.xdc" \
#   "$ad_hdl_dir/library/common/ad_iobuf.v"]
# adi_project_run adv7511_zed
[Thu Nov 19 22:46:30 2015] Launched synth_1...
Run output will be captured here: /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/runme.log
[Thu Nov 19 22:46:30 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -mode batch -messageDb vivado.pb -source system_top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_top.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
INFO: [#UNDEF] # set_msg_config  -id {BD 41-1348}  -new_severity {INFO} 
INFO: [#UNDEF] # set_msg_config  -id {BD 41-1343}  -new_severity {INFO} 
INFO: [#UNDEF] # set_msg_config  -id {BD 41-1306}  -new_severity {INFO} 
INFO: [#UNDEF] # set_msg_config  -id {IP_Flow 19-1687}  -new_severity {INFO} 
INFO: [#UNDEF] # set_msg_config  -id {filemgmt 20-1763}  -new_severity {INFO} 
# set_msg_config  -id {BD 41-1276}  -severity {CRITICAL WARNING}  -new_severity {ERROR} 
# create_project -in_memory -part xc7z020clg484-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.cache/wt [current_project]
# set_property parent.project_path /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.1 [current_project]
# set_property ip_repo_paths /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/library [current_project]
# add_files /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/stefan/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system_ooc.xdc]
# set_property is_locked true [get_files /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib {
#   /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v
#   /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/library/common/ad_iobuf.v
#   /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v
# }
# read_xdc /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc
# set_property used_in_implementation false [get_files /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file system_top.hwdef }
# synth_design -top system_top -part xc7z020clg484-1
Command: synth_design -top system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 947.539 ; gain = 196.277 ; free physical = 6234 ; free virtual = 15309
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'system_top' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/library/common/ad_iobuf.v:42]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf' (1#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/library/common/ad_iobuf.v:42]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized0' (1#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (2#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-638] synthesizing module 'system' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1400]
INFO: [Synth 8-638] synthesizing module 'GND' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (3#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (4#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2562]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (5#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (6#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (7#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:401]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (8#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:401]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:533]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (9#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:533]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:665]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (10#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:665]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:797]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (11#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:797]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1095]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (12#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (13#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (13#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (13#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (13#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (14#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (15#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (16#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (17#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (18#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (19#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (20#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (21#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (21#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (22#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (23#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (24#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (24#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (24#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (25#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (25#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (25#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (25#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (25#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (25#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (25#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (25#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (26#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (27#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (28#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (29#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1095]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001011000101111111111111111000000000000000000000000000000000111011101100000111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001110000111000001111111111111111000000000000000000000000000000000100001100000000111111111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (30#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001011000101111111111111111000000000000000000000000000000000111011101100000111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001110000111000001111111111111111000000000000000000000000000000000100001100000000111111111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (31#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (32#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (32#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (32#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011100001110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (32#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (32#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101110110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (32#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (32#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (33#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (34#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (34#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (35#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (35#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (35#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (35#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (35#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (36#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (37#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (38#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (39#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 40 connections, but only 38 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3700]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (40#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2562]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_clkgen_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_clkgen' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen.v:39]
	Parameter PCORE_ID bound to: 0 - type: integer 
	Parameter PCORE_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter PCORE_CLKIN_PERIOD bound to: 5 - type: integer 
	Parameter PCORE_VCO_DIV bound to: 11 - type: integer 
	Parameter PCORE_VCO_MUL bound to: 49 - type: integer 
	Parameter PCORE_CLK0_DIV bound to: 6 - type: integer 
	Parameter PCORE_CLK1_DIV bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/up_axi.v:42]
	Parameter PCORE_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter AW bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi' (41#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/up_axi.v:42]
INFO: [Synth 8-638] synthesizing module 'up_clkgen' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/up_clkgen.v:40]
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
	Parameter PCORE_ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_rst' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/ad_rst.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (42#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/ad_rst.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_clkgen' (43#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/up_clkgen.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_mmcm_drp' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/ad_mmcm_drp.v:41]
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_VIRTEX6 bound to: 1 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 5 - type: integer 
	Parameter MMCM_VCO_DIV bound to: 11 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 49 - type: integer 
	Parameter MMCM_CLK0_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 49.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (44#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (45#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'ad_mmcm_drp' (46#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/common/ad_mmcm_drp.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_clkgen' (47#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_clkgen_0' (48#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:56]
WARNING: [Synth 8-350] instance 'axi_hdmi_clkgen' of module 'system_axi_hdmi_clkgen_0' requires 22 connections, but only 21 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2107]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_core_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx.v:40]
	Parameter PCORE_ID bound to: 0 - type: integer 
	Parameter PCORE_Cr_Cb_N bound to: 0 - type: integer 
	Parameter PCORE_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter PCORE_EMBEDDED_SYNC bound to: 0 - type: integer 
	Parameter XILINX_7SERIES bound to: 0 - type: integer 
	Parameter XILINX_ULTRASCALE bound to: 1 - type: integer 
	Parameter ALTERA_5SERIES bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_hdmi_tx' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_hdmi_tx.v:42]
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
	Parameter PCORE_ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_cntrl.v:42]
	Parameter DATA_WIDTH bound to: 189 - type: integer 
	Parameter DW bound to: 188 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (49#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_cntrl.v:42]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_status.v:42]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (50#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_status.v:42]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_clock_mon.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (51#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_clock_mon.v:42]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_status.v:42]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized0' (51#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_xfer_status.v:42]
INFO: [Synth 8-256] done synthesizing module 'up_hdmi_tx' (52#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/up_hdmi_tx.v:42]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_vdma' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_vdma.v:41]
	Parameter BUF_THRESHOLD_LO bound to: 9'b000000011 
	Parameter BUF_THRESHOLD_HI bound to: 9'b111111101 
	Parameter RDY_THRESHOLD_LO bound to: 9'b111000010 
	Parameter RDY_THRESHOLD_HI bound to: 9'b111110100 
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_vdma' (53#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_vdma.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_core' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_core.v:41]
	Parameter Cr_Cb_N bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_mem.v:42]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DW bound to: 47 - type: integer 
	Parameter AW bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (54#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_mem.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_csc_RGB2CrYCb' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_RGB2CrYCb.v:46]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_csc_1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_mul' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [/home/stefan/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/MULT_MACRO.v:23]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 9 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2361]
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (55#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2361]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (56#1) [/home/stefan/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/MULT_MACRO.v:23]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_mul' (57#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_mul__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_mul__parameterized0' (57#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:45]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add' (58#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1' (59#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:45]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add__parameterized0' (59#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1__parameterized0' (59#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1.v:41]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_RGB2CrYCb' (60#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_RGB2CrYCb.v:46]
INFO: [Synth 8-638] synthesizing module 'ad_ss_444to422' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_ss_444to422.v:41]
	Parameter Cr_Cb_N bound to: 0 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_ss_444to422' (61#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_ss_444to422.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_es' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_es.v:41]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_es' (62#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_es.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_core' (63#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_core.v:41]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:20624]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (64#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx' (65#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_core_0' (66#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:56]
WARNING: [Synth 8-350] instance 'axi_hdmi_core' of module 'system_axi_hdmi_core_0' requires 42 connections, but only 33 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2129]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_dma_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:107]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:592]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reset.vhd:198]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (67#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (68#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
	Parameter C_MM2S_IS bound to: 1 - type: integer 
	Parameter C_S2MM_IS bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (69#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (70#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (71#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_register.vhd:294]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (72#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (73#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (74#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (75#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sm.vhd:253]
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (76#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (77#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (78#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (79#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (80#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (81#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (82#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
	Parameter C_DWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (83#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
	Parameter C_DWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (83#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (84#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:826]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (85#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (86#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (87#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (88#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AE_THRESH bound to: 8 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:1525]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:1526]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 66 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (89#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (90#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: (null) - type: string 
	Parameter C_COUNT_18K_BRAM bound to: (null) - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 66 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 66 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (91#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_USER_WIDTH bound to: 66 - type: integer 
	Parameter C_USER_DEPTH bound to: 512 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b000000000000000000000000010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 66 - type: integer 
	Parameter C_USER_DEPTH bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 66 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 66 - type: integer 
	Parameter C_USER_DEPTH bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 66 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (92#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (93#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (94#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 66 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (95#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (96#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (97#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (98#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (99#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (100#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
	Parameter C_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'compare' (101#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (102#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (103#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (104#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (105#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (106#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (107#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (108#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (109#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (110#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (111#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (112#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (113#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (114#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (115#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (116#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (117#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (118#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (119#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (120#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (121#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (122#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (123#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (123#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (123#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (123#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (123#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (124#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (125#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (126#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (126#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (127#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (127#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (127#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (127#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (127#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (128#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (129#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (129#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (129#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (129#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (129#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (130#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (131#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (132#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (133#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized0' (134#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_dma_0' (135#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:107]
WARNING: [Synth 8-350] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' requires 43 connections, but only 41 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2163]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp0_interconnect_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3741]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_372X83' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:929]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (135#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (135#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (136#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (137#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (138#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (139#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (140#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_axi3_conv does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (141#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (141#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (142#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_372X83' (143#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:929]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp0_interconnect_0' (144#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3741]
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:103]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_LRCLK_POL bound to: 0 - type: integer 
	Parameter C_BCLK_POL bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DMA_TYPE bound to: 1 - type: integer 
	Parameter C_NUM_CH bound to: 1 - type: integer 
	Parameter C_HAS_TX bound to: 1 - type: integer 
	Parameter C_HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_i2s_adi' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi.vhd:18' bound to instance 'U0' of component 'axi_i2s_adi' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi.vhd:108]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_LRCLK_POL bound to: 0 - type: integer 
	Parameter C_BCLK_POL bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DMA_TYPE bound to: 1 - type: integer 
	Parameter C_NUM_CH bound to: 1 - type: integer 
	Parameter C_HAS_TX bound to: 1 - type: integer 
	Parameter C_HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/dma_fifo.vhd:27]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (145#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (146#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
	Parameter FIFO_DIRECTION bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (146#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_controller.vhd:83]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_BCLK_POL bound to: 0 - type: integer 
	Parameter C_LRCLK_POL bound to: 0 - type: integer 
	Parameter C_NUM_CH bound to: 1 - type: integer 
	Parameter C_HAS_TX bound to: 1 - type: integer 
	Parameter C_HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/fifo_synchronizer.vhd:62]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (147#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/fifo_synchronizer.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_clkgen.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (148#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_clkgen.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_tx.vhd:63]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (149#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_tx.vhd:63]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_rx.vhd:64]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (150#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (151#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/axi_ctrlif.vhd:87]
	Parameter C_NUM_REG bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (152#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi__parameterized0' (153#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_0' (154#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_fmc_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_iic__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:217]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic.vhd:221]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (155#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (156#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (157#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (158#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (159#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (160#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (161#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/reg_interface.vhd:269]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (162#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:134]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SCL inertial delay of 0 clocks." [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/debounce.vhd:141]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (163#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (164#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SDA inertial delay of 0 clocks." [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (165#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_control.vhd:216]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n' (166#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (167#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' (167#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (168#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FDR' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (169#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (170#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (171#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (172#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (173#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (174#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (175#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (175#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'iic' (176#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'axi_iic__parameterized0' (177#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_fmc_0' (178#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_fmc' of module 'system_axi_iic_fmc_0' requires 27 connections, but only 26 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2283]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (179#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2310]
INFO: [Synth 8-638] synthesizing module 'system_axi_spdif_tx_core_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_spdif_tx' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx.vhd:50' bound to instance 'U0' of component 'axi_spdif_tx' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'axi_spdif_tx__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx.vhd:108]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized1' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/dma_fifo.vhd:27]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo__parameterized0' (179#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized1' (179#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/pl330_dma_fifo.vhd:46]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tx_encoder' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/tx_encoder.vhd:56' bound to instance 'TENC' of component 'tx_encoder' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx.vhd:233]
INFO: [Synth 8-638] synthesizing module 'tx_encoder__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/tx_encoder.vhd:77]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/tx_encoder.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'tx_encoder__parameterized0' (180#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/tx_encoder.vhd:77]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/axi_ctrlif.vhd:87]
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif__parameterized0' (180#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_spdif_tx__parameterized0' (181#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'system_axi_spdif_tx_core_0' (182#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'system_sys_audio_clkgen_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (183#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 9 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 44.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 80.250000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (183#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (184#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_sys_audio_clkgen_0' (185#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (186#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0' (187#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_i2c_mixer_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'util_i2c_mixer' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/util_i2c_mixer_v1_0/b46739a5/util_i2c_mixer.vhd:14' bound to instance 'U0' of component 'util_i2c_mixer' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_i2c_mixer__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/util_i2c_mixer_v1_0/b46739a5/util_i2c_mixer.vhd:36]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_i2c_mixer__parameterized0' (188#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/util_i2c_mixer_v1_0/b46739a5/util_i2c_mixer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_sys_i2c_mixer_0' (189#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'system_sys_logic_inv_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized0' (190#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_sys_logic_inv_0' (191#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps7_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (192#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (193#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (194#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:640]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps7_0' (195#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:57]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 178 connections, but only 145 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2406]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (196#1) [/home/stefan/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (196#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (197#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_upcnt_n' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_upcnt_n' (198#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (199#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (200#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (201#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2552]
INFO: [Synth 8-256] done synthesizing module 'system' (202#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1400]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (203#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'i_system_wrapper' of module 'system_wrapper' requires 75 connections, but only 57 given [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
INFO: [Synth 8-256] done synthesizing module 'system_top' (204#1) [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:59 ; elapsed = 00:06:01 . Memory (MB): peak = 1215.555 ; gain = 464.293 ; free physical = 5949 ; free virtual = 15034
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[63] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[62] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[61] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[60] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[59] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[58] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[57] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[56] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[55] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[54] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[53] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[52] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[51] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[50] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[49] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[48] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[47] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[46] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[45] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[44] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[43] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[42] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[41] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[40] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[39] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[38] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[37] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[36] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[35] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[34] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[33] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[32] to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi0_clk_i to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi0_csn_i to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi0_sdi_i to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi0_sdo_i to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi1_clk_i to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi1_csn_i to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi1_sdi_i to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi1_sdo_i to constant 0 [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/system_top.v:175]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:00 ; elapsed = 00:06:02 . Memory (MB): peak = 1215.555 ; gain = 464.293 ; free physical = 5949 ; free virtual = 15034
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /home/stefan/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:78]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  DSP48E => DSP48E1: 9 instances
  FDR => FDRE: 42 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 24 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1385.555 ; gain = 0.000 ; free physical = 5771 ; free virtual = 14900
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:20 ; elapsed = 00:06:23 . Memory (MB): peak = 1385.559 ; gain = 634.297 ; free physical = 5769 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:20 ; elapsed = 00:06:23 . Memory (MB): peak = 1385.559 ; gain = 634.297 ; free physical = 5769 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for hdmi_vsync. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 6).
Applied set_property IOB = TRUE for hdmi_hsync. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 7).
Applied set_property IOB = TRUE for hdmi_data_e. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 8).
Applied set_property IOB = TRUE for hdmi_data[0]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 9).
Applied set_property IOB = TRUE for hdmi_data[1]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 10).
Applied set_property IOB = TRUE for hdmi_data[2]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 11).
Applied set_property IOB = TRUE for hdmi_data[3]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 12).
Applied set_property IOB = TRUE for hdmi_data[4]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 13).
Applied set_property IOB = TRUE for hdmi_data[5]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 14).
Applied set_property IOB = TRUE for hdmi_data[6]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 15).
Applied set_property IOB = TRUE for hdmi_data[7]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 16).
Applied set_property IOB = TRUE for hdmi_data[8]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 17).
Applied set_property IOB = TRUE for hdmi_data[9]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 18).
Applied set_property IOB = TRUE for hdmi_data[10]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 19).
Applied set_property IOB = TRUE for hdmi_data[11]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 20).
Applied set_property IOB = TRUE for hdmi_data[12]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 21).
Applied set_property IOB = TRUE for hdmi_data[13]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 22).
Applied set_property IOB = TRUE for hdmi_data[14]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 23).
Applied set_property IOB = TRUE for hdmi_data[15]. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc, line 24).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_i2c_mixer. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_logic_inv. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_clkgen. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spdif_tx_core. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_i2s_adi. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_fmc. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma/U0. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen/inst. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_toggle_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_toggle_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m1_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/cdc_sync_stage1_tick_counter_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/cdc_sync_stage2_tick_counter_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/cdc_sync_stage1_tick_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/cdc_sync_stage2_tick_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage1_tick_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage2_tick_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg. (constraint file  /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:24 ; elapsed = 00:06:27 . Memory (MB): peak = 1385.559 ; gain = 634.297 ; free physical = 5769 ; free virtual = 14899
---------------------------------------------------------------------------------
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
ROM "up_count_toggle" won't be mapped to RAM because it is too sparse.
ROM "data_p" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "data_p" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "hdmi_raddr" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
ROM "sts_idle" won't be mapped to RAM because it is too sparse.
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse.
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "channel_sync" won't be mapped to RAM because it is too sparse.
ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "I2S_RESET_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "I2S_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "I2S_CLK_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PERIOD_LEN_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'bufctrl_reg' in module 'tx_encoder__parameterized0'
ROM "inv_preamble" won't be mapped to RAM because it is too sparse.
ROM "next_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "channel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "bufctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_axi3_conv does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
INFO: [Synth 8-3354] encoded FSM with state register 'bufctrl_reg' using encoding 'sequential' in module 'tx_encoder__parameterized0'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:33 ; elapsed = 00:06:36 . Memory (MB): peak = 1385.559 ; gain = 634.297 ; free physical = 5777 ; free virtual = 14909
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 11    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 12    
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 11    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 145   
+---Registers : 
	              189 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 3     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 37    
	               25 Bit    Registers := 21    
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 33    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 38    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 855   
+---RAMs : 
	              24K Bit         RAMs := 1     
	               20 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 42    
	   8 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 3     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 31    
	   5 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 4     
	  20 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 32    
	   9 Input      4 Bit        Muxes := 2     
	  20 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 51    
	   4 Input      2 Bit        Muxes := 13    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 613   
	   8 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_top 
Detailed RTL Component Info : 
Module ad_iobuf 
Detailed RTL Component Info : 
Module ad_iobuf__parameterized0 
Detailed RTL Component Info : 
Module m00_couplers_imp_I5GH1N 
Detailed RTL Component Info : 
Module m01_couplers_imp_1UBGIXM 
Detailed RTL Component Info : 
Module m02_couplers_imp_1J5P44O 
Detailed RTL Component Info : 
Module m03_couplers_imp_T17W6X 
Detailed RTL Component Info : 
Module m04_couplers_imp_15FU5SC 
Detailed RTL Component Info : 
Module m05_couplers_imp_GFBASD 
Detailed RTL Component Info : 
Module m06_couplers_imp_59JXRJ 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_infrastructure_v1_1_vector2axi 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_axi2vector__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_axi_protocol_converter 
Detailed RTL Component Info : 
Module system_auto_pc_0 
Detailed RTL Component Info : 
Module s00_couplers_imp_WZLZH6 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_carry_and 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized5 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_mux_enc__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module axi_crossbar_v2_1_axi_crossbar 
Detailed RTL Component Info : 
Module system_xbar_0 
Detailed RTL Component Info : 
Module system_axi_cpu_interconnect_0 
Detailed RTL Component Info : 
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module up_clkgen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ad_mmcm_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_clkgen 
Detailed RTL Component Info : 
Module system_axi_hdmi_clkgen_0 
Detailed RTL Component Info : 
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              189 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_hdmi_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_hdmi_tx_vdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module MULT_MACRO 
Detailed RTL Component Info : 
Module ad_csc_1_mul 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module ad_csc_1_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ad_csc_1 
Detailed RTL Component Info : 
Module ad_csc_1_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ad_csc_1__parameterized0 
Detailed RTL Component Info : 
Module ad_csc_RGB2CrYCb 
Detailed RTL Component Info : 
Module ad_ss_444to422 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module axi_hdmi_tx_es 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
Module axi_hdmi_tx_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_hdmi_tx 
Detailed RTL Component Info : 
Module system_axi_hdmi_core_0 
Detailed RTL Component Info : 
Module axi_vdma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module dynshreg_f 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f 
Detailed RTL Component Info : 
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module dynshreg_f__parameterized0 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized0 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_cmd_status 
Detailed RTL Component Info : 
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 6     
Module dynshreg_f__parameterized1 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized1 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_rdmux 
Detailed RTL Component Info : 
Module dynshreg_f__parameterized2 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized2 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_s2mm_omit_wrap 
Detailed RTL Component Info : 
Module axi_datamover 
Detailed RTL Component Info : 
Module axi_vdma_register 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_reg_module 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_vregister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_greycoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_greycoder__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module axi_vdma_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_fsync_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_vdma_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
Module input_blk 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module blk_mem_input_block 
Detailed RTL Component Info : 
Module blk_mem_output_block 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
Module blk_mem_gen_generic_cstr 
Detailed RTL Component Info : 
Module blk_mem_gen_top 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2_synth 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2__parameterized0 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rd_logic 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module fifo_generator_top 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_v12_0 
Detailed RTL Component Info : 
Module axi_vdma_sfifo 
Detailed RTL Component Info : 
Module axi_vdma_mm2s_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_vdma__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_axi_hdmi_dma_0 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized0 
Detailed RTL Component Info : 
Module output_blk__parameterized0 
Detailed RTL Component Info : 
Module dmem 
Detailed RTL Component Info : 
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module rd_logic__parameterized0 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_r_axi3_conv 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi3_conv 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 
Detailed RTL Component Info : 
Module system_auto_pc_1 
Detailed RTL Component Info : 
Module s00_couplers_imp_372X83 
Detailed RTL Component Info : 
Module system_axi_hp0_interconnect_0 
Detailed RTL Component Info : 
Module fifo_synchronizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module i2s_clkgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module i2s_tx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module i2s_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module fifo_synchronizer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module i2s_controller 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module axi_ctrlif 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module dma_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module pl330_dma_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi_i2s_adi__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module system_axi_i2s_adi_0 
Detailed RTL Component Info : 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_lite_ipif 
Detailed RTL Component Info : 
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cdc_sync 
Detailed RTL Component Info : 
Module debounce 
Detailed RTL Component Info : 
Module filter 
Detailed RTL Component Info : 
Module axi_iic_v2_0_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	  20 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 9     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_iic__parameterized0 
Detailed RTL Component Info : 
Module system_axi_iic_fmc_0 
Detailed RTL Component Info : 
Module system_axi_iic_main_0 
Detailed RTL Component Info : 
Module tx_encoder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
Module axi_ctrlif__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module dma_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi_spdif_tx__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module system_axi_spdif_tx_core_0 
Detailed RTL Component Info : 
Module system_sys_audio_clkgen_0_clk_wiz 
Detailed RTL Component Info : 
Module system_sys_audio_clkgen_0 
Detailed RTL Component Info : 
Module xlconcat 
Detailed RTL Component Info : 
Module system_sys_concat_intc_0 
Detailed RTL Component Info : 
Module util_i2c_mixer__parameterized0 
Detailed RTL Component Info : 
Module system_sys_i2c_mixer_0 
Detailed RTL Component Info : 
Module util_vector_logic__parameterized0 
Detailed RTL Component Info : 
Module system_sys_logic_inv_0 
Detailed RTL Component Info : 
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
Module system_sys_ps7_0 
Detailed RTL Component Info : 
Module cdc_sync__parameterized0 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module system_sys_rstgen_0 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 
Module system_wrapper 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:33 ; elapsed = 00:06:36 . Memory (MB): peak = 1385.559 ; gain = 634.297 ; free physical = 5777 ; free virtual = 14909
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "i_hdmi_clock_mon/up_count_toggle" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/p1_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/p2_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/sign_p_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/p1_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/p2_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/sign_p_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/p1_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/p2_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/sign_p_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/p1_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/p2_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/sign_p_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/ddata_out_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:93]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/p1_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/p2_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/sign_p_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/p1_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/p2_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/sign_p_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/p1_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/p2_sign_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/sign_p_reg' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/ddata_out_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_mul.v:93]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_ddata_reg[0:0]' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:129]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_ddata_reg[0:0]' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:139]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_ddata_reg[0:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p3_ddata_reg[0:0]' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:147]
INFO: [Synth 8-4471] merging register 'i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[24:0]' into 'i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[24:0]' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_csc_1_add.v:133]
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:755]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:781]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/b57990b0/hdl/src/vhdl/axi_vdma_mngr.vhd:782]
ROM "I_SM/sts_idle" won't be mapped to RAM because it is too sparse.
ROM "U0/ctrl/clkgen/channel_sync" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:37 ; elapsed = 00:06:41 . Memory (MB): peak = 1385.559 ; gain = 634.297 ; free physical = 5776 ; free virtual = 14908
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:37 ; elapsed = 00:06:41 . Memory (MB): peak = 1385.559 ; gain = 634.297 ; free physical = 5776 ; free virtual = 14908

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-----------------------+--------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------+
|Module Name            | RTL Object                     | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                  | 
+-----------------------+--------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------+
|system_axi_hdmi_core_0 | inst/i_tx_core/i_mem/m_ram_reg | 512 X 48               | W |   | 512 X 48(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | system_top/system/system_axi_hdmi_core_0/extram__4 | 
+-----------------------+--------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+---------------------------+------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------------------------------------------------------------+
|Module Name                | RTL Object                                                             | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name                                                                             | 
+---------------------------+------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------------------------------------------------------------+
|fifo_generator_v12_0       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 1               | RAM32X1D x 1   | system_top/system/system_axi_hp0_interconnect_0/system_auto_pc_1/fifo_generator_v12_0/ram__10 | 
|system_axi_i2s_adi_0       | U0/ctrl/tx_sync/fifo_reg                                               | Implied            | 4 X 5                | RAM32M x 1     | system_top/system/system_axi_i2s_adi_0/ram__11                                                | 
|system_axi_i2s_adi_0       | U0/ctrl/rx_gen.rx_sync/fifo_reg                                        | Implied            | 4 X 5                | RAM32M x 1     | system_top/system/system_axi_i2s_adi_0/ram__12                                                | 
|system_axi_i2s_adi_0       | U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg                         | Implied            | 8 X 24               | RAM32M x 4     | system_top/system/system_axi_i2s_adi_0/ram__14                                                | 
|system_axi_i2s_adi_0       | U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg                         | Implied            | 8 X 24               | RAM32M x 4     | system_top/system/system_axi_i2s_adi_0/ram__16                                                | 
|system_axi_spdif_tx_core_0 | U0/pl330_dma_gen.fifo/fifo/data_fifo_reg                               | Implied            | 8 X 32               | RAM32M x 6     | system_top/system/system_axi_spdif_tx_core_0/ram__18                                          | 
+---------------------------+------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:51 ; elapsed = 00:06:54 . Memory (MB): peak = 1385.562 ; gain = 634.301 ; free physical = 5770 ; free virtual = 14905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:51 ; elapsed = 00:06:54 . Memory (MB): peak = 1385.562 ; gain = 634.301 ; free physical = 5770 ; free virtual = 14905
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:06:51 ; elapsed = 00:06:54 . Memory (MB): peak = 1385.562 ; gain = 634.301 ; free physical = 5770 ; free virtual = 14905

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:06:51 ; elapsed = 00:06:54 . Memory (MB): peak = 1385.562 ; gain = 634.301 ; free physical = 5770 ; free virtual = 14905
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:07 ; elapsed = 00:07:11 . Memory (MB): peak = 1546.555 ; gain = 795.293 ; free physical = 5585 ; free virtual = 14728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:09 ; elapsed = 00:07:13 . Memory (MB): peak = 1564.562 ; gain = 813.301 ; free physical = 5567 ; free virtual = 14710
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[159] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[158] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[157] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[156] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[155] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[154] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[153] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[152] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[151] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[150] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[149] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[148] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[147] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[146] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[145] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[144] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[79] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[78] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[77] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[76] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[75] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[74] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[73] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[72] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[71] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[70] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[69] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[68] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[67] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[66] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[65] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[64] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[24] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[23] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[22] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[21] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[20] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[18] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[17] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[16] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[15] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[14] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[13] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[12] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[11] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[10] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[9] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[8] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[7] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[6] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[5] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[4] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[3] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[2] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[1] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[0] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_1_reg[24] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[24] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[23] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[22] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[21] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[20] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[19] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[18] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[17] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[15] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[14] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[13] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[12] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[11] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Synth 8-3332] Sequential element (\inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[10] ) is unused and will be removed from module system_axi_hdmi_core_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:19 ; elapsed = 00:07:23 . Memory (MB): peak = 1585.797 ; gain = 834.535 ; free physical = 5545 ; free virtual = 14688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/i_tx_core/hdmi_enable_reg is being inverted and renamed to inst/i_tx_core/hdmi_enable_reg_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:22 ; elapsed = 00:07:26 . Memory (MB): peak = 1585.797 ; gain = 834.535 ; free physical = 5545 ; free virtual = 14688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:22 ; elapsed = 00:07:26 . Memory (MB): peak = 1585.797 ; gain = 834.535 ; free physical = 5545 ; free virtual = 14688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:24 ; elapsed = 00:07:28 . Memory (MB): peak = 1585.797 ; gain = 834.535 ; free physical = 5545 ; free virtual = 14688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_vsync_data_e_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_hsync_data_e_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_vsync_reg                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_hsync_reg                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0 | inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0 | inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/ddata_out_reg[4] | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|system_axi_hdmi_core_0 | inst/i_tx_core/i_ss_444to422/s422_sync_reg[4]                       | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|system_axi_hdmi_core_0 | inst/i_tx_core/i_es/hdmi_data_5d_reg[15]                            | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|system_axi_hdmi_core_0 | inst/i_tx_core/i_es/hdmi_data_5d_reg[14]                            | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|system_axi_i2s_adi_0   | U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][8]                         | 9      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-----------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                 | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]            | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]            | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]           | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]           | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3] | 4      | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3] | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3] | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3] | 4      | 38         | 38     | 0       | 0      | 0      | 0      | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__2  |     1|
|4     |DSP48E__3  |     1|
|5     |DSP48E__4  |     1|
|6     |DSP48E__5  |     1|
|7     |DSP48E__6  |     1|
|8     |DSP48E__7  |     1|
|9     |DSP48E__8  |     1|
|10    |BIBUF      |   130|
|11    |BUFG       |     7|
|12    |CARRY4     |   182|
|13    |GND        |     2|
|14    |LUT1       |   454|
|15    |LUT2       |   646|
|16    |LUT3       |   928|
|17    |LUT4       |   803|
|18    |LUT5       |   790|
|19    |LUT6       |  1330|
|20    |MMCME2_ADV |     2|
|21    |MUXCY      |    20|
|22    |MUXCY_L    |   227|
|23    |MUXF7      |    21|
|24    |MUXF8      |     8|
|25    |ODDR       |     1|
|26    |PS7        |     1|
|27    |RAM32M     |    16|
|28    |RAM32X1D   |     1|
|29    |RAMB36E1_1 |     1|
|30    |RAMB36E1_2 |     1|
|31    |SRL16      |     1|
|32    |SRL16E     |   201|
|33    |SRLC32E    |    47|
|34    |VCC        |     1|
|35    |XORCY      |   245|
|36    |FDCE       |   998|
|37    |FDPE       |    21|
|38    |FDR        |    30|
|39    |FDRE       |  4186|
|40    |FDSE       |   249|
|41    |IBUF       |     3|
|42    |IOBUF      |    38|
|43    |OBUF       |    25|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                           |Module                                                             |Cells |
+------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                                |                                                                   | 13002|
|2     |  i_system_wrapper                                                                 |system_wrapper                                                     | 12939|
|3     |    system_i                                                                       |system                                                             | 12903|
|4     |      axi_cpu_interconnect                                                         |system_axi_cpu_interconnect_0                                      |  1803|
|5     |        xbar                                                                       |system_xbar_0                                                      |   483|
|6     |          inst                                                                     |axi_crossbar_v2_1_axi_crossbar                                     |   483|
|7     |            \gen_sasd.crossbar_sasd_0                                              |axi_crossbar_v2_1_crossbar_sasd                                    |   483|
|8     |              addr_arbiter_inst                                                    |axi_crossbar_v2_1_addr_arbiter_sasd                                |   169|
|9     |              \gen_decerr.decerr_slave_inst                                        |axi_crossbar_v2_1_decerr_slave                                     |    16|
|10    |              reg_slice_r                                                          |axi_register_slice_v2_1_axic_register_slice__parameterized7        |   262|
|11    |              splitter_ar                                                          |axi_crossbar_v2_1_splitter__parameterized0                         |     6|
|12    |              splitter_aw                                                          |axi_crossbar_v2_1_splitter                                         |     9|
|13    |        s00_couplers                                                               |s00_couplers_imp_WZLZH6                                            |  1320|
|14    |          auto_pc                                                                  |system_auto_pc_0                                                   |  1320|
|15    |            inst                                                                   |axi_protocol_converter_v2_1_axi_protocol_converter                 |  1320|
|16    |              \gen_axilite.gen_b2s_conv.axilite_b2s                                |axi_protocol_converter_v2_1_b2s                                    |  1320|
|17    |                \RD.ar_channel_0                                                   |axi_protocol_converter_v2_1_b2s_ar_channel                         |   209|
|18    |                  ar_cmd_fsm_0                                                     |axi_protocol_converter_v2_1_b2s_rd_cmd_fsm                         |    29|
|19    |                  cmd_translator_0                                                 |axi_protocol_converter_v2_1_b2s_cmd_translator_58                  |   168|
|20    |                    incr_cmd_0                                                     |axi_protocol_converter_v2_1_b2s_incr_cmd_59                        |    74|
|21    |                    wrap_cmd_0                                                     |axi_protocol_converter_v2_1_b2s_wrap_cmd_60                        |    89|
|22    |                \RD.r_channel_0                                                    |axi_protocol_converter_v2_1_b2s_r_channel                          |   180|
|23    |                  rd_data_fifo_0                                                   |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1        |   115|
|24    |                  transaction_fifo_0                                               |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2        |    51|
|25    |                SI_REG                                                             |axi_register_slice_v2_1_axi_register_slice                         |   638|
|26    |                  ar_pipe                                                          |axi_register_slice_v2_1_axic_register_slice                        |   221|
|27    |                  aw_pipe                                                          |axi_register_slice_v2_1_axic_register_slice_57                     |   219|
|28    |                  b_pipe                                                           |axi_register_slice_v2_1_axic_register_slice__parameterized1        |    50|
|29    |                  r_pipe                                                           |axi_register_slice_v2_1_axic_register_slice__parameterized2        |   148|
|30    |                \WR.aw_channel_0                                                   |axi_protocol_converter_v2_1_b2s_aw_channel                         |   214|
|31    |                  aw_cmd_fsm_0                                                     |axi_protocol_converter_v2_1_b2s_wr_cmd_fsm                         |    35|
|32    |                  cmd_translator_0                                                 |axi_protocol_converter_v2_1_b2s_cmd_translator                     |   163|
|33    |                    incr_cmd_0                                                     |axi_protocol_converter_v2_1_b2s_incr_cmd                           |    70|
|34    |                    wrap_cmd_0                                                     |axi_protocol_converter_v2_1_b2s_wrap_cmd                           |    89|
|35    |                \WR.b_channel_0                                                    |axi_protocol_converter_v2_1_b2s_b_channel                          |    78|
|36    |                  bid_fifo_0                                                       |axi_protocol_converter_v2_1_b2s_simple_fifo                        |    44|
|37    |                  bresp_fifo_0                                                     |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0        |     9|
|38    |      axi_hdmi_clkgen                                                              |system_axi_hdmi_clkgen_0                                           |   492|
|39    |        inst                                                                       |axi_clkgen                                                         |   492|
|40    |          i_mmcm_drp                                                               |ad_mmcm_drp                                                        |    23|
|41    |          i_up_axi                                                                 |up_axi_55                                                          |   350|
|42    |          i_up_clkgen                                                              |up_clkgen                                                          |   119|
|43    |            i_mmcm_rst_reg                                                         |ad_rst_56                                                          |     3|
|44    |      axi_hdmi_core                                                                |system_axi_hdmi_core_0                                             |  4935|
|45    |        inst                                                                       |axi_hdmi_tx                                                        |  4935|
|46    |          i_tx_core                                                                |axi_hdmi_tx_core                                                   |  3200|
|47    |            i_csc_RGB2CrYCb                                                        |ad_csc_RGB2CrYCb                                                   |  2368|
|48    |              i_csc_1_Cb                                                           |ad_csc_1__parameterized0                                           |   771|
|49    |                i_add_c4                                                           |ad_csc_1_add__parameterized0_48                                    |   247|
|50    |                i_mul_c1                                                           |ad_csc_1_mul_49                                                    |   185|
|51    |                  i_mult_macro                                                     |MULT_MACRO_54                                                      |   185|
|52    |                i_mul_c2                                                           |ad_csc_1_mul_50                                                    |   185|
|53    |                  i_mult_macro                                                     |MULT_MACRO_53                                                      |   185|
|54    |                i_mul_c3                                                           |ad_csc_1_mul_51                                                    |   154|
|55    |                  i_mult_macro                                                     |MULT_MACRO_52                                                      |   154|
|56    |              i_csc_1_Cr                                                           |ad_csc_1                                                           |   891|
|57    |                i_add_c4                                                           |ad_csc_1_add                                                       |   265|
|58    |                i_mul_c1                                                           |ad_csc_1_mul_43                                                    |   154|
|59    |                  i_mult_macro                                                     |MULT_MACRO_47                                                      |   154|
|60    |                i_mul_c2                                                           |ad_csc_1_mul_44                                                    |   287|
|61    |                  i_mult_macro                                                     |MULT_MACRO_46                                                      |   209|
|62    |                i_mul_c3                                                           |ad_csc_1_mul__parameterized0                                       |   185|
|63    |                  i_mult_macro                                                     |MULT_MACRO_45                                                      |   185|
|64    |              i_csc_1_Y                                                            |ad_csc_1__parameterized0_38                                        |   706|
|65    |                i_add_c4                                                           |ad_csc_1_add__parameterized0                                       |   244|
|66    |                i_mul_c1                                                           |ad_csc_1_mul                                                       |   154|
|67    |                  i_mult_macro                                                     |MULT_MACRO_42                                                      |   154|
|68    |                i_mul_c2                                                           |ad_csc_1_mul_39                                                    |   154|
|69    |                  i_mult_macro                                                     |MULT_MACRO_41                                                      |   154|
|70    |                i_mul_c3                                                           |ad_csc_1_mul_40                                                    |   154|
|71    |                  i_mult_macro                                                     |MULT_MACRO                                                         |   154|
|72    |            i_es                                                                   |axi_hdmi_tx_es                                                     |   104|
|73    |            i_mem                                                                  |ad_mem                                                             |    36|
|74    |            i_ss_444to422                                                          |ad_ss_444to422                                                     |   169|
|75    |          i_up                                                                     |up_hdmi_tx                                                         |  1151|
|76    |            i_hdmi_clock_mon                                                       |up_clock_mon                                                       |   310|
|77    |            i_hdmi_rst_reg                                                         |ad_rst                                                             |     2|
|78    |            i_hdmi_xfer_cntrl                                                      |up_xfer_cntrl                                                      |   457|
|79    |            i_hdmi_xfer_status                                                     |up_xfer_status                                                     |    39|
|80    |            i_vdma_rst_reg                                                         |ad_rst_37                                                          |     4|
|81    |            i_vdma_xfer_status                                                     |up_xfer_status__parameterized0                                     |    21|
|82    |          i_up_axi                                                                 |up_axi                                                             |   338|
|83    |          i_vdma                                                                   |axi_hdmi_tx_vdma                                                   |   245|
|84    |      axi_hdmi_dma                                                                 |system_axi_hdmi_dma_0                                              |  2497|
|85    |        U0                                                                         |axi_vdma__parameterized0                                           |  2497|
|86    |          AXI_LITE_REG_INTERFACE_I                                                 |axi_vdma_reg_if                                                    |   294|
|87    |            \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                         |axi_vdma_lite_if                                                   |   294|
|88    |          \GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                       |axi_vdma_mngr                                                      |   700|
|89    |            I_CMDSTS                                                               |axi_vdma_cmdsts_if                                                 |    61|
|90    |            I_SM                                                                   |axi_vdma_sm                                                        |   304|
|91    |            I_STS_MNGR                                                             |axi_vdma_sts_mngr                                                  |     5|
|92    |            VIDEO_GENLOCK_I                                                        |axi_vdma_genlock_mngr                                              |    53|
|93    |              \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                             |axi_vdma_genlock_mux                                               |     6|
|94    |            VIDEO_REG_I                                                            |axi_vdma_vidreg_module                                             |   248|
|95    |              \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                |axi_vdma_vregister                                                 |   244|
|96    |          \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                          |axi_vdma_fsync_gen                                                 |     6|
|97    |          \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                     |axi_vdma_mm2s_linebuf                                              |   403|
|98    |            \GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO  |axi_vdma_sfifo                                                     |   115|
|99    |              fg_inst                                                              |fifo_generator_v12_0                                               |   115|
|100   |                inst_fifo_gen                                                      |fifo_generator_v12_0_synth                                         |   115|
|101   |                  \gconvfifo.rf                                                    |fifo_generator_top                                                 |   115|
|102   |                    \grf.rf                                                        |fifo_generator_ramfifo                                             |   115|
|103   |                      \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                                                           |    65|
|104   |                        \gr1.rfwft                                                 |rd_fwft                                                            |    13|
|105   |                        \grss.rsts                                                 |rd_status_flags_ss                                                 |    11|
|106   |                          c1                                                       |compare_35                                                         |     5|
|107   |                          c2                                                       |compare_36                                                         |     5|
|108   |                        rpntr                                                      |rd_bin_cntr                                                        |    41|
|109   |                      \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                                                           |    49|
|110   |                        \gwss.wsts                                                 |wr_status_flags_ss                                                 |    13|
|111   |                          c0                                                       |compare                                                            |     5|
|112   |                          c1                                                       |compare_34                                                         |     5|
|113   |                        wpntr                                                      |wr_bin_cntr                                                        |    36|
|114   |                      \gntv_or_sync_fifo.mem                                       |memory                                                             |     1|
|115   |                        \gbm.gbmg.gbmgb.ngecc.bmg                                  |blk_mem_gen_v8_2__parameterized0                                   |     1|
|116   |                          inst_blk_mem_gen                                         |blk_mem_gen_v8_2_synth                                             |     1|
|117   |                            \gnativebmg.native_blk_mem_gen                         |blk_mem_gen_top                                                    |     1|
|118   |                              \valid.cstr                                          |blk_mem_gen_generic_cstr                                           |     1|
|119   |                                \ramloop[0].ram.r                                  |blk_mem_gen_prim_width                                             |     1|
|120   |                                  \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper                                           |     1|
|121   |            \GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                      |axi_vdma_skid_buf                                                  |   217|
|122   |          \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                |axi_vdma_reg_module                                                |   258|
|123   |            \GEN_REG_DIRECT_MODE.REGDIRECT_I                                       |axi_vdma_regdirect                                                 |   151|
|124   |            I_DMA_REGISTER                                                         |axi_vdma_register                                                  |   102|
|125   |            LITE_READ_MUX_I                                                        |axi_vdma_reg_mux                                                   |     0|
|126   |          \GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                            |axi_vdma_sof_gen                                                   |     5|
|127   |          \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                        |axi_vdma_vid_cdc                                                   |     9|
|128   |          I_AXI_DMA_INTRPT                                                         |axi_vdma_intrpt                                                    |    63|
|129   |          I_PRMRY_DATAMOVER                                                        |axi_datamover                                                      |   709|
|130   |            \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                     |axi_datamover_mm2s_full_wrap                                       |   709|
|131   |              I_ADDR_CNTL                                                          |axi_datamover_addr_cntl                                            |   118|
|132   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                    |axi_datamover_fifo__parameterized1                                 |    65|
|133   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                        |srl_fifo_f__parameterized1                                         |    60|
|134   |                    I_SRL_FIFO_RBU_F                                               |srl_fifo_rbu_f__parameterized1                                     |    60|
|135   |                      CNTR_INCR_DECR_ADDN_F_I                                      |cntr_incr_decr_addn_f_33                                           |    11|
|136   |                      DYNSHREG_F_I                                                 |dynshreg_f__parameterized1                                         |    48|
|137   |              I_CMD_STATUS                                                         |axi_datamover_cmd_status                                           |    91|
|138   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                |axi_datamover_fifo__parameterized0                                 |    21|
|139   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                        |srl_fifo_f__parameterized0                                         |    17|
|140   |                    I_SRL_FIFO_RBU_F                                               |srl_fifo_rbu_f__parameterized0                                     |    17|
|141   |                      CNTR_INCR_DECR_ADDN_F_I                                      |cntr_incr_decr_addn_f_32                                           |     8|
|142   |                      DYNSHREG_F_I                                                 |dynshreg_f__parameterized0                                         |     7|
|143   |                I_CMD_FIFO                                                         |axi_datamover_fifo                                                 |    70|
|144   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                        |srl_fifo_f                                                         |    66|
|145   |                    I_SRL_FIFO_RBU_F                                               |srl_fifo_rbu_f                                                     |    66|
|146   |                      CNTR_INCR_DECR_ADDN_F_I                                      |cntr_incr_decr_addn_f_31                                           |     8|
|147   |                      DYNSHREG_F_I                                                 |dynshreg_f                                                         |    55|
|148   |              I_MSTR_PCC                                                           |axi_datamover_pcc                                                  |   383|
|149   |              I_RD_DATA_CNTL                                                       |axi_datamover_rddata_cntl                                          |   104|
|150   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                               |axi_datamover_fifo__parameterized2                                 |    47|
|151   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                        |srl_fifo_f__parameterized2                                         |    43|
|152   |                    I_SRL_FIFO_RBU_F                                               |srl_fifo_rbu_f__parameterized2                                     |    43|
|153   |                      CNTR_INCR_DECR_ADDN_F_I                                      |cntr_incr_decr_addn_f                                              |    18|
|154   |                      DYNSHREG_F_I                                                 |dynshreg_f__parameterized2                                         |    24|
|155   |              I_RD_STATUS_CNTLR                                                    |axi_datamover_rd_status_cntl                                       |     7|
|156   |              I_RESET                                                              |axi_datamover_reset                                                |     6|
|157   |          I_RST_MODULE                                                             |axi_vdma_rst_module                                                |    48|
|158   |            \GEN_RESET_FOR_MM2S.RESET_I                                            |axi_vdma_reset                                                     |    43|
|159   |      axi_hp0_interconnect                                                         |system_axi_hp0_interconnect_0                                      |   363|
|160   |        s00_couplers                                                               |s00_couplers_imp_372X83                                            |   363|
|161   |          auto_pc                                                                  |system_auto_pc_1                                                   |   362|
|162   |            inst                                                                   |axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 |   362|
|163   |              \gen_axi4_axi3.axi3_conv_inst                                        |axi_protocol_converter_v2_1_axi3_conv                              |   362|
|164   |                \USE_READ.USE_SPLIT_R.read_addr_inst                               |axi_protocol_converter_v2_1_a_axi3_conv                            |   362|
|165   |                  \USE_R_CHANNEL.cmd_queue                                         |axi_data_fifo_v2_1_axic_fifo                                       |    84|
|166   |                    inst                                                           |axi_data_fifo_v2_1_fifo_gen                                        |    84|
|167   |                      fifo_gen_inst                                                |fifo_generator_v12_0__parameterized0                               |    71|
|168   |                        inst_fifo_gen                                              |fifo_generator_v12_0_synth__parameterized0                         |    71|
|169   |                          \gconvfifo.rf                                            |fifo_generator_top__parameterized0                                 |    71|
|170   |                            \grf.rf                                                |fifo_generator_ramfifo__parameterized0                             |    71|
|171   |                              \gntv_or_sync_fifo.gl0.rd                            |rd_logic__parameterized0                                           |    35|
|172   |                                \gr1.rfwft                                         |rd_fwft__parameterized0                                            |    12|
|173   |                                \grss.rsts                                         |rd_status_flags_ss__parameterized0                                 |     1|
|174   |                                rpntr                                              |rd_bin_cntr__parameterized0                                        |    22|
|175   |                              \gntv_or_sync_fifo.gl0.wr                            |wr_logic__parameterized0                                           |    20|
|176   |                                \gwss.wsts                                         |wr_status_flags_ss__parameterized0                                 |     4|
|177   |                                wpntr                                              |wr_bin_cntr__parameterized0                                        |    16|
|178   |                              \gntv_or_sync_fifo.mem                               |memory__parameterized0                                             |     4|
|179   |                                \gdm.dm                                            |dmem                                                               |     3|
|180   |                              rstblk                                               |reset_blk_ramfifo__parameterized0                                  |    12|
|181   |      axi_i2s_adi                                                                  |system_axi_i2s_adi_0                                               |   472|
|182   |        U0                                                                         |axi_i2s_adi__parameterized0                                        |   472|
|183   |          ctrl                                                                     |i2s_controller                                                     |   260|
|184   |            clkgen                                                                 |i2s_clkgen                                                         |    83|
|185   |            \rx_gen.rx                                                             |i2s_rx                                                             |    69|
|186   |            \rx_gen.rx_sync                                                        |fifo_synchronizer__xdcDup__1                                       |    22|
|187   |            \tx_gen.tx                                                             |i2s_tx                                                             |    48|
|188   |            tx_sync                                                                |fifo_synchronizer                                                  |    20|
|189   |          ctrlif                                                                   |axi_ctrlif                                                         |    68|
|190   |          \pl330_dma_rx_gen.rx_fifo                                                |pl330_dma_fifo__parameterized0                                     |    39|
|191   |            fifo                                                                   |dma_fifo_30                                                        |    30|
|192   |          \pl330_dma_tx_gen.tx_fifo                                                |pl330_dma_fifo                                                     |    40|
|193   |            fifo                                                                   |dma_fifo                                                           |    31|
|194   |      axi_iic_fmc                                                                  |system_axi_iic_fmc_0                                               |   860|
|195   |        U0                                                                         |axi_iic__parameterized0_6                                          |   860|
|196   |          X_IIC                                                                    |iic_7                                                              |   860|
|197   |            DYN_MASTER_I                                                           |dynamic_master_8                                                   |    34|
|198   |            FILTER_I                                                               |filter_9                                                           |    10|
|199   |              SCL_DEBOUNCE                                                         |debounce_26                                                        |     6|
|200   |                INPUT_DOUBLE_REGS                                                  |cdc_sync_29                                                        |     6|
|201   |              SDA_DEBOUNCE                                                         |debounce_27                                                        |     4|
|202   |                INPUT_DOUBLE_REGS                                                  |cdc_sync_28                                                        |     4|
|203   |            IIC_CONTROL_I                                                          |iic_control_10                                                     |   270|
|204   |              BITCNT                                                               |axi_iic_v2_0_upcnt_n__parameterized0_21                            |    16|
|205   |              CLKCNT                                                               |axi_iic_v2_0_upcnt_n_22                                            |    35|
|206   |              I2CDATA_REG                                                          |shift8_23                                                          |    18|
|207   |              I2CHEADER_REG                                                        |shift8_24                                                          |    23|
|208   |              SETUP_CNT                                                            |axi_iic_v2_0_upcnt_n_25                                            |    26|
|209   |            READ_FIFO_I                                                            |SRL_FIFO_11                                                        |    31|
|210   |            REG_INTERFACE_I                                                        |reg_interface_12                                                   |   201|
|211   |            WRITE_FIFO_CTRL_I                                                      |SRL_FIFO__parameterized0_13                                        |    21|
|212   |            WRITE_FIFO_I                                                           |SRL_FIFO_14                                                        |    34|
|213   |            X_AXI_IPIF_SSP1                                                        |axi_ipif_ssp1_15                                                   |   255|
|214   |              AXI_LITE_IPIF_I                                                      |axi_lite_ipif_16                                                   |   214|
|215   |                I_SLAVE_ATTACHMENT                                                 |slave_attachment_19                                                |   214|
|216   |                  I_DECODER                                                        |address_decoder_20                                                 |   110|
|217   |              X_INTERRUPT_CONTROL                                                  |interrupt_control_17                                               |    22|
|218   |              X_SOFT_RESET                                                         |soft_reset_18                                                      |    15|
|219   |      axi_iic_main                                                                 |system_axi_iic_main_0                                              |   860|
|220   |        U0                                                                         |axi_iic__parameterized0                                            |   860|
|221   |          X_IIC                                                                    |iic                                                                |   860|
|222   |            DYN_MASTER_I                                                           |dynamic_master                                                     |    34|
|223   |            FILTER_I                                                               |filter                                                             |    10|
|224   |              SCL_DEBOUNCE                                                         |debounce                                                           |     6|
|225   |                INPUT_DOUBLE_REGS                                                  |cdc_sync_5                                                         |     6|
|226   |              SDA_DEBOUNCE                                                         |debounce_4                                                         |     4|
|227   |                INPUT_DOUBLE_REGS                                                  |cdc_sync                                                           |     4|
|228   |            IIC_CONTROL_I                                                          |iic_control                                                        |   270|
|229   |              BITCNT                                                               |axi_iic_v2_0_upcnt_n__parameterized0                               |    16|
|230   |              CLKCNT                                                               |axi_iic_v2_0_upcnt_n                                               |    35|
|231   |              I2CDATA_REG                                                          |shift8                                                             |    18|
|232   |              I2CHEADER_REG                                                        |shift8_2                                                           |    23|
|233   |              SETUP_CNT                                                            |axi_iic_v2_0_upcnt_n_3                                             |    26|
|234   |            READ_FIFO_I                                                            |SRL_FIFO                                                           |    31|
|235   |            REG_INTERFACE_I                                                        |reg_interface                                                      |   201|
|236   |            WRITE_FIFO_CTRL_I                                                      |SRL_FIFO__parameterized0                                           |    21|
|237   |            WRITE_FIFO_I                                                           |SRL_FIFO_1                                                         |    34|
|238   |            X_AXI_IPIF_SSP1                                                        |axi_ipif_ssp1                                                      |   255|
|239   |              AXI_LITE_IPIF_I                                                      |axi_lite_ipif                                                      |   214|
|240   |                I_SLAVE_ATTACHMENT                                                 |slave_attachment                                                   |   214|
|241   |                  I_DECODER                                                        |address_decoder                                                    |   110|
|242   |              X_INTERRUPT_CONTROL                                                  |interrupt_control                                                  |    22|
|243   |              X_SOFT_RESET                                                         |soft_reset                                                         |    15|
|244   |      axi_spdif_tx_core                                                            |system_axi_spdif_tx_core_0                                         |   326|
|245   |        U0                                                                         |axi_spdif_tx__parameterized0                                       |   326|
|246   |          TENC                                                                     |tx_encoder__parameterized0                                         |   155|
|247   |          ctrlif                                                                   |axi_ctrlif__parameterized0                                         |    50|
|248   |          \pl330_dma_gen.fifo                                                      |pl330_dma_fifo__parameterized1                                     |    56|
|249   |            fifo                                                                   |dma_fifo__parameterized0                                           |    47|
|250   |      sys_audio_clkgen                                                             |system_sys_audio_clkgen_0                                          |     5|
|251   |        inst                                                                       |system_sys_audio_clkgen_0_clk_wiz                                  |     5|
|252   |      sys_concat_intc                                                              |system_sys_concat_intc_0                                           |     0|
|253   |      sys_i2c_mixer                                                                |system_sys_i2c_mixer_0                                             |     2|
|254   |      sys_logic_inv                                                                |system_sys_logic_inv_0                                             |     1|
|255   |      sys_ps7                                                                      |system_sys_ps7_0                                                   |   221|
|256   |        inst                                                                       |processing_system7_v5_5_processing_system7                         |   221|
|257   |      sys_rstgen                                                                   |system_sys_rstgen_0                                                |    64|
|258   |        U0                                                                         |proc_sys_reset__parameterized0                                     |    64|
|259   |          EXT_LPF                                                                  |lpf                                                                |    19|
|260   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                             |cdc_sync__parameterized0                                           |     5|
|261   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                             |cdc_sync__parameterized0_0                                         |     5|
|262   |          SEQ                                                                      |sequence                                                           |    40|
|263   |            SEQ_COUNTER                                                            |proc_sys_reset_v5_0_upcnt_n                                        |    14|
+------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:24 ; elapsed = 00:07:28 . Memory (MB): peak = 1585.797 ; gain = 834.535 ; free physical = 5545 ; free virtual = 14688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:03 ; elapsed = 00:07:06 . Memory (MB): peak = 1585.797 ; gain = 522.238 ; free physical = 5545 ; free virtual = 14688
Synthesis Optimization Complete : Time (s): cpu = 00:07:24 ; elapsed = 00:07:28 . Memory (MB): peak = 1585.797 ; gain = 834.535 ; free physical = 5545 ; free virtual = 14688
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 757 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 71 instances
  DSP48E => DSP48E1: 9 instances
  FDR => FDRE: 30 instances
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
987 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:25 ; elapsed = 00:07:29 . Memory (MB): peak = 1607.797 ; gain = 714.254 ; free physical = 5522 ; free virtual = 14667
# write_checkpoint -noxdef system_top.dcp
# catch { report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1615.805 ; gain = 0.000 ; free physical = 5520 ; free virtual = 14666
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 22:54:15 2015...
[Thu Nov 19 22:54:18 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.84 ; elapsed = 00:07:48 . Memory (MB): peak = 1145.895 ; gain = 0.000 ; free physical = 6386 ; free virtual = 15529
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /home/stefan/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1779.496 ; gain = 428.492 ; free physical = 5792 ; free virtual = 14966
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1779.496 ; gain = 633.602 ; free physical = 5806 ; free virtual = 14965
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1796.508 ; gain = 0.000 ; free physical = 5785 ; free virtual = 14947
[Thu Nov 19 22:54:49 2015] Launched impl_1...
Run output will be captured here: /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/runme.log
[Thu Nov 19 22:54:49 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top.dcp
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /home/home/stefan/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/stefan/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /home/stefan/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/dcp/system_top_board.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/dcp/system_top_board.xdc]
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/dcp/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1553.520 ; gain = 424.492 ; free physical = 5030 ; free virtual = 14195
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/dcp/system_top_early.xdc]
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/dcp/system_top.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/dcp/system_top.xdc]
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/dcp/system_top_late.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/dcp/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1554.520 ; gain = 0.000 ; free physical = 5026 ; free virtual = 14191
Restored from archive | CPU: 0.320000 secs | Memory: 0.010605 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1554.520 ; gain = 0.000 ; free physical = 5026 ; free virtual = 14191
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1554.520 ; gain = 725.535 ; free physical = 5028 ; free virtual = 14190
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1555.523 ; gain = 0.984 ; free physical = 5028 ; free virtual = 14191

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2a651979f

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1555.523 ; gain = 0.000 ; free physical = 5028 ; free virtual = 14191

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 187 cells.
Phase 2 Constant Propagation | Checksum: 174f96f87

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1555.523 ; gain = 0.000 ; free physical = 5028 ; free virtual = 14191

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1187 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 403 unconnected cells.
Phase 3 Sweep | Checksum: 103763540

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.523 ; gain = 0.000 ; free physical = 5028 ; free virtual = 14191

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 103763540

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.523 ; gain = 0.000 ; free physical = 5027 ; free virtual = 14190

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 124a16c0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.523 ; gain = 0.000 ; free physical = 5027 ; free virtual = 14190
Ending Logic Optimization Task | Checksum: 124a16c0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.523 ; gain = 0.000 ; free physical = 5027 ; free virtual = 14190
Implement Debug Cores | Checksum: 1ee4deec6
Logic Optimization | Checksum: 1ee4deec6

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 119bfcdad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1619.531 ; gain = 0.000 ; free physical = 4980 ; free virtual = 14147
Ending Power Optimization Task | Checksum: 119bfcdad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1619.531 ; gain = 64.008 ; free physical = 4980 ; free virtual = 14147
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1619.531 ; gain = 65.012 ; free physical = 4980 ; free virtual = 14147
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1635.531 ; gain = 0.000 ; free physical = 4978 ; free virtual = 14147
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e96530ac

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4976 ; free virtual = 14146

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4975 ; free virtual = 14146
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4975 ; free virtual = 14146

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: b0a16c5c

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4975 ; free virtual = 14146
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: b0a16c5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4967 ; free virtual = 14142

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: b0a16c5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4967 ; free virtual = 14142

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 279428a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4967 ; free virtual = 14142
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 88e74c4b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4967 ; free virtual = 14142

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: abfd823c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4960 ; free virtual = 14136
Phase 2.1.2.1 Place Init Design | Checksum: a4a5b6d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4960 ; free virtual = 14136
Phase 2.1.2 Build Placer Netlist Model | Checksum: a4a5b6d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4960 ; free virtual = 14136

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: a4a5b6d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4959 ; free virtual = 14136
Phase 2.1.3 Constrain Clocks/Macros | Checksum: a4a5b6d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4959 ; free virtual = 14136
Phase 2.1 Placer Initialization Core | Checksum: a4a5b6d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4959 ; free virtual = 14136
Phase 2 Placer Initialization | Checksum: a4a5b6d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.551 ; gain = 0.000 ; free physical = 4959 ; free virtual = 14136

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1158c739e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4956 ; free virtual = 14134

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1158c739e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4956 ; free virtual = 14134

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1be78dcbb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4948 ; free virtual = 14126

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 11942a66a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4948 ; free virtual = 14126

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 11942a66a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4948 ; free virtual = 14126

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 199f4a803

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4948 ; free virtual = 14126

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1f038ddc1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4948 ; free virtual = 14126

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 127bad033

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 127bad033

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 127bad033

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 127bad033

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
Phase 4.6 Small Shape Detail Placement | Checksum: 127bad033

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 127bad033

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
Phase 4 Detail Placement | Checksum: 127bad033

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: a4a01922

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: a4a01922

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.650. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 101b97bda

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
Phase 5.2.2 Post Placement Optimization | Checksum: 101b97bda

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
Phase 5.2 Post Commit Optimization | Checksum: 101b97bda

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 101b97bda

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 101b97bda

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 101b97bda

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
Phase 5.5 Placer Reporting | Checksum: 101b97bda

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 131166ce6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 131166ce6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
Ending Placer Task | Checksum: 9d5c706d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.535 ; gain = 7.984 ; free physical = 4941 ; free virtual = 14120
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1643.535 ; gain = 8.000 ; free physical = 4941 ; free virtual = 14120
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1643.535 ; gain = 0.000 ; free physical = 4929 ; free virtual = 14120
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1643.539 ; gain = 0.000 ; free physical = 4936 ; free virtual = 14117
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1643.539 ; gain = 0.000 ; free physical = 4936 ; free virtual = 14117
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1643.539 ; gain = 0.000 ; free physical = 4936 ; free virtual = 14118
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1643.555 ; gain = 0.000 ; free physical = 4922 ; free virtual = 14116
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  fixed_io_mio[53] of IOStandard LVCMOS18; fixed_io_mio[52] of IOStandard LVCMOS18; fixed_io_mio[51] of IOStandard LVCMOS18; fixed_io_mio[50] of IOStandard LVCMOS18; fixed_io_mio[49] of IOStandard LVCMOS18; fixed_io_mio[48] of IOStandard LVCMOS18; fixed_io_mio[47] of IOStandard LVCMOS18; fixed_io_mio[46] of IOStandard LVCMOS18; fixed_io_mio[45] of IOStandard LVCMOS18; fixed_io_mio[44] of IOStandard LVCMOS18; fixed_io_mio[43] of IOStandard LVCMOS18; fixed_io_mio[42] of IOStandard LVCMOS18; fixed_io_mio[41] of IOStandard LVCMOS18; fixed_io_mio[40] of IOStandard LVCMOS18; fixed_io_mio[39] of IOStandard LVCMOS18; fixed_io_mio[38] of IOStandard LVCMOS18; fixed_io_mio[37] of IOStandard LVCMOS18; fixed_io_mio[36] of IOStandard LVCMOS18; fixed_io_mio[35] of IOStandard LVCMOS18; fixed_io_mio[34] of IOStandard LVCMOS18; fixed_io_mio[33] of IOStandard LVCMOS18; fixed_io_mio[32] of IOStandard LVCMOS18; fixed_io_mio[31] of IOStandard LVCMOS18; fixed_io_mio[30] of IOStandard LVCMOS18; fixed_io_mio[29] of IOStandard LVCMOS18; fixed_io_mio[28] of IOStandard LVCMOS18; fixed_io_mio[27] of IOStandard LVCMOS18; fixed_io_mio[26] of IOStandard LVCMOS18; fixed_io_mio[25] of IOStandard LVCMOS18; fixed_io_mio[24] of IOStandard LVCMOS18; fixed_io_mio[23] of IOStandard LVCMOS18; fixed_io_mio[22] of IOStandard LVCMOS18; fixed_io_mio[21] of IOStandard LVCMOS18; fixed_io_mio[20] of IOStandard LVCMOS18; fixed_io_mio[19] of IOStandard LVCMOS18; fixed_io_mio[18] of IOStandard LVCMOS18; fixed_io_mio[17] of IOStandard LVCMOS18; fixed_io_mio[16] of IOStandard LVCMOS18; fixed_io_mio[15] of IOStandard LVCMOS33; fixed_io_mio[14] of IOStandard LVCMOS33; fixed_io_mio[13] of IOStandard LVCMOS33; fixed_io_mio[12] of IOStandard LVCMOS33; fixed_io_mio[11] of IOStandard LVCMOS33; fixed_io_mio[10] of IOStandard LVCMOS33; fixed_io_mio[9] of IOStandard LVCMOS33; fixed_io_mio[8] of IOStandard LVCMOS33; fixed_io_mio[7] of IOStandard LVCMOS33; fixed_io_mio[6] of IOStandard LVCMOS33; fixed_io_mio[5] of IOStandard LVCMOS33; fixed_io_mio[4] of IOStandard LVCMOS33; fixed_io_mio[3] of IOStandard LVCMOS33; fixed_io_mio[2] of IOStandard LVCMOS33; fixed_io_mio[1] of IOStandard LVCMOS33; fixed_io_mio[0] of IOStandard LVCMOS33;
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[31:0] with more than one IO standard is found. Components associated with this bus are:  gpio_bd[31] of IOStandard LVCMOS25; gpio_bd[30] of IOStandard LVCMOS25; gpio_bd[29] of IOStandard LVCMOS25; gpio_bd[28] of IOStandard LVCMOS25; gpio_bd[27] of IOStandard LVCMOS25; gpio_bd[26] of IOStandard LVCMOS33; gpio_bd[25] of IOStandard LVCMOS33; gpio_bd[24] of IOStandard LVCMOS33; gpio_bd[23] of IOStandard LVCMOS33; gpio_bd[22] of IOStandard LVCMOS33; gpio_bd[21] of IOStandard LVCMOS33; gpio_bd[20] of IOStandard LVCMOS33; gpio_bd[19] of IOStandard LVCMOS33; gpio_bd[18] of IOStandard LVCMOS25; gpio_bd[17] of IOStandard LVCMOS25; gpio_bd[16] of IOStandard LVCMOS25; gpio_bd[15] of IOStandard LVCMOS25; gpio_bd[14] of IOStandard LVCMOS25; gpio_bd[13] of IOStandard LVCMOS25; gpio_bd[12] of IOStandard LVCMOS25; gpio_bd[11] of IOStandard LVCMOS25; gpio_bd[10] of IOStandard LVCMOS33; gpio_bd[9] of IOStandard LVCMOS33; gpio_bd[8] of IOStandard LVCMOS33; gpio_bd[7] of IOStandard LVCMOS33; gpio_bd[6] of IOStandard LVCMOS33; gpio_bd[5] of IOStandard LVCMOS33; gpio_bd[4] of IOStandard LVCMOS25; gpio_bd[3] of IOStandard LVCMOS25; gpio_bd[2] of IOStandard LVCMOS25; gpio_bd[1] of IOStandard LVCMOS25; gpio_bd[0] of IOStandard LVCMOS25;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1549a16e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1748.207 ; gain = 104.652 ; free physical = 4794 ; free virtual = 13980

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1549a16e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1748.211 ; gain = 104.656 ; free physical = 4794 ; free virtual = 13980

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1549a16e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1755.207 ; gain = 111.652 ; free physical = 4786 ; free virtual = 13973
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 131333d26

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1781.262 ; gain = 137.707 ; free physical = 4759 ; free virtual = 13947
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.683  | TNS=0      | WHS=-0.294 | THS=-127   |

Phase 2 Router Initialization | Checksum: e0e6bcf1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c6fd001c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 771
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 170730782

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.38   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1652709df

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ff0ccad5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.391  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2424697cc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929
Phase 4 Rip-up And Reroute | Checksum: 2424697cc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 248ef46a4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.506  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 248ef46a4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 248ef46a4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 2489ad0e3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.506  | TNS=0      | WHS=0.023  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1f3d5a16e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 1fdfd5201

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.506  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: 1fdfd5201

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.91913 %
  Global Horizontal Routing Utilization  = 2.30316 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 9 Route finalize | Checksum: 1fdfd5201

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1fdfd5201

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 18fe99d5d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.510  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 12 Post Router Timing | Checksum: 18fe99d5d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1798.809 ; gain = 155.254 ; free physical = 4742 ; free virtual = 13929
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1799.145 ; gain = 155.590 ; free physical = 4742 ; free virtual = 13929
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1799.145 ; gain = 155.590 ; free physical = 4742 ; free virtual = 13929
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1799.145 ; gain = 0.000 ; free physical = 4726 ; free virtual = 13929
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (IOCS-1) IOB clock sharing - IOs hdmi_data_e, spdif placed at U16, U15 connects to flops which are clocked by i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0, i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1.  Pushing these flops into IOB may cause PAR to fail because the clock route is shared between adjacent (differential pair) IOs.  If there are only two clocks packing them in different BELs might fix the problem, like INST IOB1_flop = BEL FF1 and INST IOB2_flop = BEL FF2.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 9 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2037.199 ; gain = 238.055 ; free physical = 4490 ; free virtual = 13691
WARNING: [Vivado_Tcl 4-319] File system_top.mmi does not exist
bdTcl: /home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/.Xil/Vivado-978-beta/HWH/system_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 22:57:42 2015...
[Thu Nov 19 22:57:47 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.53 ; elapsed = 00:02:58 . Memory (MB): peak = 1796.512 ; gain = 0.000 ; free physical = 5743 ; free virtual = 14944
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/.Xil/Vivado-850-beta/dcp/system_top_board.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/.Xil/Vivado-850-beta/dcp/system_top_board.xdc]
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/.Xil/Vivado-850-beta/dcp/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/.Xil/Vivado-850-beta/dcp/system_top_early.xdc]
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/.Xil/Vivado-850-beta/dcp/system_top.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/.Xil/Vivado-850-beta/dcp/system_top.xdc]
Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/.Xil/Vivado-850-beta/dcp/system_top_late.xdc]
Finished Parsing XDC File [/home/home/stefan/projekte/sdr/r2t2/svn/adi_hdl/projects/adv7511/zed/.Xil/Vivado-850-beta/dcp/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1978.508 ; gain = 8.000 ; free physical = 5594 ; free virtual = 14811
Restored from archive | CPU: 2.580000 secs | Memory: 10.370178 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1978.508 ; gain = 8.000 ; free physical = 5594 ; free virtual = 14811
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1978.508 ; gain = 181.996 ; free physical = 5608 ; free virtual = 14810
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 22:58:00 2015...
