
module alu(
    input logic [31:0] A,
    input logic [31:0] B,
    input logic [3:0] ALU_Sel,
    output logic [31:0] ALU_Out,
    output logic Zero
);

    always_comb begin
        case (ALU_Sel)
            4'b0000: ALU_Out = A & B;          
            4'b0001: ALU_Out = A | B;          
            4'b0010: ALU_Out = A + B;          
            4'b0110: ALU_Out = A - B;          
            4'b0111: ALU_Out = (A < B) ? 32'b1 : 32'b0; 
            4'b1100: ALU_Out = ~(A | B);      
            default: ALU_Out = 32'b0;           
        endcase
    end

    assign Zero = (ALU_Out == 32'b0) ? 1'b1 : 1'b0;

endmodule