vendor_name = ModelSim
source_file = 1, /home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/oneBitRegister.vhd
source_file = 1, /home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/nextState.vhd
source_file = 1, /home/gimmepizza/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/gimmepizza/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/gimmepizza/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/gimmepizza/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/db/nextState.cbx.xml
design_name = oneBitRegister
instance = comp, \clk~I , clk, oneBitRegister, 1
instance = comp, \d~I , d, oneBitRegister, 1
instance = comp, \ld~I , ld, oneBitRegister, 1
instance = comp, \clr~I , clr, oneBitRegister, 1
instance = comp, \q~reg0 , q~reg0, oneBitRegister, 1
instance = comp, \q~I , q, oneBitRegister, 1
