
Lab_1_GPIO_STM32F103XX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000020c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800033c  08000344  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800033c  0800033c  00010344  2**0
                  CONTENTS
  4 .ARM          00000000  0800033c  0800033c  00010344  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800033c  08000344  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800033c  0800033c  0001033c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000340  08000340  00010340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000344  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000344  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010344  2**0
                  CONTENTS, READONLY
 12 .debug_info   000000b4  00000000  00000000  0001036d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000096  00000000  00000000  00010421  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000058  00000000  00000000  000104b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000040  00000000  00000000  00010510  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000ab9  00000000  00000000  00010550  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000010b  00000000  00000000  00011009  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00002ef6  00000000  00000000  00011114  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001400a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000009c  00000000  00000000  00014088  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000324 	.word	0x08000324

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000324 	.word	0x08000324

08000170 <clock_init>:
// RCC
#define RCC_BASE    0x40021000
#define RCC_APB2ENR *(vuint32_t *)(RCC_BASE + 0x18)

void clock_init (void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
    RCC_APB2ENR |= (1 << 2);                // Enable clock for PORT A
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <clock_init+0x24>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a06      	ldr	r2, [pc, #24]	; (8000194 <clock_init+0x24>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6013      	str	r3, [r2, #0]
    RCC_APB2ENR |= (1 << 3);                // Enable clock for PORT B
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <clock_init+0x24>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a03      	ldr	r2, [pc, #12]	; (8000194 <clock_init+0x24>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6013      	str	r3, [r2, #0]
}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	40021018 	.word	0x40021018

08000198 <GPIO_init>:

void GPIO_init (void)
{
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
    // Configure PA1 as input floating
    GPIOA_CRL |= (0b0100 << 4);
 800019c:	4b13      	ldr	r3, [pc, #76]	; (80001ec <GPIO_init+0x54>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4a12      	ldr	r2, [pc, #72]	; (80001ec <GPIO_init+0x54>)
 80001a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80001a6:	6013      	str	r3, [r2, #0]

    // Configure PA13 as input floating
    GPIOA_CRH |= (0b0100 << 20);
 80001a8:	4b11      	ldr	r3, [pc, #68]	; (80001f0 <GPIO_init+0x58>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a10      	ldr	r2, [pc, #64]	; (80001f0 <GPIO_init+0x58>)
 80001ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80001b2:	6013      	str	r3, [r2, #0]

    // Configure PB1 as output push-pull
    GPIOB_CRL &= ~(0b1111 << 4);                // clear all 4 mode and config bits
 80001b4:	4b0f      	ldr	r3, [pc, #60]	; (80001f4 <GPIO_init+0x5c>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a0e      	ldr	r2, [pc, #56]	; (80001f4 <GPIO_init+0x5c>)
 80001ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80001be:	6013      	str	r3, [r2, #0]
    GPIOB_CRL |= (0b0001 << 4);
 80001c0:	4b0c      	ldr	r3, [pc, #48]	; (80001f4 <GPIO_init+0x5c>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4a0b      	ldr	r2, [pc, #44]	; (80001f4 <GPIO_init+0x5c>)
 80001c6:	f043 0310 	orr.w	r3, r3, #16
 80001ca:	6013      	str	r3, [r2, #0]

    // Configure PB13 as output push-pull
    GPIOB_CRH &= ~(0b1111 << 20);                // clear all 4 mode and config bits
 80001cc:	4b0a      	ldr	r3, [pc, #40]	; (80001f8 <GPIO_init+0x60>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a09      	ldr	r2, [pc, #36]	; (80001f8 <GPIO_init+0x60>)
 80001d2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80001d6:	6013      	str	r3, [r2, #0]
    GPIOB_CRH |= (0b0001 << 20);
 80001d8:	4b07      	ldr	r3, [pc, #28]	; (80001f8 <GPIO_init+0x60>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a06      	ldr	r2, [pc, #24]	; (80001f8 <GPIO_init+0x60>)
 80001de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001e2:	6013      	str	r3, [r2, #0]

}
 80001e4:	bf00      	nop
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bc80      	pop	{r7}
 80001ea:	4770      	bx	lr
 80001ec:	40010800 	.word	0x40010800
 80001f0:	40010804 	.word	0x40010804
 80001f4:	40010c00 	.word	0x40010c00
 80001f8:	40010c04 	.word	0x40010c04

080001fc <main>:

int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
    clock_init();
 8000202:	f7ff ffb5 	bl	8000170 <clock_init>
    GPIO_init();
 8000206:	f7ff ffc7 	bl	8000198 <GPIO_init>

    int delay = 0;
 800020a:	2300      	movs	r3, #0
 800020c:	607b      	str	r3, [r7, #4]

    GPIOB_ODR |= (1 << 1);                      // LED 1 initially OFF
 800020e:	4b1c      	ldr	r3, [pc, #112]	; (8000280 <main+0x84>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a1b      	ldr	r2, [pc, #108]	; (8000280 <main+0x84>)
 8000214:	f043 0302 	orr.w	r3, r3, #2
 8000218:	6013      	str	r3, [r2, #0]
    GPIOB_ODR |= (1 << 13);                     // LED 2 initially OFF
 800021a:	4b19      	ldr	r3, [pc, #100]	; (8000280 <main+0x84>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	4a18      	ldr	r2, [pc, #96]	; (8000280 <main+0x84>)
 8000220:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000224:	6013      	str	r3, [r2, #0]

    while (1)
    {
        if (((GPIOA_IDR & (1 << 1)) >> 1) == 0)
 8000226:	4b17      	ldr	r3, [pc, #92]	; (8000284 <main+0x88>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f003 0302 	and.w	r3, r3, #2
 800022e:	2b00      	cmp	r3, #0
 8000230:	d10c      	bne.n	800024c <main+0x50>
        {
            GPIOB_ODR ^= (1 << 1);              // Toggle LED on PB1
 8000232:	4b13      	ldr	r3, [pc, #76]	; (8000280 <main+0x84>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4a12      	ldr	r2, [pc, #72]	; (8000280 <main+0x84>)
 8000238:	f083 0302 	eor.w	r3, r3, #2
 800023c:	6013      	str	r3, [r2, #0]
            while (((GPIOA_IDR & (1 << 1)) >> 1) == 0);
 800023e:	bf00      	nop
 8000240:	4b10      	ldr	r3, [pc, #64]	; (8000284 <main+0x88>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	f003 0302 	and.w	r3, r3, #2
 8000248:	2b00      	cmp	r3, #0
 800024a:	d0f9      	beq.n	8000240 <main+0x44>
        }

        if (((GPIOA_IDR & (1 << 13)) >> 13) == 1)
 800024c:	4b0d      	ldr	r3, [pc, #52]	; (8000284 <main+0x88>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	0b5b      	lsrs	r3, r3, #13
 8000252:	f003 0301 	and.w	r3, r3, #1
 8000256:	2b01      	cmp	r3, #1
 8000258:	d1e5      	bne.n	8000226 <main+0x2a>
        {
            GPIOB_ODR ^= (1 << 13);                 // Toggle LED on PB13
 800025a:	4b09      	ldr	r3, [pc, #36]	; (8000280 <main+0x84>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	4a08      	ldr	r2, [pc, #32]	; (8000280 <main+0x84>)
 8000260:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8000264:	6013      	str	r3, [r2, #0]
            for (delay = 0 ; delay < 10000 ; delay ++);
 8000266:	2300      	movs	r3, #0
 8000268:	607b      	str	r3, [r7, #4]
 800026a:	e002      	b.n	8000272 <main+0x76>
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	3301      	adds	r3, #1
 8000270:	607b      	str	r3, [r7, #4]
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	f242 720f 	movw	r2, #9999	; 0x270f
 8000278:	4293      	cmp	r3, r2
 800027a:	ddf7      	ble.n	800026c <main+0x70>
        if (((GPIOA_IDR & (1 << 1)) >> 1) == 0)
 800027c:	e7d3      	b.n	8000226 <main+0x2a>
 800027e:	bf00      	nop
 8000280:	40010c0c 	.word	0x40010c0c
 8000284:	40010808 	.word	0x40010808

08000288 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000288:	480d      	ldr	r0, [pc, #52]	; (80002c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800028a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800028c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000290:	480c      	ldr	r0, [pc, #48]	; (80002c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000292:	490d      	ldr	r1, [pc, #52]	; (80002c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000294:	4a0d      	ldr	r2, [pc, #52]	; (80002cc <LoopForever+0xe>)
  movs r3, #0
 8000296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000298:	e002      	b.n	80002a0 <LoopCopyDataInit>

0800029a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800029a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800029c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800029e:	3304      	adds	r3, #4

080002a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a4:	d3f9      	bcc.n	800029a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002a6:	4a0a      	ldr	r2, [pc, #40]	; (80002d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a8:	4c0a      	ldr	r4, [pc, #40]	; (80002d4 <LoopForever+0x16>)
  movs r3, #0
 80002aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002ac:	e001      	b.n	80002b2 <LoopFillZerobss>

080002ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002b0:	3204      	adds	r2, #4

080002b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b4:	d3fb      	bcc.n	80002ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002b6:	f000 f811 	bl	80002dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ba:	f7ff ff9f 	bl	80001fc <main>

080002be <LoopForever>:

LoopForever:
    b LoopForever
 80002be:	e7fe      	b.n	80002be <LoopForever>
  ldr   r0, =_estack
 80002c0:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002cc:	08000344 	.word	0x08000344
  ldr r2, =_sbss
 80002d0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d4:	2000001c 	.word	0x2000001c

080002d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d8:	e7fe      	b.n	80002d8 <ADC1_2_IRQHandler>
	...

080002dc <__libc_init_array>:
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	2500      	movs	r5, #0
 80002e0:	4e0c      	ldr	r6, [pc, #48]	; (8000314 <__libc_init_array+0x38>)
 80002e2:	4c0d      	ldr	r4, [pc, #52]	; (8000318 <__libc_init_array+0x3c>)
 80002e4:	1ba4      	subs	r4, r4, r6
 80002e6:	10a4      	asrs	r4, r4, #2
 80002e8:	42a5      	cmp	r5, r4
 80002ea:	d109      	bne.n	8000300 <__libc_init_array+0x24>
 80002ec:	f000 f81a 	bl	8000324 <_init>
 80002f0:	2500      	movs	r5, #0
 80002f2:	4e0a      	ldr	r6, [pc, #40]	; (800031c <__libc_init_array+0x40>)
 80002f4:	4c0a      	ldr	r4, [pc, #40]	; (8000320 <__libc_init_array+0x44>)
 80002f6:	1ba4      	subs	r4, r4, r6
 80002f8:	10a4      	asrs	r4, r4, #2
 80002fa:	42a5      	cmp	r5, r4
 80002fc:	d105      	bne.n	800030a <__libc_init_array+0x2e>
 80002fe:	bd70      	pop	{r4, r5, r6, pc}
 8000300:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000304:	4798      	blx	r3
 8000306:	3501      	adds	r5, #1
 8000308:	e7ee      	b.n	80002e8 <__libc_init_array+0xc>
 800030a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800030e:	4798      	blx	r3
 8000310:	3501      	adds	r5, #1
 8000312:	e7f2      	b.n	80002fa <__libc_init_array+0x1e>
 8000314:	0800033c 	.word	0x0800033c
 8000318:	0800033c 	.word	0x0800033c
 800031c:	0800033c 	.word	0x0800033c
 8000320:	08000340 	.word	0x08000340

08000324 <_init>:
 8000324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000326:	bf00      	nop
 8000328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800032a:	bc08      	pop	{r3}
 800032c:	469e      	mov	lr, r3
 800032e:	4770      	bx	lr

08000330 <_fini>:
 8000330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000332:	bf00      	nop
 8000334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000336:	bc08      	pop	{r3}
 8000338:	469e      	mov	lr, r3
 800033a:	4770      	bx	lr
