+====================+===================+========================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                    |
+====================+===================+========================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg/R                                                                         |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]/R                                                               |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/S                                                           |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]/R                                                           |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[0]/R                                                               |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/R                                                                  |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg/R                                                                  |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D                                            |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_reg/R                                                                         |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/D                                                        |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg/D                                                            |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].LVL_DETECT_GEN.hw_intr_reg[0]/D                             |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D                                               |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/D                        |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D                                            |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D                                    |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D                                                        |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
