[2025-09-18 08:14:43] START suite=qualcomm_srv trace=srv213_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv213_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2573843 heartbeat IPC: 3.885 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000863 heartbeat IPC: 4.12 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5000863 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5000863 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13067150 heartbeat IPC: 1.24 cumulative IPC: 1.24 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21127454 heartbeat IPC: 1.241 cumulative IPC: 1.24 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 29154365 heartbeat IPC: 1.246 cumulative IPC: 1.242 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 37174597 heartbeat IPC: 1.247 cumulative IPC: 1.243 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 45201510 heartbeat IPC: 1.246 cumulative IPC: 1.244 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 53216333 heartbeat IPC: 1.248 cumulative IPC: 1.244 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv213_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000007 cycles: 61302013 heartbeat IPC: 1.237 cumulative IPC: 1.243 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 69382406 heartbeat IPC: 1.238 cumulative IPC: 1.243 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 77429312 heartbeat IPC: 1.243 cumulative IPC: 1.243 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 80473731 cumulative IPC: 1.243 (Simulation time: 00 hr 12 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 80473731 cumulative IPC: 1.243 (Simulation time: 00 hr 12 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv213_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.243 instructions: 100000000 cycles: 80473731
CPU 0 Branch Prediction Accuracy: 92.72% MPKI: 12.92 Average ROB Occupancy at Mispredict: 30.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08499
BRANCH_INDIRECT: 0.3687
BRANCH_CONDITIONAL: 11.1
BRANCH_DIRECT_CALL: 0.4188
BRANCH_INDIRECT_CALL: 0.5425
BRANCH_RETURN: 0.4043


====Backend Stall Breakdown====
ROB_STALL: 56140
LQ_STALL: 0
SQ_STALL: 50204


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 71
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 10.11039

== Total ==
ADDR_TRANS: 71
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 56052

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 5544

cpu0->cpu0_STLB TOTAL        ACCESS:    2106615 HIT:    2105915 MISS:        700 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106615 HIT:    2105915 MISS:        700 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 123.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9582495 HIT:    8962254 MISS:     620241 MSHR_MERGE:      37034
cpu0->cpu0_L2C LOAD         ACCESS:    7696763 HIT:    7194662 MISS:     502101 MSHR_MERGE:        487
cpu0->cpu0_L2C RFO          ACCESS:     579911 HIT:     530758 MISS:      49153 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     161959 HIT:     107828 MISS:      54131 MSHR_MERGE:      36547
cpu0->cpu0_L2C WRITE        ACCESS:    1142623 HIT:    1128670 MISS:      13953 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1239 HIT:        336 MISS:        903 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     116534 ISSUED:     108211 USEFUL:       1697 USELESS:       5902
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15830846 HIT:    7731614 MISS:    8099232 MSHR_MERGE:    2027529
cpu0->cpu0_L1I LOAD         ACCESS:   15830846 HIT:    7731614 MISS:    8099232 MSHR_MERGE:    2027529
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.91 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30786104 HIT:   26830368 MISS:    3955736 MSHR_MERGE:    1695656
cpu0->cpu0_L1D LOAD         ACCESS:   16600019 HIT:   14488949 MISS:    2111070 MSHR_MERGE:     486011
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     341933 HIT:     249543 MISS:      92390 MSHR_MERGE:      38520
cpu0->cpu0_L1D WRITE        ACCESS:   13842747 HIT:   12091745 MISS:    1751002 MSHR_MERGE:    1171090
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1405 HIT:        131 MISS:       1274 MSHR_MERGE:         35
cpu0->cpu0_L1D PREFETCH REQUESTED:     540716 ISSUED:     341933 USEFUL:       9379 USELESS:      37761
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12986176 HIT:   10711338 MISS:    2274838 MSHR_MERGE:    1149010
cpu0->cpu0_ITLB LOAD         ACCESS:   12986176 HIT:   10711338 MISS:    2274838 MSHR_MERGE:    1149010
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28910806 HIT:   27595653 MISS:    1315153 MSHR_MERGE:     334366
cpu0->cpu0_DTLB LOAD         ACCESS:   28910806 HIT:   27595653 MISS:    1315153 MSHR_MERGE:     334366
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.089 cycles
cpu0->LLC TOTAL        ACCESS:     679096 HIT:     668324 MISS:      10772 MSHR_MERGE:        302
cpu0->LLC LOAD         ACCESS:     501614 HIT:     493870 MISS:       7744 MSHR_MERGE:         44
cpu0->LLC RFO          ACCESS:      49153 HIT:      49151 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17584 HIT:      14745 MISS:       2839 MSHR_MERGE:        258
cpu0->LLC WRITE        ACCESS:     109842 HIT:     109839 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        903 HIT:        719 MISS:        184 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:      10451
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          9
  FULL:          0
Channel 0 REFRESHES ISSUED:       6706

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534770       544873        53368          585
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           81           40            8
  STLB miss resolved @ L2C                0           32          166          229           18
  STLB miss resolved @ LLC                0           50          261          404           44
  STLB miss resolved @ MEM                0            0           47          119           93

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193736        48147      1557931       101695            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            8           12            0
  STLB miss resolved @ L2C                0            2            5            5            0
  STLB miss resolved @ LLC                0           15           36           36            0
  STLB miss resolved @ MEM                0            0            6           17            0
[2025-09-18 08:26:59] END   suite=qualcomm_srv trace=srv213_ap (rc=0)
