

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Wed Feb 11 20:56:39 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ADSD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.833|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+-----+-----+----------+
    |   Latency   |  Interval | Pipeline |
    |  min |  max | min | max |   Type   |
    +------+------+-----+-----+----------+
    |  1064|  1064|  957|  957| dataflow |
    +------+------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                        |                      |  Latency  |  Interval | Pipeline|
        |                Instance                |        Module        | min | max | min | max |   Type  |
        +----------------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_compute_class_fu_242                |compute_class         |  956|  956|  956|  956|   none  |
        |grp_load_data48_fu_359                  |load_data48           |  107|  107|  107|  107|   none  |
        |result_load_loc_chan_Block_proc_fu_402  |Block_proc            |    0|    0|    0|    0|   none  |
        |tmp_p_ADSD_Classifier_cp_fu_408         |p_ADSD_Classifier_cp  |    0|    0|    0|    0|   none  |
        +----------------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.95>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%x_norm_in_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %x_norm_in_V)"   --->   Operation 5 'read' 'x_norm_in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x_V)"   --->   Operation 6 'read' 'x_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_norm_in_V_c = alloca i24, align 4"   --->   Operation 7 'alloca' 'x_norm_in_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%x_local_0_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 8 'alloca' 'x_local_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%x_local_1_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 9 'alloca' 'x_local_1_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%x_local_2_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 10 'alloca' 'x_local_2_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%x_local_3_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 11 'alloca' 'x_local_3_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%x_local_4_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 12 'alloca' 'x_local_4_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%x_local_5_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 13 'alloca' 'x_local_5_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%x_local_6_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 14 'alloca' 'x_local_6_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%x_local_7_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 15 'alloca' 'x_local_7_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%x_local_8_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 16 'alloca' 'x_local_8_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%x_local_9_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 17 'alloca' 'x_local_9_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%x_local_10_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 18 'alloca' 'x_local_10_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%x_local_11_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 19 'alloca' 'x_local_11_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%x_local_12_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 20 'alloca' 'x_local_12_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%x_local_13_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 21 'alloca' 'x_local_13_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%x_local_14_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 22 'alloca' 'x_local_14_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%x_local_15_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 23 'alloca' 'x_local_15_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [2/2] (3.63ns)   --->   "call fastcc void @load_data48(i64* %gmem, i32 %x_V_read, [49 x i8]* nocapture %x_local_0_V, [49 x i8]* nocapture %x_local_1_V, [49 x i8]* nocapture %x_local_2_V, [49 x i8]* nocapture %x_local_3_V, [49 x i8]* nocapture %x_local_4_V, [49 x i8]* nocapture %x_local_5_V, [49 x i8]* nocapture %x_local_6_V, [49 x i8]* nocapture %x_local_7_V, [49 x i8]* nocapture %x_local_8_V, [49 x i8]* nocapture %x_local_9_V, [49 x i8]* nocapture %x_local_10_V, [49 x i8]* nocapture %x_local_11_V, [49 x i8]* nocapture %x_local_12_V, [49 x i8]* nocapture %x_local_13_V, [49 x i8]* nocapture %x_local_14_V, [49 x i8]* nocapture %x_local_15_V, i24 %x_norm_in_V_read, i24* %x_norm_in_V_c)"   --->   Operation 24 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @load_data48(i64* %gmem, i32 %x_V_read, [49 x i8]* nocapture %x_local_0_V, [49 x i8]* nocapture %x_local_1_V, [49 x i8]* nocapture %x_local_2_V, [49 x i8]* nocapture %x_local_3_V, [49 x i8]* nocapture %x_local_4_V, [49 x i8]* nocapture %x_local_5_V, [49 x i8]* nocapture %x_local_6_V, [49 x i8]* nocapture %x_local_7_V, [49 x i8]* nocapture %x_local_8_V, [49 x i8]* nocapture %x_local_9_V, [49 x i8]* nocapture %x_local_10_V, [49 x i8]* nocapture %x_local_11_V, [49 x i8]* nocapture %x_local_12_V, [49 x i8]* nocapture %x_local_13_V, [49 x i8]* nocapture %x_local_14_V, [49 x i8]* nocapture %x_local_15_V, i24 %x_norm_in_V_read, i24* %x_norm_in_V_c)"   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%result = call fastcc double @compute_class([49 x i8]* %x_local_0_V, [49 x i8]* %x_local_1_V, [49 x i8]* %x_local_2_V, [49 x i8]* %x_local_3_V, [49 x i8]* %x_local_4_V, [49 x i8]* %x_local_5_V, [49 x i8]* %x_local_6_V, [49 x i8]* %x_local_7_V, [49 x i8]* %x_local_8_V, [49 x i8]* %x_local_9_V, [49 x i8]* %x_local_10_V, [49 x i8]* %x_local_11_V, [49 x i8]* %x_local_12_V, [49 x i8]* %x_local_13_V, [49 x i8]* %x_local_14_V, [49 x i8]* %x_local_15_V, i24* %x_norm_in_V_c)" [ADSD/Classifier.cpp:107]   --->   Operation 26 'call' 'result' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 3.12>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !179"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:102]   --->   Operation 28 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24 %x_norm_in_V), !map !185"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !191"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @classify_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 98, [5 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %x_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 98, [1 x i8]* @bundle, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24 %x_norm_in_V, [10 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str19, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:86]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str19, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:87]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @x_norm_in_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i24* %x_norm_in_V_c, i24* %x_norm_in_V_c)"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %x_norm_in_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (3.12ns)   --->   "%result = call fastcc double @compute_class([49 x i8]* %x_local_0_V, [49 x i8]* %x_local_1_V, [49 x i8]* %x_local_2_V, [49 x i8]* %x_local_3_V, [49 x i8]* %x_local_4_V, [49 x i8]* %x_local_5_V, [49 x i8]* %x_local_6_V, [49 x i8]* %x_local_7_V, [49 x i8]* %x_local_8_V, [49 x i8]* %x_local_9_V, [49 x i8]* %x_local_10_V, [49 x i8]* %x_local_11_V, [49 x i8]* %x_local_12_V, [49 x i8]* %x_local_13_V, [49 x i8]* %x_local_14_V, [49 x i8]* %x_local_15_V, i24* %x_norm_in_V_c)" [ADSD/Classifier.cpp:107]   --->   Operation 38 'call' 'result' <Predicate = true> <Delay = 3.12> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%result_load_loc_chan = call fastcc double @Block__proc(double %result)" [ADSD/Classifier.cpp:107]   --->   Operation 39 'call' 'result_load_loc_chan' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call fastcc double @"__ADSD/Classifier.cp"(double %result_load_loc_chan)" [ADSD/Classifier.cpp:107]   --->   Operation 40 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "ret double %tmp" [ADSD/Classifier.cpp:109]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_norm_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ svs_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_133]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_240]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_341]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_442]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_543]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_644]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_745]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_846]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_947]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1034]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1135]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1236]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1337]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1438]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1539]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_norm_in_V_read     (read                ) [ 00100]
x_V_read             (read                ) [ 00100]
x_norm_in_V_c        (alloca              ) [ 01111]
x_local_0_V          (alloca              ) [ 00111]
x_local_1_V          (alloca              ) [ 00111]
x_local_2_V          (alloca              ) [ 00111]
x_local_3_V          (alloca              ) [ 00111]
x_local_4_V          (alloca              ) [ 00111]
x_local_5_V          (alloca              ) [ 00111]
x_local_6_V          (alloca              ) [ 00111]
x_local_7_V          (alloca              ) [ 00111]
x_local_8_V          (alloca              ) [ 00111]
x_local_9_V          (alloca              ) [ 00111]
x_local_10_V         (alloca              ) [ 00111]
x_local_11_V         (alloca              ) [ 00111]
x_local_12_V         (alloca              ) [ 00111]
x_local_13_V         (alloca              ) [ 00111]
x_local_14_V         (alloca              ) [ 00111]
x_local_15_V         (alloca              ) [ 00111]
StgValue_25          (call                ) [ 00000]
StgValue_27          (specbitsmap         ) [ 00000]
StgValue_28          (specdataflowpipeline) [ 00000]
StgValue_29          (specbitsmap         ) [ 00000]
StgValue_30          (specbitsmap         ) [ 00000]
StgValue_31          (spectopmodule       ) [ 00000]
StgValue_32          (specinterface       ) [ 00000]
StgValue_33          (specinterface       ) [ 00000]
StgValue_34          (specinterface       ) [ 00000]
StgValue_35          (specinterface       ) [ 00000]
empty                (specchannel         ) [ 00000]
StgValue_37          (specinterface       ) [ 00000]
result               (call                ) [ 00000]
result_load_loc_chan (call                ) [ 00000]
tmp                  (call                ) [ 00000]
StgValue_41          (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_norm_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_norm_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="svs_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="svs_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="svs_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="svs_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="svs_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="svs_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="svs_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="svs_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="svs_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="svs_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="svs_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="svs_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="svs_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="svs_V_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="svs_V_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="svs_V_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="alphas_V_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="alphas_V_133">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_133"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="alphas_V_240">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_240"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="alphas_V_341">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_341"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="alphas_V_442">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_442"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="alphas_V_543">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_543"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="alphas_V_644">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_644"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="alphas_V_745">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_745"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="alphas_V_846">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_846"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="alphas_V_947">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_947"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="alphas_V_1034">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1034"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="alphas_V_1135">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1135"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="alphas_V_1236">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1236"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="alphas_V_1337">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1337"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="alphas_V_1438">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1438"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="alphas_V_1539">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1539"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="sv_norms_V_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="sv_norms_V_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="sv_norms_V_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="sv_norms_V_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="sv_norms_V_4">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="sv_norms_V_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="sv_norms_V_6">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="sv_norms_V_7">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="sv_norms_V_8">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="sv_norms_V_9">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sv_norms_V_10">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="sv_norms_V_11">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="sv_norms_V_12">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="sv_norms_V_13">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="sv_norms_V_14">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="sv_norms_V_15">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data48"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_class"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="classify_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_norm_in_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__ADSD/Classifier.cp"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="x_norm_in_V_c_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_norm_in_V_c/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_local_0_V_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_0_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="x_local_1_V_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_1_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_local_2_V_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_2_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_local_3_V_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_3_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_local_4_V_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_4_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="x_local_5_V_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_5_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_local_6_V_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_6_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="x_local_7_V_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_7_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="x_local_8_V_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_8_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_local_9_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_9_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_local_10_V_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_10_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_local_11_V_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_11_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_local_12_V_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_12_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_local_13_V_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_13_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_local_14_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_14_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="x_local_15_V_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_15_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_norm_in_V_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_norm_in_V_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="x_V_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_compute_class_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="17" bw="24" slack="2"/>
<pin id="261" dir="0" index="18" bw="125" slack="0"/>
<pin id="262" dir="0" index="19" bw="125" slack="0"/>
<pin id="263" dir="0" index="20" bw="125" slack="0"/>
<pin id="264" dir="0" index="21" bw="128" slack="0"/>
<pin id="265" dir="0" index="22" bw="125" slack="0"/>
<pin id="266" dir="0" index="23" bw="125" slack="0"/>
<pin id="267" dir="0" index="24" bw="126" slack="0"/>
<pin id="268" dir="0" index="25" bw="125" slack="0"/>
<pin id="269" dir="0" index="26" bw="128" slack="0"/>
<pin id="270" dir="0" index="27" bw="126" slack="0"/>
<pin id="271" dir="0" index="28" bw="125" slack="0"/>
<pin id="272" dir="0" index="29" bw="125" slack="0"/>
<pin id="273" dir="0" index="30" bw="126" slack="0"/>
<pin id="274" dir="0" index="31" bw="127" slack="0"/>
<pin id="275" dir="0" index="32" bw="126" slack="0"/>
<pin id="276" dir="0" index="33" bw="128" slack="0"/>
<pin id="277" dir="0" index="34" bw="7" slack="0"/>
<pin id="278" dir="0" index="35" bw="6" slack="0"/>
<pin id="279" dir="0" index="36" bw="6" slack="0"/>
<pin id="280" dir="0" index="37" bw="8" slack="0"/>
<pin id="281" dir="0" index="38" bw="6" slack="0"/>
<pin id="282" dir="0" index="39" bw="5" slack="0"/>
<pin id="283" dir="0" index="40" bw="5" slack="0"/>
<pin id="284" dir="0" index="41" bw="6" slack="0"/>
<pin id="285" dir="0" index="42" bw="5" slack="0"/>
<pin id="286" dir="0" index="43" bw="5" slack="0"/>
<pin id="287" dir="0" index="44" bw="6" slack="0"/>
<pin id="288" dir="0" index="45" bw="7" slack="0"/>
<pin id="289" dir="0" index="46" bw="5" slack="0"/>
<pin id="290" dir="0" index="47" bw="5" slack="0"/>
<pin id="291" dir="0" index="48" bw="6" slack="0"/>
<pin id="292" dir="0" index="49" bw="5" slack="0"/>
<pin id="293" dir="0" index="50" bw="30" slack="0"/>
<pin id="294" dir="0" index="51" bw="28" slack="0"/>
<pin id="295" dir="0" index="52" bw="30" slack="0"/>
<pin id="296" dir="0" index="53" bw="28" slack="0"/>
<pin id="297" dir="0" index="54" bw="28" slack="0"/>
<pin id="298" dir="0" index="55" bw="28" slack="0"/>
<pin id="299" dir="0" index="56" bw="29" slack="0"/>
<pin id="300" dir="0" index="57" bw="27" slack="0"/>
<pin id="301" dir="0" index="58" bw="29" slack="0"/>
<pin id="302" dir="0" index="59" bw="29" slack="0"/>
<pin id="303" dir="0" index="60" bw="28" slack="0"/>
<pin id="304" dir="0" index="61" bw="28" slack="0"/>
<pin id="305" dir="0" index="62" bw="29" slack="0"/>
<pin id="306" dir="0" index="63" bw="28" slack="0"/>
<pin id="307" dir="0" index="64" bw="27" slack="0"/>
<pin id="308" dir="0" index="65" bw="30" slack="0"/>
<pin id="309" dir="1" index="66" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_load_data48_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="0" index="3" bw="8" slack="0"/>
<pin id="364" dir="0" index="4" bw="8" slack="0"/>
<pin id="365" dir="0" index="5" bw="8" slack="0"/>
<pin id="366" dir="0" index="6" bw="8" slack="0"/>
<pin id="367" dir="0" index="7" bw="8" slack="0"/>
<pin id="368" dir="0" index="8" bw="8" slack="0"/>
<pin id="369" dir="0" index="9" bw="8" slack="0"/>
<pin id="370" dir="0" index="10" bw="8" slack="0"/>
<pin id="371" dir="0" index="11" bw="8" slack="0"/>
<pin id="372" dir="0" index="12" bw="8" slack="0"/>
<pin id="373" dir="0" index="13" bw="8" slack="0"/>
<pin id="374" dir="0" index="14" bw="8" slack="0"/>
<pin id="375" dir="0" index="15" bw="8" slack="0"/>
<pin id="376" dir="0" index="16" bw="8" slack="0"/>
<pin id="377" dir="0" index="17" bw="8" slack="0"/>
<pin id="378" dir="0" index="18" bw="8" slack="0"/>
<pin id="379" dir="0" index="19" bw="24" slack="0"/>
<pin id="380" dir="0" index="20" bw="24" slack="0"/>
<pin id="381" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="result_load_loc_chan_Block_proc_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result_load_loc_chan/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_p_ADSD_Classifier_cp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="414" class="1005" name="x_norm_in_V_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="24" slack="1"/>
<pin id="416" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="x_norm_in_V_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="x_V_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="x_norm_in_V_c_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="24" slack="0"/>
<pin id="426" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="x_norm_in_V_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="106" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="106" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="106" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="106" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="106" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="106" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="106" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="106" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="106" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="106" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="106" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="106" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="106" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="106" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="106" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="106" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="106" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="102" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="104" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="310"><net_src comp="110" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="242" pin=18"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="242" pin=19"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="242" pin=20"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="242" pin=21"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="242" pin=22"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="242" pin=23"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="242" pin=24"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="242" pin=25"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="242" pin=26"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="242" pin=27"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="242" pin=28"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="242" pin=29"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="242" pin=30"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="242" pin=31"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="242" pin=32"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="242" pin=33"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="242" pin=34"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="242" pin=35"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="242" pin=36"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="242" pin=37"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="242" pin=38"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="242" pin=39"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="242" pin=40"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="242" pin=41"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="242" pin=42"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="242" pin=43"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="242" pin=44"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="242" pin=45"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="242" pin=46"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="242" pin=47"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="242" pin=48"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="242" pin=49"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="242" pin=50"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="242" pin=51"/></net>

<net id="345"><net_src comp="74" pin="0"/><net_sink comp="242" pin=52"/></net>

<net id="346"><net_src comp="76" pin="0"/><net_sink comp="242" pin=53"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="242" pin=54"/></net>

<net id="348"><net_src comp="80" pin="0"/><net_sink comp="242" pin=55"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="242" pin=56"/></net>

<net id="350"><net_src comp="84" pin="0"/><net_sink comp="242" pin=57"/></net>

<net id="351"><net_src comp="86" pin="0"/><net_sink comp="242" pin=58"/></net>

<net id="352"><net_src comp="88" pin="0"/><net_sink comp="242" pin=59"/></net>

<net id="353"><net_src comp="90" pin="0"/><net_sink comp="242" pin=60"/></net>

<net id="354"><net_src comp="92" pin="0"/><net_sink comp="242" pin=61"/></net>

<net id="355"><net_src comp="94" pin="0"/><net_sink comp="242" pin=62"/></net>

<net id="356"><net_src comp="96" pin="0"/><net_sink comp="242" pin=63"/></net>

<net id="357"><net_src comp="98" pin="0"/><net_sink comp="242" pin=64"/></net>

<net id="358"><net_src comp="100" pin="0"/><net_sink comp="242" pin=65"/></net>

<net id="382"><net_src comp="108" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="384"><net_src comp="236" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="385"><net_src comp="166" pin="1"/><net_sink comp="359" pin=3"/></net>

<net id="386"><net_src comp="170" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="387"><net_src comp="174" pin="1"/><net_sink comp="359" pin=5"/></net>

<net id="388"><net_src comp="178" pin="1"/><net_sink comp="359" pin=6"/></net>

<net id="389"><net_src comp="182" pin="1"/><net_sink comp="359" pin=7"/></net>

<net id="390"><net_src comp="186" pin="1"/><net_sink comp="359" pin=8"/></net>

<net id="391"><net_src comp="190" pin="1"/><net_sink comp="359" pin=9"/></net>

<net id="392"><net_src comp="194" pin="1"/><net_sink comp="359" pin=10"/></net>

<net id="393"><net_src comp="198" pin="1"/><net_sink comp="359" pin=11"/></net>

<net id="394"><net_src comp="202" pin="1"/><net_sink comp="359" pin=12"/></net>

<net id="395"><net_src comp="206" pin="1"/><net_sink comp="359" pin=13"/></net>

<net id="396"><net_src comp="210" pin="1"/><net_sink comp="359" pin=14"/></net>

<net id="397"><net_src comp="214" pin="1"/><net_sink comp="359" pin=15"/></net>

<net id="398"><net_src comp="218" pin="1"/><net_sink comp="359" pin=16"/></net>

<net id="399"><net_src comp="222" pin="1"/><net_sink comp="359" pin=17"/></net>

<net id="400"><net_src comp="226" pin="1"/><net_sink comp="359" pin=18"/></net>

<net id="401"><net_src comp="230" pin="2"/><net_sink comp="359" pin=19"/></net>

<net id="406"><net_src comp="158" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="242" pin="66"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="160" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="230" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="359" pin=19"/></net>

<net id="422"><net_src comp="236" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="427"><net_src comp="162" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="359" pin=20"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="242" pin=17"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: classify : gmem | {1 2 }
	Port: classify : x_V | {1 }
	Port: classify : x_norm_in_V | {1 }
	Port: classify : svs_V_0 | {3 4 }
	Port: classify : svs_V_1 | {3 4 }
	Port: classify : svs_V_2 | {3 4 }
	Port: classify : svs_V_3 | {3 4 }
	Port: classify : svs_V_4 | {3 4 }
	Port: classify : svs_V_5 | {3 4 }
	Port: classify : svs_V_6 | {3 4 }
	Port: classify : svs_V_7 | {3 4 }
	Port: classify : svs_V_8 | {3 4 }
	Port: classify : svs_V_9 | {3 4 }
	Port: classify : svs_V_10 | {3 4 }
	Port: classify : svs_V_11 | {3 4 }
	Port: classify : svs_V_12 | {3 4 }
	Port: classify : svs_V_13 | {3 4 }
	Port: classify : svs_V_14 | {3 4 }
	Port: classify : svs_V_15 | {3 4 }
	Port: classify : alphas_V_0 | {3 4 }
	Port: classify : alphas_V_133 | {3 4 }
	Port: classify : alphas_V_240 | {3 4 }
	Port: classify : alphas_V_341 | {3 4 }
	Port: classify : alphas_V_442 | {3 4 }
	Port: classify : alphas_V_543 | {3 4 }
	Port: classify : alphas_V_644 | {3 4 }
	Port: classify : alphas_V_745 | {3 4 }
	Port: classify : alphas_V_846 | {3 4 }
	Port: classify : alphas_V_947 | {3 4 }
	Port: classify : alphas_V_1034 | {3 4 }
	Port: classify : alphas_V_1135 | {3 4 }
	Port: classify : alphas_V_1236 | {3 4 }
	Port: classify : alphas_V_1337 | {3 4 }
	Port: classify : alphas_V_1438 | {3 4 }
	Port: classify : alphas_V_1539 | {3 4 }
	Port: classify : sv_norms_V_0 | {3 4 }
	Port: classify : sv_norms_V_1 | {3 4 }
	Port: classify : sv_norms_V_2 | {3 4 }
	Port: classify : sv_norms_V_3 | {3 4 }
	Port: classify : sv_norms_V_4 | {3 4 }
	Port: classify : sv_norms_V_5 | {3 4 }
	Port: classify : sv_norms_V_6 | {3 4 }
	Port: classify : sv_norms_V_7 | {3 4 }
	Port: classify : sv_norms_V_8 | {3 4 }
	Port: classify : sv_norms_V_9 | {3 4 }
	Port: classify : sv_norms_V_10 | {3 4 }
	Port: classify : sv_norms_V_11 | {3 4 }
	Port: classify : sv_norms_V_12 | {3 4 }
	Port: classify : sv_norms_V_13 | {3 4 }
	Port: classify : sv_norms_V_14 | {3 4 }
	Port: classify : sv_norms_V_15 | {3 4 }
  - Chain level:
	State 1
		StgValue_24 : 1
	State 2
	State 3
	State 4
		result_load_loc_chan : 1
		tmp : 2
		StgValue_41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |        grp_compute_class_fu_242        |    1    | 146.919 |  10734  |  27506  |
|   call   |         grp_load_data48_fu_359         |    0    |  1.769  |   150   |    35   |
|          | result_load_loc_chan_Block_proc_fu_402 |    0    |    0    |    0    |    0    |
|          |     tmp_p_ADSD_Classifier_cp_fu_408    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |      x_norm_in_V_read_read_fu_230      |    0    |    0    |    0    |    0    |
|          |          x_V_read_read_fu_236          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    1    | 148.688 |  10884  |  27541  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|  alphas_V_0 |    0   |    7   |    2   |
|alphas_V_1034|    0   |    6   |    2   |
|alphas_V_1135|    0   |    7   |    2   |
|alphas_V_1236|    0   |    5   |    1   |
| alphas_V_133|    0   |    6   |    2   |
|alphas_V_1337|    0   |    5   |    1   |
|alphas_V_1438|    0   |    6   |    2   |
|alphas_V_1539|    0   |    5   |    1   |
| alphas_V_240|    0   |    6   |    2   |
| alphas_V_341|    0   |    8   |    2   |
| alphas_V_442|    0   |    6   |    2   |
| alphas_V_543|    0   |    5   |    1   |
| alphas_V_644|    0   |    5   |    1   |
| alphas_V_745|    0   |    6   |    2   |
| alphas_V_846|    0   |    5   |    1   |
| alphas_V_947|    0   |    5   |    1   |
| sv_norms_V_0|    0   |   30   |    6   |
| sv_norms_V_1|    0   |   28   |    5   |
|sv_norms_V_10|    0   |   28   |    5   |
|sv_norms_V_11|    0   |   28   |    5   |
|sv_norms_V_12|    0   |   29   |    5   |
|sv_norms_V_13|    0   |   28   |    5   |
|sv_norms_V_14|    0   |   27   |    5   |
|sv_norms_V_15|    0   |   30   |    5   |
| sv_norms_V_2|    0   |   30   |    6   |
| sv_norms_V_3|    0   |   28   |    5   |
| sv_norms_V_4|    0   |   28   |    5   |
| sv_norms_V_5|    0   |   28   |    5   |
| sv_norms_V_6|    0   |   29   |    5   |
| sv_norms_V_7|    0   |   27   |    5   |
| sv_norms_V_8|    0   |   29   |    5   |
| sv_norms_V_9|    0   |   29   |    5   |
|   svs_V_0   |    7   |    0   |    0   |
|   svs_V_1   |    7   |    0   |    0   |
|   svs_V_10  |    7   |    0   |    0   |
|   svs_V_11  |    7   |    0   |    0   |
|   svs_V_12  |    7   |    0   |    0   |
|   svs_V_13  |    8   |    0   |    0   |
|   svs_V_14  |    7   |    0   |    0   |
|   svs_V_15  |    8   |    0   |    0   |
|   svs_V_2   |    7   |    0   |    0   |
|   svs_V_3   |    8   |    0   |    0   |
|   svs_V_4   |    7   |    0   |    0   |
|   svs_V_5   |    7   |    0   |    0   |
|   svs_V_6   |    7   |    0   |    0   |
|   svs_V_7   |    7   |    0   |    0   |
|   svs_V_8   |    8   |    0   |    0   |
|   svs_V_9   |    7   |    0   |    0   |
| x_local_0_V |    0   |   16   |    7   |
| x_local_10_V|    0   |   16   |    7   |
| x_local_11_V|    0   |   16   |    7   |
| x_local_12_V|    0   |   16   |    7   |
| x_local_13_V|    0   |   16   |    7   |
| x_local_14_V|    0   |   16   |    7   |
| x_local_15_V|    0   |   16   |    7   |
| x_local_1_V |    0   |   16   |    7   |
| x_local_2_V |    0   |   16   |    7   |
| x_local_3_V |    0   |   16   |    7   |
| x_local_4_V |    0   |   16   |    7   |
| x_local_5_V |    0   |   16   |    7   |
| x_local_6_V |    0   |   16   |    7   |
| x_local_7_V |    0   |   16   |    7   |
| x_local_8_V |    0   |   16   |    7   |
| x_local_9_V |    0   |   16   |    7   |
+-------------+--------+--------+--------+
|    Total    |   116  |   805  |   219  |
+-------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    x_V_read_reg_419    |   32   |
|  x_norm_in_V_c_reg_424 |   24   |
|x_norm_in_V_read_reg_414|   24   |
+------------------------+--------+
|          Total         |   80   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_load_data48_fu_359 |  p2  |   2  |  32  |   64   ||    9    |
| grp_load_data48_fu_359 |  p19 |   2  |  24  |   48   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   112  ||  3.538  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   148  |  10884 |  27541 |
|   Memory  |   116  |    -   |    -   |   805  |   219  |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   116  |    1   |   152  |  11769 |  27778 |
+-----------+--------+--------+--------+--------+--------+
