{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711714287651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714287652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:11:26 2024 " "Processing started: Fri Mar 29 19:11:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714287652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714287652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714287652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711714287881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711714287881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clock_1Hz.v(8) " "Verilog HDL information at Clock_1Hz.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "Clock_1Hz.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Clock_1Hz.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711714294599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_1Hz " "Found entity 1: Clock_1Hz" {  } { { "Clock_1Hz.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Clock_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_60s.v 2 2 " "Found 2 design units, including 2 entities, in source file time_60s.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_60s " "Found entity 1: time_60s" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294600 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench_60_counter " "Found entity 2: test_bench_60_counter" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lock_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lock_display " "Found entity 1: Lock_display" {  } { { "Lock_display.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Lock_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294602 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench " "Found entity 2: test_bench" {  } { { "Lock_display.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Lock_display.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294602 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_60_min.v(17) " "Verilog HDL information at time_60_min.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711714294603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_60_min.v 2 2 " "Found 2 design units, including 2 entities, in source file time_60_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_60_min " "Found entity 1: time_60_min" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294603 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_1_bench_60_counter " "Found entity 2: test_1_bench_60_counter" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294603 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_24h.v(18) " "Verilog HDL information at time_24h.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711714294604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_24h.v 1 1 " "Found 1 design units, including 1 entities, in source file time_24h.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_24h " "Found entity 1: time_24h" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calendar.v 2 2 " "Found 2 design units, including 2 entities, in source file calendar.v" { { "Info" "ISGN_ENTITY_NAME" "1 calendar " "Found entity 1: calendar" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294605 ""} { "Info" "ISGN_ENTITY_NAME" "2 calendar_test_bench " "Found entity 2: calendar_test_bench" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calendar_display.v 2 2 " "Found 2 design units, including 2 entities, in source file calendar_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calendar_display " "Found entity 1: Calendar_display" {  } { { "Calendar_display.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Calendar_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294606 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_test_bench " "Found entity 2: display_test_bench" {  } { { "Calendar_display.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Calendar_display.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294608 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/FSM/time_date.v " "Can't analyze file -- file D:/FSM/time_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714294608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_date.v 2 2 " "Found 2 design units, including 2 entities, in source file time_date.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_date " "Found entity 1: time_date" {  } { { "time_date.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294609 ""} { "Info" "ISGN_ENTITY_NAME" "2 time_date_test " "Found entity 2: time_date_test" {  } { { "time_date.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_date.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "show_date SHOW_DATE STATE_OF_CLK.v(5) " "Verilog HDL Declaration information at STATE_OF_CLK.v(5): object \"show_date\" differs only in case from object \"SHOW_DATE\" in the same scope" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711714294610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adjust_min ADJUST_MIN STATE_OF_CLK.v(8) " "Verilog HDL Declaration information at STATE_OF_CLK.v(8): object \"adjust_min\" differs only in case from object \"ADJUST_MIN\" in the same scope" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711714294610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adjust_hour ADJUST_HOUR STATE_OF_CLK.v(6) " "Verilog HDL Declaration information at STATE_OF_CLK.v(6): object \"adjust_hour\" differs only in case from object \"ADJUST_HOUR\" in the same scope" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711714294610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adjust_day ADJUST_DAY STATE_OF_CLK.v(7) " "Verilog HDL Declaration information at STATE_OF_CLK.v(7): object \"adjust_day\" differs only in case from object \"ADJUST_DAY\" in the same scope" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711714294610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_of_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file state_of_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_OF_CLK " "Found entity 1: STATE_OF_CLK" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294611 ""} { "Info" "ISGN_ENTITY_NAME" "2 STATE_CLK_test " "Found entity 2: STATE_CLK_test" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294611 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Debounce.v " "Can't analyze file -- file output_files/Debounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714294612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294615 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_debound " "Found entity 2: test_debound" {  } { { "Debounce.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Debounce.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714294615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STATE_OF_CLK " "Elaborating entity \"STATE_OF_CLK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711714294635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(139) " "Verilog HDL assignment warning at STATE_OF_CLK.v(139): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(142) " "Verilog HDL assignment warning at STATE_OF_CLK.v(142): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "STATE_OF_CLK.v(167) " "Verilog HDL Case Statement warning at STATE_OF_CLK.v(167): case item expression never matches the case expression" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 167 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "STATE_OF_CLK.v(178) " "Verilog HDL Case Statement warning at STATE_OF_CLK.v(178): case item expression never matches the case expression" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 178 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "STATE_OF_CLK.v(189) " "Verilog HDL Case Statement warning at STATE_OF_CLK.v(189): case item expression never matches the case expression" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 189 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_s STATE_OF_CLK.v(214) " "Verilog HDL Always Construct warning at STATE_OF_CLK.v(214): variable \"rst_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(215) " "Verilog HDL assignment warning at STATE_OF_CLK.v(215): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop STATE_OF_CLK.v(218) " "Verilog HDL Always Construct warning at STATE_OF_CLK.v(218): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjust_hour STATE_OF_CLK.v(219) " "Verilog HDL Always Construct warning at STATE_OF_CLK.v(219): variable \"adjust_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(220) " "Verilog HDL assignment warning at STATE_OF_CLK.v(220): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjust_day STATE_OF_CLK.v(223) " "Verilog HDL Always Construct warning at STATE_OF_CLK.v(223): variable \"adjust_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(224) " "Verilog HDL assignment warning at STATE_OF_CLK.v(224): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(227) " "Verilog HDL assignment warning at STATE_OF_CLK.v(227): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(233) " "Verilog HDL assignment warning at STATE_OF_CLK.v(233): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(236) " "Verilog HDL assignment warning at STATE_OF_CLK.v(236): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294636 "|STATE_OF_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:fillter1 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:fillter1\"" {  } { { "STATE_OF_CLK.v" "fillter1" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714294637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Debounce.v(31) " "Verilog HDL assignment warning at Debounce.v(31): truncated value with size 32 to match size of target (21)" {  } { { "Debounce.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Debounce.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294637 "|STATE_OF_CLK|Debounce:fillter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_1Hz Clock_1Hz:counter_1hz " "Elaborating entity \"Clock_1Hz\" for hierarchy \"Clock_1Hz:counter_1hz\"" {  } { { "STATE_OF_CLK.v" "counter_1hz" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714294640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Clock_1Hz.v(19) " "Verilog HDL assignment warning at Clock_1Hz.v(19): truncated value with size 32 to match size of target (27)" {  } { { "Clock_1Hz.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Clock_1Hz.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294641 "|Clock_1Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_60s time_60s:counter_sec " "Elaborating entity \"time_60s\" for hierarchy \"time_60s:counter_sec\"" {  } { { "STATE_OF_CLK.v" "counter_sec" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714294642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_60s.v(33) " "Verilog HDL assignment warning at time_60s.v(33): truncated value with size 32 to match size of target (7)" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294642 "|STATE_OF_CLK|time_60s:counter_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_60s.v(37) " "Verilog HDL assignment warning at time_60s.v(37): truncated value with size 32 to match size of target (7)" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294642 "|STATE_OF_CLK|time_60s:counter_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_60_min time_60_min:counter_min " "Elaborating entity \"time_60_min\" for hierarchy \"time_60_min:counter_min\"" {  } { { "STATE_OF_CLK.v" "counter_min" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714294643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_60_min.v(31) " "Verilog HDL assignment warning at time_60_min.v(31): truncated value with size 32 to match size of target (7)" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294643 "|STATE_OF_CLK|time_60_min:counter_min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_60_min.v(36) " "Verilog HDL assignment warning at time_60_min.v(36): truncated value with size 32 to match size of target (7)" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294643 "|STATE_OF_CLK|time_60_min:counter_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_24h time_24h:counter_hour " "Elaborating entity \"time_24h\" for hierarchy \"time_24h:counter_hour\"" {  } { { "STATE_OF_CLK.v" "counter_hour" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714294643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_24h.v(32) " "Verilog HDL assignment warning at time_24h.v(32): truncated value with size 32 to match size of target (7)" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294644 "|STATE_OF_CLK|time_24h:counter_hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_24h.v(38) " "Verilog HDL assignment warning at time_24h.v(38): truncated value with size 32 to match size of target (7)" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294644 "|STATE_OF_CLK|time_24h:counter_hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_24h.v(43) " "Verilog HDL assignment warning at time_24h.v(43): truncated value with size 32 to match size of target (7)" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294644 "|STATE_OF_CLK|time_24h:counter_hour"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calendar calendar:counter_day_s " "Elaborating entity \"calendar\" for hierarchy \"calendar:counter_day_s\"" {  } { { "STATE_OF_CLK.v" "counter_day_s" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714294644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 calendar.v(35) " "Verilog HDL assignment warning at calendar.v(35): truncated value with size 32 to match size of target (15)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294645 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(57) " "Verilog HDL assignment warning at calendar.v(57): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(61) " "Verilog HDL assignment warning at calendar.v(61): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(65) " "Verilog HDL assignment warning at calendar.v(65): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(73) " "Verilog HDL assignment warning at calendar.v(73): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(77) " "Verilog HDL assignment warning at calendar.v(77): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(81) " "Verilog HDL assignment warning at calendar.v(81): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(104) " "Verilog HDL assignment warning at calendar.v(104): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(109) " "Verilog HDL assignment warning at calendar.v(109): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(114) " "Verilog HDL assignment warning at calendar.v(114): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(119) " "Verilog HDL assignment warning at calendar.v(119): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(123) " "Verilog HDL assignment warning at calendar.v(123): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(128) " "Verilog HDL assignment warning at calendar.v(128): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(132) " "Verilog HDL assignment warning at calendar.v(132): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(145) " "Verilog HDL assignment warning at calendar.v(145): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(150) " "Verilog HDL assignment warning at calendar.v(150): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(154) " "Verilog HDL assignment warning at calendar.v(154): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led Led:led1 " "Elaborating entity \"Led\" for hierarchy \"Led:led1\"" {  } { { "STATE_OF_CLK.v" "led1" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Led.v(6) " "Verilog HDL Case Statement warning at Led.v(6): incomplete case statement has no default case item" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|Led:led1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex Led.v(5) " "Verilog HDL Always Construct warning at Led.v(5): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Led.v(5) " "Inferred latch for \"hex\[0\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Led.v(5) " "Inferred latch for \"hex\[1\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Led.v(5) " "Inferred latch for \"hex\[2\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Led.v(5) " "Inferred latch for \"hex\[3\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294646 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Led.v(5) " "Inferred latch for \"hex\[4\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294647 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Led.v(5) " "Inferred latch for \"hex\[5\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294647 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Led.v(5) " "Inferred latch for \"hex\[6\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714294647 "|STATE_OF_CLK|Led:led1"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "calendar:counter_day_s\|intermediate_clk " "Found clock multiplexer calendar:counter_day_s\|intermediate_clk" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711714294767 "|STATE_OF_CLK|calendar:counter_day_s|intermediate_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "time_24h:counter_hour\|intermediate_clk " "Found clock multiplexer time_24h:counter_hour\|intermediate_clk" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711714294767 "|STATE_OF_CLK|time_24h:counter_hour|intermediate_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "time_60_min:counter_min\|intermediate_clk " "Found clock multiplexer time_60_min:counter_min\|intermediate_clk" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711714294767 "|STATE_OF_CLK|time_60_min:counter_min|intermediate_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1711714294767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711714294978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[0\] " "Latch Led:led1\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294983 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[1\] " "Latch Led:led1\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294983 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[2\] " "Latch Led:led1\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[3\] " "Latch Led:led1\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[4\] " "Latch Led:led1\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[5\] " "Latch Led:led1\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[6\] " "Latch Led:led1\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[0\] " "Latch Led:led2\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[1\] " "Latch Led:led2\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[2\] " "Latch Led:led2\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[3\] " "Latch Led:led2\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[4\] " "Latch Led:led2\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[5\] " "Latch Led:led2\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[6\] " "Latch Led:led2\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[0\] " "Latch Led:led3\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[1\] " "Latch Led:led3\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[2\] " "Latch Led:led3\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[3\] " "Latch Led:led3\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[4\] " "Latch Led:led3\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[5\] " "Latch Led:led3\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[6\] " "Latch Led:led3\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[0\] " "Latch Led:led8\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[1\] " "Latch Led:led8\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[2\] " "Latch Led:led8\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[3\] " "Latch Led:led8\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[4\] " "Latch Led:led8\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[5\] " "Latch Led:led8\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[6\] " "Latch Led:led8\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[0\] " "Latch Led:led4\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[1\] " "Latch Led:led4\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[2\] " "Latch Led:led4\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[3\] " "Latch Led:led4\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294984 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[4\] " "Latch Led:led4\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[5\] " "Latch Led:led4\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[6\] " "Latch Led:led4\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[0\] " "Latch Led:led5\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[1\] " "Latch Led:led5\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[2\] " "Latch Led:led5\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[3\] " "Latch Led:led5\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[4\] " "Latch Led:led5\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[5\] " "Latch Led:led5\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[6\] " "Latch Led:led5\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[0\] " "Latch Led:led6\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[1\] " "Latch Led:led6\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[2\] " "Latch Led:led6\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[3\] " "Latch Led:led6\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[4\] " "Latch Led:led6\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[5\] " "Latch Led:led6\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[6\] " "Latch Led:led6\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[0\] " "Latch Led:led7\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[1\] " "Latch Led:led7\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[2\] " "Latch Led:led7\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[3\] " "Latch Led:led7\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[4\] " "Latch Led:led7\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[5\] " "Latch Led:led7\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[6\] " "Latch Led:led7\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714294985 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714294985 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711714294986 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711714294986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711714295084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TKS/DigitalDesign/manhhung_1/LAB3/output_files/LAB3.map.smsg " "Generated suppressed messages file C:/TKS/DigitalDesign/manhhung_1/LAB3/output_files/LAB3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714295408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711714295479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714295479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "472 " "Implemented 472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711714295519 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711714295519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Implemented 406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711714295519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711714295519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714295535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:11:35 2024 " "Processing ended: Fri Mar 29 19:11:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714295535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714295535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714295535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714295535 ""}
