m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vsineWaveGen
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1586366993
!i10b 1
!s100 Jnj61`^ThieI?zQhmRWQ`2
Ij5QU<RU=[UV8:DJ^Rl<fi1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 sineWaveGen_sv_unit
S1
Z3 dC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen
w1586366840
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1586366993.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv|
!i113 1
Z5 o-work work -sv
Z6 tCvgOpt 0
nsine@wave@gen
vsineWaveGen_tb
R0
R1
!i10b 1
!s100 Ym4QBoEBBLfXnPb]`kXjB0
I^bF^=N@5WDbR@Aa:8i;Ra3
R2
!s105 sineWaveGen_tb_sv_unit
S1
R3
w1586366984
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen_tb.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen_tb.sv
L0 1
R4
r1
!s85 0
31
!s108 1586366992.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen_tb.sv|
!i113 1
R5
R6
nsine@wave@gen_tb
