Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Feb 27 16:03:42 2022
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file CoraZ7_timing_summary_routed.rpt -pb CoraZ7_timing_summary_routed.pb -rpx CoraZ7_timing_summary_routed.rpx -warn_on_violation
| Design       : CoraZ7
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.798        0.000                      0                  341        0.154        0.000                      0                  341        3.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.798        0.000                      0                  279        0.154        0.000                      0                  279        3.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.191        0.000                      0                   62        0.643        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 2.173ns (42.022%)  route 2.998ns (57.978%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.677     5.311    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X28Y44         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.829     6.658    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[0]
    SLICE_X29Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.782    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.314 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.536 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2/O[0]
                         net (fo=4, routed)           1.058     8.594    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data0[4]
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.325     8.919 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_6/O
                         net (fo=2, routed)           0.608     9.527    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_6_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.328     9.855 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           0.504    10.358    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.482 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    10.482    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X31Y45         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.502    12.860    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y45         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)        0.029    13.280    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 inst_top_level/adc_data_i_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.503ns (30.036%)  route 3.501ns (69.964%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.739     5.373    inst_top_level/iClk
    SLICE_X38Y50         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     5.851 r  inst_top_level/adc_data_i_sig_reg[0]/Q
                         net (fo=24, routed)          1.015     6.867    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[6]_i_2_0[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.327     7.194 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_12/O
                         net (fo=1, routed)           0.661     7.855    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_12_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.326     8.181 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_6/O
                         net (fo=1, routed)           0.667     8.848    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_6_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.972 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_2/O
                         net (fo=2, routed)           0.637     9.609    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[4]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.733 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.520    10.253    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.377 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    10.377    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X34Y47         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.504    12.862    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X34Y47         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.276    13.139    
                         clock uncertainty           -0.035    13.103    
    SLICE_X34Y47         FDPE (Setup_fdpe_C_D)        0.077    13.180    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 2.173ns (41.672%)  route 3.042ns (58.328%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.677     5.311    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X28Y44         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.829     6.658    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[0]
    SLICE_X29Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.782    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.314 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.536 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2/O[0]
                         net (fo=4, routed)           1.058     8.594    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data0[4]
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.325     8.919 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_6/O
                         net (fo=2, routed)           0.485     9.404    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_6_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.328     9.732 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_4/O
                         net (fo=1, routed)           0.670    10.402    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_4_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.526 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.526    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X30Y44         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.502    12.860    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X30Y44         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X30Y44         FDCE (Setup_fdce_C_D)        0.081    13.332    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 2.200ns (44.865%)  route 2.704ns (55.135%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.740     5.374    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/Q
                         net (fo=2, routed)           0.598     6.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.553 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.553    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.389 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0/O[1]
                         net (fo=7, routed)           1.059     8.447    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0_n_6
    SLICE_X43Y54         LUT5 (Prop_lut5_I4_O)        0.334     8.781 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_7/O
                         net (fo=2, routed)           0.603     9.384    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_7_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.326     9.710 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_5__0/O
                         net (fo=1, routed)           0.444    10.154    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_5__0_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.278 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_1__0/O
                         net (fo=1, routed)           0.000    10.278    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_1__0_n_0
    SLICE_X40Y55         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y55         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.432    13.352    
                         clock uncertainty           -0.035    13.317    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)        0.029    13.346    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 2.385ns (49.778%)  route 2.406ns (50.222%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.677     5.311    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X28Y44         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.829     6.658    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[0]
    SLICE_X29Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.782    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.314 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.428    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]_i_3/O[3]
                         net (fo=7, routed)           0.979     8.720    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.334     9.054 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_4/O
                         net (fo=2, routed)           0.448     9.501    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_4_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.326     9.827 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_5/O
                         net (fo=1, routed)           0.151     9.978    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_5_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.102 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.102    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.502    12.860    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y44         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.031    13.282    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 inst_top_level/adc_data_i_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.255ns (29.368%)  route 3.018ns (70.632%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 12.861 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.739     5.373    inst_top_level/iClk
    SLICE_X38Y50         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     5.851 f  inst_top_level/adc_data_i_sig_reg[0]/Q
                         net (fo=24, routed)          0.913     6.764    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[6]_i_2_0[0]
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.327     7.091 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[6]_i_13/O
                         net (fo=2, routed)           0.815     7.906    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[6]_i_13_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.326     8.232 f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_4/O
                         net (fo=1, routed)           0.563     8.795    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.919 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.728     9.647    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[5]
    SLICE_X35Y46         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.503    12.861    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X35Y46         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/C
                         clock pessimism              0.276    13.138    
                         clock uncertainty           -0.035    13.102    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.058    13.044    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 2.262ns (49.583%)  route 2.300ns (50.417%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.740     5.374    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.518     5.892 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.532     6.424    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[0]
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.548    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.061 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.061    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.384 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0/O[1]
                         net (fo=7, routed)           1.059     8.443    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0_n_6
    SLICE_X43Y54         LUT5 (Prop_lut5_I4_O)        0.334     8.777 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_7/O
                         net (fo=2, routed)           0.446     9.223    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_7_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.326     9.549 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_3__0/O
                         net (fo=1, routed)           0.263     9.812    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_3__0_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.936 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_1__0/O
                         net (fo=1, routed)           0.000     9.936    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_1__0_n_0
    SLICE_X41Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)        0.031    13.345    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 inst_top_level/adc_data_i_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.255ns (30.041%)  route 2.923ns (69.959%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 12.861 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.739     5.373    inst_top_level/iClk
    SLICE_X38Y50         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     5.851 r  inst_top_level/adc_data_i_sig_reg[0]/Q
                         net (fo=24, routed)          1.015     6.867    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[6]_i_2_0[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.327     7.194 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_12/O
                         net (fo=1, routed)           0.661     7.855    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_12_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.326     8.181 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_6/O
                         net (fo=1, routed)           0.667     8.848    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_6_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.972 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[4]_i_2/O
                         net (fo=2, routed)           0.579     9.551    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[4]
    SLICE_X35Y46         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.503    12.861    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X35Y46         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[4]/C
                         clock pessimism              0.276    13.138    
                         clock uncertainty           -0.035    13.102    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.061    13.041    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.829ns (43.883%)  route 2.339ns (56.117%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.677     5.311    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X28Y44         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.829     6.658    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[0]
    SLICE_X29Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.782    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.314 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.428    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.667 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]_i_3/O[2]
                         net (fo=5, routed)           0.847     8.514    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data0[10]
    SLICE_X27Y44         LUT2 (Prop_lut2_I1_O)        0.302     8.816 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[10]_i_1/O
                         net (fo=3, routed)           0.663     9.479    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_0[10]
    SLICE_X29Y45         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.502    12.860    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y45         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X29Y45         FDCE (Setup_fdce_C_D)       -0.103    13.148    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.956ns (45.506%)  route 2.342ns (54.494%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.740     5.374    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/Q
                         net (fo=2, routed)           0.598     6.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.553 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.553    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.498 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]_i_3__0/O[3]
                         net (fo=6, routed)           0.814     8.312    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]_i_3__0_n_4
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.307     8.619 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[11]_i_1__0/O
                         net (fo=2, routed)           0.930     9.549    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[11]
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.673 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_1__0/O
                         net (fo=1, routed)           0.000     9.673    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_1__0_n_0
    SLICE_X43Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.029    13.343    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  3.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.464    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X38Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/Q
                         net (fo=1, routed)           0.050     1.678    inst_top_level/inst_i2c_user_adc/prev_cmd[0]
    SLICE_X39Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.723 r  inst_top_level/inst_i2c_user_adc/cmd_change_i_1/O
                         net (fo=1, routed)           0.000     1.723    inst_top_level/inst_i2c_user_adc/cmd_change_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                         clock pessimism             -0.504     1.477    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.092     1.569    inst_top_level/inst_i2c_user_adc/cmd_change_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/i2c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.565     1.443    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X35Y45         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/i2c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  inst_top_level/inst_i2c_user_lcd/i2c_enable_reg/Q
                         net (fo=9, routed)           0.122     1.705    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/ena
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.750 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     1.750    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_i_1_n_0
    SLICE_X34Y45         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.834     1.959    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X34Y45         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.503     1.456    
    SLICE_X34Y45         FDPE (Hold_fdpe_C_D)         0.120     1.576    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.804%)  route 0.132ns (41.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.464    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y55         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=21, routed)          0.132     1.737    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.048     1.785 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X38Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.131     1.608    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.081%)  route 0.136ns (41.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.464    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y55         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=21, routed)          0.136     1.741    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.048     1.789 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.789    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[7]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.131     1.608    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.416%)  route 0.132ns (41.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.464    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y55         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=21, routed)          0.132     1.737    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg_n_0_[1]
    SLICE_X38Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.782 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X38Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.120     1.597    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_top_level/inst_pwm/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/oPWM_LP_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.843%)  route 0.368ns (69.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.465    inst_top_level/inst_pwm/iClk
    SLICE_X38Y52         FDRE                                         r  inst_top_level/inst_pwm/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  inst_top_level/inst_pwm/pwm_reg/Q
                         net (fo=2, routed)           0.368     1.997    inst_top_level/pwm
    SLICE_X39Y49         FDRE                                         r  inst_top_level/oPWM_LP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.862     1.987    inst_top_level/iClk
    SLICE_X39Y49         FDRE                                         r  inst_top_level/oPWM_LP_reg/C
                         clock pessimism             -0.247     1.740    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.070     1.810    inst_top_level/oPWM_LP_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.691%)  route 0.136ns (42.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.464    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y55         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=21, routed)          0.136     1.741    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[5]_i_1__0_n_0
    SLICE_X38Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.121     1.598    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.464    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.112     1.740    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[2]
    SLICE_X37Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.070     1.550    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/i2c_rw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.731%)  route 0.115ns (38.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.585     1.463    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y57         FDRE                                         r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/Q
                         net (fo=5, routed)           0.115     1.719    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  inst_top_level/inst_i2c_user_adc/i2c_rw_i_1/O
                         net (fo=1, routed)           0.000     1.764    inst_top_level/inst_i2c_user_adc/i2c_rw_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/i2c_rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/i2c_rw_reg/C
                         clock pessimism             -0.501     1.480    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.092     1.572    inst_top_level/inst_i2c_user_adc/i2c_rw_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.054%)  route 0.172ns (54.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/Q
                         net (fo=2, routed)           0.172     1.779    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[4]
    SLICE_X37Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.072     1.572    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y50    inst_top_level/adc_data_i_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y50    inst_top_level/adc_data_i_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y50    inst_top_level/adc_state_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y50    inst_top_level/adc_state_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    inst_top_level/inst_control_btn_deb/btn_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y50    inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y50    inst_top_level/inst_control_btn_deb/btn_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y49    inst_top_level/inst_control_btn_deb/btn_toggle_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X39Y57    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_data_i_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_data_i_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_data_i_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_data_i_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_state_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_state_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_state_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_state_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_data_i_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_data_i_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_state_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/adc_state_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    inst_top_level/inst_control_btn_deb/btn_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    inst_top_level/inst_control_btn_deb/btn_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y49    inst_top_level/inst_control_btn_deb/btn_toggle_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.912%)  route 2.850ns (83.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.852     8.802    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X38Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y54         FDCE (Recov_fdce_C_CLR)     -0.319    12.993    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.912%)  route 2.850ns (83.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.852     8.802    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X38Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y54         FDCE (Recov_fdce_C_CLR)     -0.319    12.993    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.912%)  route 2.850ns (83.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.852     8.802    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X38Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y54         FDCE (Recov_fdce_C_CLR)     -0.319    12.993    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/sda_int_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.623%)  route 2.711ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.714     8.663    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X39Y53         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y53         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X39Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    12.953    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.580ns (18.226%)  route 2.602ns (81.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.605     8.554    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X37Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.580ns (18.226%)  route 2.602ns (81.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.605     8.554    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X37Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.580ns (18.226%)  route 2.602ns (81.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.605     8.554    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X37Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.580ns (18.226%)  route 2.602ns (81.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.605     8.554    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X37Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.580ns (18.442%)  route 2.565ns (81.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.568     8.517    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X36Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X36Y54         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.580ns (18.442%)  route 2.565ns (81.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.738     5.372    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X39Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.997     6.825    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.949 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.568     8.517    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X36Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X36Y54         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  4.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.975%)  route 0.378ns (67.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.191     1.798    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.843 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.187     2.030    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X40Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.504     1.479    
    SLICE_X40Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.150%)  route 0.431ns (69.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.191     1.798    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.843 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.240     2.083    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y55         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.150%)  route 0.431ns (69.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.191     1.798    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.843 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.240     2.083    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y55         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.150%)  route 0.431ns (69.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.191     1.798    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.843 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.240     2.083    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y55         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.150%)  route 0.431ns (69.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.191     1.798    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.843 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.240     2.083    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y55         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.150%)  route 0.431ns (69.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.191     1.798    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.843 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.240     2.083    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y55         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.150%)  route 0.431ns (69.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.191     1.798    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.843 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.240     2.083    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y55         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.626%)  route 0.761ns (84.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.761     2.368    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X34Y45         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.834     1.959    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X34Y45         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.247     1.712    
    SLICE_X34Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     1.641    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.141ns (15.241%)  route 0.784ns (84.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.784     2.391    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X32Y45         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.958    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y45         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.247     1.711    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.644    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.141ns (15.241%)  route 0.784ns (84.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y54         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.784     2.391    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X33Y45         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.958    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y45         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.247     1.711    
    SLICE_X33Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     1.616    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.775    





