###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       160739   # Number of WRITE/WRITEP commands
num_reads_done                 =       564768   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       418922   # Number of read row buffer hits
num_read_cmds                  =       564767   # Number of READ/READP commands
num_writes_done                =       160739   # Number of read requests issued
num_write_row_hits             =       130160   # Number of write row buffer hits
num_act_cmds                   =       177059   # Number of ACT commands
num_pre_cmds                   =       177031   # Number of PRE commands
num_ondemand_pres              =       153733   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9422912   # Cyles of rank active rank.0
rank_active_cycles.1           =      9081341   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       577088   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       918659   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       676843   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4998   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1932   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2644   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2419   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3709   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7440   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4772   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          745   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          814   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19191   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          299   # Write cmd latency (cycles)
write_latency[40-59]           =          550   # Write cmd latency (cycles)
write_latency[60-79]           =         1132   # Write cmd latency (cycles)
write_latency[80-99]           =         2596   # Write cmd latency (cycles)
write_latency[100-119]         =         3620   # Write cmd latency (cycles)
write_latency[120-139]         =         5032   # Write cmd latency (cycles)
write_latency[140-159]         =         6687   # Write cmd latency (cycles)
write_latency[160-179]         =         8166   # Write cmd latency (cycles)
write_latency[180-199]         =         8609   # Write cmd latency (cycles)
write_latency[200-]            =       124041   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       237695   # Read request latency (cycles)
read_latency[40-59]            =        70071   # Read request latency (cycles)
read_latency[60-79]            =        92259   # Read request latency (cycles)
read_latency[80-99]            =        30286   # Read request latency (cycles)
read_latency[100-119]          =        24033   # Read request latency (cycles)
read_latency[120-139]          =        19969   # Read request latency (cycles)
read_latency[140-159]          =        10942   # Read request latency (cycles)
read_latency[160-179]          =         8227   # Read request latency (cycles)
read_latency[180-199]          =         6281   # Read request latency (cycles)
read_latency[200-]             =        65004   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.02409e+08   # Write energy
read_energy                    =  2.27714e+09   # Read energy
act_energy                     =  4.84433e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.77002e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.40956e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8799e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66676e+09   # Active standby energy rank.1
average_read_latency           =      104.865   # Average read request latency (cycles)
average_interarrival           =      13.7829   # Average request interarrival latency (cycles)
total_energy                   =  1.65332e+10   # Total energy (pJ)
average_power                  =      1653.32   # Average power (mW)
average_bandwidth              =      6.19099   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       161765   # Number of WRITE/WRITEP commands
num_reads_done                 =       547296   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       393703   # Number of read row buffer hits
num_read_cmds                  =       547291   # Number of READ/READP commands
num_writes_done                =       161767   # Number of read requests issued
num_write_row_hits             =       121481   # Number of write row buffer hits
num_act_cmds                   =       194485   # Number of ACT commands
num_pre_cmds                   =       194455   # Number of PRE commands
num_ondemand_pres              =       171690   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9316211   # Cyles of rank active rank.0
rank_active_cycles.1           =      9259677   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       683789   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       740323   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       658962   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6486   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1963   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2655   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2376   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3694   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7286   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4961   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          734   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          797   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19149   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          334   # Write cmd latency (cycles)
write_latency[40-59]           =          516   # Write cmd latency (cycles)
write_latency[60-79]           =         1051   # Write cmd latency (cycles)
write_latency[80-99]           =         2321   # Write cmd latency (cycles)
write_latency[100-119]         =         3355   # Write cmd latency (cycles)
write_latency[120-139]         =         5166   # Write cmd latency (cycles)
write_latency[140-159]         =         6990   # Write cmd latency (cycles)
write_latency[160-179]         =         8544   # Write cmd latency (cycles)
write_latency[180-199]         =         9126   # Write cmd latency (cycles)
write_latency[200-]            =       124351   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       228435   # Read request latency (cycles)
read_latency[40-59]            =        66090   # Read request latency (cycles)
read_latency[60-79]            =        97610   # Read request latency (cycles)
read_latency[80-99]            =        28120   # Read request latency (cycles)
read_latency[100-119]          =        23759   # Read request latency (cycles)
read_latency[120-139]          =        20758   # Read request latency (cycles)
read_latency[140-159]          =        10381   # Read request latency (cycles)
read_latency[160-179]          =         8163   # Read request latency (cycles)
read_latency[180-199]          =         6233   # Read request latency (cycles)
read_latency[200-]             =        57742   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.07531e+08   # Write energy
read_energy                    =  2.20668e+09   # Read energy
act_energy                     =  5.32111e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.28219e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.55355e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81332e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77804e+09   # Active standby energy rank.1
average_read_latency           =      96.7368   # Average read request latency (cycles)
average_interarrival           =      14.1025   # Average request interarrival latency (cycles)
total_energy                   =  1.65259e+10   # Total energy (pJ)
average_power                  =      1652.59   # Average power (mW)
average_bandwidth              =      6.05067   # Average bandwidth
