INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_surf_Simplified_top glbl -prj surf_Simplified.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s surf_Simplified -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/AESL_axi_slave_threshold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/AESL_axi_s_video_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_video_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/AXIvideo2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIvideo2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcHaarPattern_x_y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcHaarPattern_x_y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrace.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrace
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrcud_ram
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrdEe_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTreOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTreOg_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTreOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrfYi_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrg8j_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrhbi_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTribs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTribs_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTribs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrocq_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrpcA_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrqcK_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrrcU_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrrcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/calcLayerDetAndTrsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrsc4_rom
INFO: [VRFC 10-311] analyzing module calcLayerDetAndTrsc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/findCharacteristicPo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module findCharacteristicPo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/HessianDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HessianDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/integralImg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integralImg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/integralImg_buf_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integralImg_buf_1_ram
INFO: [VRFC 10-311] analyzing module integralImg_buf_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/start_for_Hessianvdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Hessianvdy_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Hessianvdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/start_for_integraudo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_integraudo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_integraudo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/surf_Simplified.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_surf_Simplified_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/surf_Simplified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module surf_Simplified
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/surf_Simplified_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module surf_Simplified_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/surf_Simplified_mbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module surf_Simplified_mbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module surf_Simplified_mbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/surf_Simplified_mtde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module surf_Simplified_mtde_DSP48_1
INFO: [VRFC 10-311] analyzing module surf_Simplified_mtde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/sim/verilog/surf_Simplified_threshold_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module surf_Simplified_threshold_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.surf_Simplified_AXILiteS_s_axi
Compiling module xil_defaultlib.surf_Simplified_threshold_s_axi
Compiling module xil_defaultlib.AXIvideo2Mat
Compiling module xil_defaultlib.integralImg_buf_1_ram
Compiling module xil_defaultlib.integralImg_buf_1(DataWidth=32,A...
Compiling module xil_defaultlib.integralImg
Compiling module xil_defaultlib.calcLayerDetAndTrcud_ram
Compiling module xil_defaultlib.calcLayerDetAndTrcud(DataWidth=3...
Compiling module xil_defaultlib.calcLayerDetAndTrdEe_rom
Compiling module xil_defaultlib.calcLayerDetAndTrdEe(DataWidth=5...
Compiling module xil_defaultlib.calcLayerDetAndTreOg_rom
Compiling module xil_defaultlib.calcLayerDetAndTreOg(DataWidth=3...
Compiling module xil_defaultlib.calcLayerDetAndTrfYi_rom
Compiling module xil_defaultlib.calcLayerDetAndTrfYi(DataWidth=3...
Compiling module xil_defaultlib.calcLayerDetAndTrg8j_rom
Compiling module xil_defaultlib.calcLayerDetAndTrg8j(DataWidth=3...
Compiling module xil_defaultlib.calcLayerDetAndTrhbi_rom
Compiling module xil_defaultlib.calcLayerDetAndTrhbi(DataWidth=3...
Compiling module xil_defaultlib.calcLayerDetAndTribs_rom
Compiling module xil_defaultlib.calcLayerDetAndTribs(DataWidth=3...
Compiling module xil_defaultlib.calcLayerDetAndTrocq_rom
Compiling module xil_defaultlib.calcLayerDetAndTrocq(DataWidth=1...
Compiling module xil_defaultlib.calcLayerDetAndTrpcA_rom
Compiling module xil_defaultlib.calcLayerDetAndTrpcA(DataWidth=1...
Compiling module xil_defaultlib.calcLayerDetAndTrqcK_rom
Compiling module xil_defaultlib.calcLayerDetAndTrqcK(DataWidth=1...
Compiling module xil_defaultlib.calcLayerDetAndTrrcU_rom
Compiling module xil_defaultlib.calcLayerDetAndTrrcU(DataWidth=1...
Compiling module xil_defaultlib.calcLayerDetAndTrsc4_rom
Compiling module xil_defaultlib.calcLayerDetAndTrsc4(DataWidth=8...
Compiling module xil_defaultlib.surf_Simplified_mbkb_DSP48_0
Compiling module xil_defaultlib.surf_Simplified_mbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.calcHaarPattern_x_y
Compiling module xil_defaultlib.surf_Simplified_mtde_DSP48_1
Compiling module xil_defaultlib.surf_Simplified_mtde(ID=1,NUM_ST...
Compiling module xil_defaultlib.calcLayerDetAndTrace
Compiling module xil_defaultlib.findCharacteristicPo
Compiling module xil_defaultlib.HessianDetector
Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d2_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_integraudo_shiftReg
Compiling module xil_defaultlib.start_for_integraudo
Compiling module xil_defaultlib.start_for_Hessianvdy_shiftReg
Compiling module xil_defaultlib.start_for_Hessianvdy
Compiling module xil_defaultlib.surf_Simplified
Compiling module xil_defaultlib.fifo(DEPTH=480000,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=480000,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=480000,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_video_in
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.AESL_axi_slave_threshold
Compiling module xil_defaultlib.apatb_surf_Simplified_top
Compiling module work.glbl
Built simulation snapshot surf_Simplified
