// spec:language VHDL

A G operationFailure = '0'