#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sat Sep 26 16:10:42 2015
# Process ID: 32198
# Log file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.log
# Journal file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '../../../configs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/dls_sw/apps/FPGA/Xilinx/Vivado/2015.1/data/ip'.
open_bd_design {/home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd}
Adding component instance block -- xilinx.com:ip:cdn_axi_bfm:5.0 - hp1
Adding component instance block -- xilinx.com:ip:processing_system7_bfm:2.0 - ps
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_ps> from BD file </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd>
delete_bd_objs [get_bd_nets ps_FCLK_RESET0_N]
delete_bd_objs [get_bd_ports FCLK_RESET0_N]
startgroup
create_bd_port -dir I -type rst m_axi_aresetn
connect_bd_net [get_bd_pins /hp1/m_axi_aresetn] [get_bd_ports m_axi_aresetn]
endgroup
close_project
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Sep 26 11:52:52 2015. For additional details about this file, please refer to the WebTalk help file at /dls_sw/apps/FPGA/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 26 11:52:52 2015...
open_project /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '../../../configs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/dls_sw/apps/FPGA/Xilinx/Vivado/2015.1/data/ip'.
open_bd_design {/home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd}
Adding component instance block -- xilinx.com:ip:cdn_axi_bfm:5.0 - hp1
Adding component instance block -- xilinx.com:ip:processing_system7_bfm:2.0 - ps
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_ps> from BD file </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd>
delete_bd_objs [get_bd_nets ps_FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports FCLK_RESET0_N] [get_bd_ports PS_SRSTB]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports PS_SRSTB] [get_bd_pins hp1/m_axi_aresetn]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports PS_SRSTB] [get_bd_pins axi/ARESETN]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports PS_SRSTB] [get_bd_pins axi/S00_ARESETN]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports PS_SRSTB] [get_bd_pins axi/M00_ARESETN]
regenerate_bd_layout
save_bd_design
Wrote  : </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd> 
generate_target all [get_files  /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_AWID'(6) to net 'cdn_axi_bfm_0_M_AXI3_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_ARID'(6) to net 'cdn_axi_bfm_0_M_AXI3_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hp1/m_axi_rid'(4) to net 'cdn_axi_bfm_0_M_AXI3_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_WID'(6) to net 'cdn_axi_bfm_0_M_AXI3_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hp1/m_axi_bid'(4) to net 'cdn_axi_bfm_0_M_AXI3_BID'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps.vhd
VHDL Output written to : /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps_wrapper.vhd
Wrote  : </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block hp1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_ps_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_ps_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_ps_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_ps_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_ps_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hw_handoff/zynq_ps.hwh
Generated Block Design Tcl file /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hw_handoff/zynq_ps_bd.tcl
Generated Hardware Definition File /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps.hwdef
write_bd_tcl /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl
INFO: [BD 5-148] Tcl file written out </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 26 16:23:37 2015...
