

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4'
================================================================
* Date:           Sun Nov 13 23:03:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8020|     8020|  64.160 us|  64.160 us|  8020|  8020|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_3_VITIS_LOOP_64_4  |     8018|     8018|        20|          1|          1|  8000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dst_counter_1 = alloca i32 1"   --->   Operation 24 'alloca' 'dst_counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%src_counter_5 = alloca i32 1"   --->   Operation 25 'alloca' 'src_counter_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%counter_2 = alloca i32 1"   --->   Operation 26 'alloca' 'counter_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 28 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 29 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln63_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln63"   --->   Operation 30 'read' 'select_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln31_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln31"   --->   Operation 31 'read' 'icmp_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln63_cast = zext i7 %select_ln63_read"   --->   Operation 32 'zext' 'select_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %counter_2"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %src_counter_5"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %dst_counter_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body50"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.91>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [top.cpp:63]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.09ns)   --->   "%icmp_ln63 = icmp_eq  i13 %indvar_flatten_load, i13 8000" [top.cpp:63]   --->   Operation 43 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.67ns)   --->   "%add_ln63 = add i13 %indvar_flatten_load, i13 1" [top.cpp:63]   --->   Operation 44 'add' 'add_ln63' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc85, void %for.body97.preheader.exitStub" [top.cpp:63]   --->   Operation 45 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [top.cpp:64]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp_eq  i4 %j_load, i4 8" [top.cpp:64]   --->   Operation 47 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.02ns)   --->   "%select_ln63_1 = select i1 %icmp_ln64, i4 0, i4 %j_load" [top.cpp:63]   --->   Operation 48 'select' 'select_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln65 = icmp_ult  i4 %select_ln63_1, i4 3" [top.cpp:65]   --->   Operation 49 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %if.end64_ifconv, void %if.then52" [top.cpp:65]   --->   Operation 50 'br' 'br_ln65' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%counter_2_load = load i32 %counter_2" [top.cpp:80]   --->   Operation 51 'load' 'counter_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp_eq  i4 %select_ln63_1, i4 7" [top.cpp:70]   --->   Operation 52 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln63)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %counter_2_load" [top.cpp:72]   --->   Operation 53 'zext' 'zext_ln72' <Predicate = (!icmp_ln63 & icmp_ln31_read)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%skip_row_arr_addr = getelementptr i32 %skip_row_arr, i64 0, i64 %zext_ln72" [top.cpp:72]   --->   Operation 54 'getelementptr' 'skip_row_arr_addr' <Predicate = (!icmp_ln63 & icmp_ln31_read)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:72]   --->   Operation 55 'load' 'skip_row_arr_load' <Predicate = (!icmp_ln63 & icmp_ln31_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%counter_4 = add i32 %counter_2_load, i32 1" [top.cpp:80]   --->   Operation 56 'add' 'counter_4' <Predicate = (!icmp_ln63)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.69ns)   --->   "%counter = select i1 %icmp_ln70, i32 %counter_4, i32 %counter_2_load" [top.cpp:70]   --->   Operation 57 'select' 'counter' <Predicate = (!icmp_ln63)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%j_2 = add i4 %select_ln63_1, i4 1" [top.cpp:64]   --->   Operation 58 'add' 'j_2' <Predicate = (!icmp_ln63)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln64 = store i13 %add_ln63, i13 %indvar_flatten" [top.cpp:64]   --->   Operation 59 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %counter, i32 %counter_2" [top.cpp:64]   --->   Operation 60 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln64 = store i4 %j_2, i4 %j" [top.cpp:64]   --->   Operation 61 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:72]   --->   Operation 62 'load' 'skip_row_arr_load' <Predicate = (icmp_ln31_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 63 [2/2] (6.91ns)   --->   "%mul_ln72 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:72]   --->   Operation 63 'mul' 'mul_ln72' <Predicate = (icmp_ln70 & icmp_ln31_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 64 [1/2] (6.91ns)   --->   "%mul_ln72 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:72]   --->   Operation 64 'mul' 'mul_ln72' <Predicate = (icmp_ln70 & icmp_ln31_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.89>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%dst_counter_1_load_2 = load i32 %dst_counter_1" [top.cpp:66]   --->   Operation 65 'load' 'dst_counter_1_load_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_3_VITIS_LOOP_64_4_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8000, i64 8000, i64 8000"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln63_1" [top.cpp:63]   --->   Operation 69 'zext' 'j_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [top.cpp:64]   --->   Operation 70 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %j_cast, i32 %dst_counter_1_load_2" [top.cpp:66]   --->   Operation 71 'add' 'add_ln66' <Predicate = (!icmp_ln63)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i32 %add_ln66" [top.cpp:66]   --->   Operation 72 'zext' 'zext_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (3.52ns)   --->   "%add_ln66_1 = add i64 %zext_ln66, i64 %dst_buff_read" [top.cpp:66]   --->   Operation 73 'add' 'add_ln66_1' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln66_1" [top.cpp:68]   --->   Operation 74 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%src_counter_5_load_1 = load i32 %src_counter_5" [top.cpp:66]   --->   Operation 75 'load' 'src_counter_5_load_1' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_2 = add i32 %src_counter_5_load_1, i32 10" [top.cpp:66]   --->   Operation 76 'add' 'add_ln66_2' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln66 = sub i32 %add_ln66_2, i32 %j_cast" [top.cpp:66]   --->   Operation 77 'sub' 'sub_ln66' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i32 %sub_ln66" [top.cpp:66]   --->   Operation 78 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.52ns)   --->   "%add_ln66_3 = add i64 %zext_ln66_1, i64 %src_buff_read" [top.cpp:66]   --->   Operation 79 'add' 'add_ln66_3' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln66_3" [top.cpp:66]   --->   Operation 80 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%dst_counter_1_load = load i32 %dst_counter_1" [top.cpp:79]   --->   Operation 81 'load' 'dst_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%src_counter_5_load = load i32 %src_counter_5" [top.cpp:72]   --->   Operation 82 'load' 'src_counter_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.55ns)   --->   "%src_counter_6 = add i32 %mul_ln72, i32 %src_counter_5_load" [top.cpp:72]   --->   Operation 83 'add' 'src_counter_6' <Predicate = (icmp_ln70 & icmp_ln31_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node src_counter_8)   --->   "%src_counter_7 = select i1 %icmp_ln31_read, i32 %src_counter_6, i32 %src_counter_5_load" [top.cpp:31]   --->   Operation 84 'select' 'src_counter_7' <Predicate = (icmp_ln70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (2.55ns) (out node of the LUT)   --->   "%src_counter_8 = add i32 %src_counter_7, i32 %select_ln63_cast" [top.cpp:74]   --->   Operation 85 'add' 'src_counter_8' <Predicate = (icmp_ln70)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%dst_counter_4 = add i32 %dst_counter_1_load, i32 8" [top.cpp:79]   --->   Operation 86 'add' 'dst_counter_4' <Predicate = (icmp_ln70)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.69ns)   --->   "%dst_counter = select i1 %icmp_ln70, i32 %dst_counter_4, i32 %dst_counter_1_load" [top.cpp:70]   --->   Operation 87 'select' 'dst_counter' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.69ns)   --->   "%src_counter = select i1 %icmp_ln70, i32 %src_counter_8, i32 %src_counter_5_load" [top.cpp:70]   --->   Operation 88 'select' 'src_counter' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %src_counter, i32 %src_counter_5" [top.cpp:64]   --->   Operation 89 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %dst_counter, i32 %dst_counter_1" [top.cpp:64]   --->   Operation 90 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 91 [7/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 91 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 92 [6/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 92 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 93 [5/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 93 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 94 [4/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 94 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 95 [3/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 95 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 96 [2/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 96 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 97 [1/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 97 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 98 [1/1] (8.00ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_2" [top.cpp:66]   --->   Operation 98 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.00>
ST_15 : Operation 99 [1/1] (1.58ns)   --->   "%br_ln67 = br void %if.end64_ifconv" [top.cpp:67]   --->   Operation 99 'br' 'br_ln67' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 1.58>
ST_15 : Operation 100 [1/1] (8.00ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:68]   --->   Operation 100 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%storemerge1 = phi i8 %gmem_addr_2_read, void %if.then52, i8 0, void %for.inc85" [top.cpp:66]   --->   Operation 101 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (8.00ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 %storemerge1, i1 1" [top.cpp:68]   --->   Operation 102 'write' 'write_ln68' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.00>
ST_17 : Operation 103 [5/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:68]   --->   Operation 103 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.00>
ST_18 : Operation 104 [4/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:68]   --->   Operation 104 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.00>
ST_19 : Operation 105 [3/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:68]   --->   Operation 105 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.00>
ST_20 : Operation 106 [2/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:68]   --->   Operation 106 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%dst_counter_1_load_1 = load i32 %dst_counter_1"   --->   Operation 109 'load' 'dst_counter_1_load_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_1_out, i32 %dst_counter_1_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.00>
ST_21 : Operation 107 [1/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:68]   --->   Operation 107 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body50" [top.cpp:64]   --->   Operation 108 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 0ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [12]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [19]  (1.59 ns)

 <State 2>: 5.91ns
The critical path consists of the following:
	'load' operation ('j_load', top.cpp:64) on local variable 'j' [33]  (0 ns)
	'icmp' operation ('icmp_ln64', top.cpp:64) [37]  (1.3 ns)
	'select' operation ('select_ln63_1', top.cpp:63) [38]  (1.02 ns)
	'icmp' operation ('icmp_ln70', top.cpp:70) [66]  (1.3 ns)
	'select' operation ('counter', top.cpp:70) [78]  (0.698 ns)
	'store' operation ('store_ln64', top.cpp:64) of variable 'counter', top.cpp:70 on local variable 'counter' [81]  (1.59 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('skip_row_arr_load', top.cpp:72) on array 'skip_row_arr' [69]  (3.25 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln72', top.cpp:72) [70]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln72', top.cpp:72) [70]  (6.91 ns)

 <State 6>: 7.89ns
The critical path consists of the following:
	'sub' operation ('sub_ln66', top.cpp:66) [51]  (4.37 ns)
	'add' operation ('add_ln66_3', top.cpp:66) [53]  (3.52 ns)

 <State 7>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', top.cpp:66) on port 'gmem' (top.cpp:66) [55]  (8 ns)

 <State 8>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', top.cpp:66) on port 'gmem' (top.cpp:66) [55]  (8 ns)

 <State 9>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', top.cpp:66) on port 'gmem' (top.cpp:66) [55]  (8 ns)

 <State 10>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', top.cpp:66) on port 'gmem' (top.cpp:66) [55]  (8 ns)

 <State 11>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', top.cpp:66) on port 'gmem' (top.cpp:66) [55]  (8 ns)

 <State 12>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', top.cpp:66) on port 'gmem' (top.cpp:66) [55]  (8 ns)

 <State 13>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', top.cpp:66) on port 'gmem' (top.cpp:66) [55]  (8 ns)

 <State 14>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', top.cpp:66) on port 'gmem' (top.cpp:66) [56]  (8 ns)

 <State 15>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_addr_2_req', top.cpp:68) on port 'gmem' (top.cpp:68) [63]  (8 ns)

 <State 16>: 8ns
The critical path consists of the following:
	'phi' operation ('storemerge1', top.cpp:66) with incoming values : ('gmem_addr_2_read', top.cpp:66) [59]  (0 ns)
	bus write operation ('write_ln68', top.cpp:68) on port 'gmem' (top.cpp:68) [64]  (8 ns)

 <State 17>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', top.cpp:68) on port 'gmem' (top.cpp:68) [65]  (8 ns)

 <State 18>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', top.cpp:68) on port 'gmem' (top.cpp:68) [65]  (8 ns)

 <State 19>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', top.cpp:68) on port 'gmem' (top.cpp:68) [65]  (8 ns)

 <State 20>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', top.cpp:68) on port 'gmem' (top.cpp:68) [65]  (8 ns)

 <State 21>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', top.cpp:68) on port 'gmem' (top.cpp:68) [65]  (8 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
