Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 10 16:07:08 2020
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (6)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: slowed_clk_for_2_states/num_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: slowed_clk_for_3_states/num_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: slowed_clk_for_4bits_flushing/num_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.833        0.000                      0                   30        0.178        0.000                      0                   30        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.833        0.000                      0                   30        0.178        0.000                      0                   30        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.255 r  slowed_clk_for_4bits_flushing/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.255    slowed_clk_for_4bits_flushing/num_reg[12]_i_1_n_6
    SLICE_X49Y35         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.446    14.787    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[13]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_4bits_flushing/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.160 r  slowed_clk_for_4bits_flushing/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.160    slowed_clk_for_4bits_flushing/num_reg[12]_i_1_n_5
    SLICE_X49Y35         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.446    14.787    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[14]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_4bits_flushing/num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.144 r  slowed_clk_for_4bits_flushing/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.144    slowed_clk_for_4bits_flushing/num_reg[12]_i_1_n_7
    SLICE_X49Y35         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.446    14.787    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[12]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_4bits_flushing/num_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.141 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.141    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_6
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[9]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.062    15.087    slowed_clk_for_4bits_flushing/num_reg[9]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  7.946    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.120 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.120    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_4
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[11]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.062    15.087    slowed_clk_for_4bits_flushing/num_reg[11]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.041ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.046 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.046    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_5
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[10]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.062    15.087    slowed_clk_for_4bits_flushing/num_reg[10]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  8.041    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.030 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.030    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_7
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[8]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.062    15.087    slowed_clk_for_4bits_flushing/num_reg[8]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.027 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.027    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_6
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[5]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X49Y33         FDRE (Setup_fdre_C_D)        0.062    15.086    slowed_clk_for_4bits_flushing/num_reg[5]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.006 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.006    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_4
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[7]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X49Y33         FDRE (Setup_fdre_C_D)        0.062    15.086    slowed_clk_for_4bits_flushing/num_reg[7]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     5.082    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.019    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.693 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.932 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.932    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_5
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[6]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X49Y33         FDRE (Setup_fdre_C_D)        0.062    15.086    slowed_clk_for_4bits_flushing/num_reg[6]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  8.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 d_c_down/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_c_down/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.445    d_c_down/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  d_c_down/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d_c_down/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.123     1.709    d_c_down/shift_reg[2]
    SLICE_X45Y39         FDRE                                         r  d_c_down/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    d_c_down/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  d_c_down/shift_reg_reg[3]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.070     1.531    d_c_down/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 d_m5/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_m5/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.557     1.440    d_m5/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  d_m5/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  d_m5/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.128     1.709    d_m5/shift_reg[0]
    SLICE_X40Y33         FDRE                                         r  d_m5/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.826     1.953    d_m5/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  d_m5/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.072     1.527    d_m5/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 d_m5/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_m5/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    d_m5/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  d_m5/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  d_m5/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.133     1.715    d_m5/shift_reg[1]
    SLICE_X40Y33         FDRE                                         r  d_m5/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.826     1.953    d_m5/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  d_m5/shift_reg_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.075     1.516    d_m5/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 d_m10/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_m10/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.118%)  route 0.130ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.557     1.440    d_m10/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  d_m10/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  d_m10/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.130     1.711    d_m10/shift_reg[0]
    SLICE_X40Y33         FDRE                                         r  d_m10/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.826     1.953    d_m10/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  d_m10/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.046     1.501    d_m10/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 d_check/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_check/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    d_check/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  d_check/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  d_check/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.131     1.701    d_check/shift_reg[2]
    SLICE_X40Y36         FDRE                                         r  d_check/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.828     1.955    d_check/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  d_check/shift_reg_reg[3]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.017     1.459    d_check/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 d_c_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_c_down/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.560     1.443    d_c_down/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  d_c_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  d_c_down/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.195     1.779    d_c_down/shift_reg[0]
    SLICE_X44Y38         FDRE                                         r  d_c_down/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    d_c_down/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  d_c_down/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.070     1.531    d_c_down/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.561     1.444    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  slowed_clk_for_4bits_flushing/num_reg[7]/Q
                         net (fo=1, routed)           0.108     1.693    slowed_clk_for_4bits_flushing/num_reg_n_0_[7]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_4
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.829     1.956    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[7]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    slowed_clk_for_4bits_flushing/num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.445    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  slowed_clk_for_4bits_flushing/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    slowed_clk_for_4bits_flushing/num_reg_n_0_[11]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_4
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.957    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[11]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.105     1.550    slowed_clk_for_4bits_flushing/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.560     1.443    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  slowed_clk_for_4bits_flushing/num_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    slowed_clk_for_4bits_flushing/num_reg_n_0_[3]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_4
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.828     1.955    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.105     1.548    slowed_clk_for_4bits_flushing/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 d_cancel/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_cancel/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.442    d_cancel/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  d_cancel/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d_cancel/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.183     1.766    d_cancel/shift_reg[2]
    SLICE_X40Y36         FDRE                                         r  d_cancel/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.828     1.955    d_cancel/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  d_cancel/shift_reg_reg[3]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.070     1.512    d_cancel/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y36   BCD0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y35   BCD0_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y35   BCD0_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y35   BCD0_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y35   BCD1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y35   BCD1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y35   BCD1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y35   BCD2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y36   BCD2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   d_c_down/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   slowed_clk_for_4bits_flushing/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   slowed_clk_for_4bits_flushing/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   slowed_clk_for_4bits_flushing/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y38   LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y38   LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y38   LED_reg[15]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y38   LED_reg[15]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y31   LED_reg[15]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y38   LED_reg[15]_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   LED_reg[15]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   LED_reg[15]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   LED_reg[15]_lopt_replica_9/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   d_cancel/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   d_cancel/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   d_cancel/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   d_cancel/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   d_check/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   d_check/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   d_check/shift_reg_reg[2]/C



