
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.158668                       # Number of seconds simulated
sim_ticks                                158667817000                       # Number of ticks simulated
final_tick                               3508811506000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151747                       # Simulator instruction rate (inst/s)
host_op_rate                                   169226                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               82147827                       # Simulator tick rate (ticks/s)
host_mem_usage                                1109532                       # Number of bytes of host memory used
host_seconds                                  1931.49                       # Real time elapsed on the host
sim_insts                                   293097701                       # Number of instructions simulated
sim_ops                                     326859490                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker       306240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker       274688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     26315840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     44620928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           71517696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     26315840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26315840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23598336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23598336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker         4785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker         4292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       411185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       697202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1117464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        368724                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      1930070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker      1731214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst    165854932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    281222297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             450738514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    165854932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        165854932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148727930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148727930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148727930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      1930070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker      1731214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    165854932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    281222297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            599466444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          60928441440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            60928441440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            383.999998                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 174365369250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          60928441440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            60928441440                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            383.999998                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 174365349500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      10240                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            9                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::OFF  174365349500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     927                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           836358                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1023.009910                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          128981996                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           836358                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           154.218643                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1023.009910                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999033                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999033                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        260657911                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       260657911                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     86473230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86473230                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     41748722                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      41748722                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data       214795                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       214795                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       301607                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       301607                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       303002                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       303002                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    128221952                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128221952                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    128436747                       # number of overall hits
system.cpu0.dcache.overall_hits::total      128436747                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       376304                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       376304                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       314533                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       314533                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data       160298                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       160298                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4067                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4067                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       690837                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        690837                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       851135                       # number of overall misses
system.cpu0.dcache.overall_misses::total       851135                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     86849534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     86849534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     42063255                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     42063255                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data       375093                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       375093                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       305674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       305674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       303002                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       303002                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    128912789                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    128912789                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    129287882                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    129287882                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004333                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007478                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007478                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.427355                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.427355                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.013305                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013305                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005359                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005359                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006583                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006583                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       453736                       # number of writebacks
system.cpu0.dcache.writebacks::total           453736                       # number of writebacks
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           971315                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          288634626                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           971315                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           297.158621                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        580184827                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       580184827                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    288635441                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      288635441                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    288635441                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       288635441                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    288635441                       # number of overall hits
system.cpu0.icache.overall_hits::total      288635441                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       971315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       971315                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       971315                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        971315                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       971315                       # number of overall misses
system.cpu0.icache.overall_misses::total       971315                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    289606756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    289606756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    289606756                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    289606756                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    289606756                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    289606756                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003354                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003354                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003354                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003354                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003354                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003354                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       971315                       # number of writebacks
system.cpu0.icache.writebacks::total           971315                       # number of writebacks
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::OFF  174365349500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iobus.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  298                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 298                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2456                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2456                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         5014                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio          156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         5014                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5101                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side        10312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total        10312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    15413                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                  153                       # number of replacements
system.iocache.tags.tagsinuse               15.909470                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  153                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3351040457001                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.909470                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.994342                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.994342                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1521                       # Number of tag accesses
system.iocache.tags.data_accesses                1521                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide            9                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                9                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide          160                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          160                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide          169                       # number of demand (read+write) misses
system.iocache.demand_misses::total               169                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          169                       # number of overall misses
system.iocache.overall_misses::total              169                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide            9                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              9                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide          160                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          160                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          169                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             169                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          169                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            169                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks             144                       # number of writebacks
system.iocache.writebacks::total                  144                       # number of writebacks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1500647                       # number of replacements
system.l2.tags.tagsinuse                  2047.705785                       # Cycle average of tags in use
system.l2.tags.total_refs                     1996340                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1500647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.330320                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      495.959650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     8.516776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     7.553867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   450.541736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1085.133756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.242168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.004159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.003688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.219991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.529850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999856                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2005                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979004                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31157001                       # Number of tag accesses
system.l2.tags.data_accesses                 31157001                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        43499                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker        24828                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   68327                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks       453736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           453736                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       955752                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           955752                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks            5084                       # number of WriteClean hits
system.l2.WriteClean_hits::total                 5084                       # number of WriteClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data        12174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12174                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        25815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25815                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       560130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             560130                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       117918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117918                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        43499                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker        24828                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       560130                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       143733                       # number of demand (read+write) hits
system.l2.demand_hits::total                   772190                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        43499                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker        24828                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       560130                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       143733                       # number of overall hits
system.l2.overall_hits::total                  772190                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker         4785                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker         4292                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9077                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1529                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1529                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       275015                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              275015                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       411185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           411185                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       422751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          422751                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker         4785                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker         4292                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       411185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       697766                       # number of demand (read+write) misses
system.l2.demand_misses::total                1118028                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker         4785                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker         4292                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       411185                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       697766                       # number of overall misses
system.l2.overall_misses::total               1118028                       # number of overall misses
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        48284                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker        29120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               77404                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks       453736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       453736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       955752                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       955752                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks         5084                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total             5084                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        13703                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            13703                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       300830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            300830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       971315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         971315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       540669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        540669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        48284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker        29120                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       971315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       841499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1890218                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        48284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker        29120                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       971315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       841499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1890218                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.099101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.147390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.117268                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.111581                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.111581                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.914187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.914187                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.423328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.423328                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.781904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.781904                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.099101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.147390                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.423328                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.829194                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.591481                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.099101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.147390                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.423328                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.829194                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.591481                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               363365                       # number of writebacks
system.l2.writebacks::total                    363365                       # number of writebacks
system.membus.snoop_filter.tot_requests       2241733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1119816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 503                       # Transaction distribution
system.membus.trans_dist::ReadResp             843525                       # Transaction distribution
system.membus.trans_dist::WriteReq               2438                       # Transaction distribution
system.membus.trans_dist::WriteResp              2438                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       363509                       # Transaction distribution
system.membus.trans_dist::WriteClean             5215                       # Transaction distribution
system.membus.trans_dist::CleanEvict           746850                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2072                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2072                       # Transaction distribution
system.membus.trans_dist::ReadExReq            274472                       # Transaction distribution
system.membus.trans_dist::ReadExResp           274472                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        843022                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        11648                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp        11648                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           160                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          160                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3377831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3383713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3384204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5101                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     95108160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     95114685                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                95124477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1134315                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000026                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005143                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1134285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      30      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1134315                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks            43315                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort        43315                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walkWaitTime::samples        43315                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0        43315    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total        43315                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkPageSizes::4K        27503     76.07%     76.07% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M         8653     23.93%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total        36156                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data        43315                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total        43315                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data        36156                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total        36156                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total        79471                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            87499850                       # DTB read hits
system.switch_cpus0.dtb.read_misses             36749                       # DTB read misses
system.switch_cpus0.dtb.write_hits           42377437                       # DTB write hits
system.switch_cpus0.dtb.write_misses             6566                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 309                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            4875                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           20494                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          3591                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults             2296                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        87536599                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       42384003                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                129877287                       # DTB hits
system.switch_cpus0.dtb.misses                  43315                       # DTB misses
system.switch_cpus0.dtb.accesses            129920602                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks            23415                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort        23415                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walkWaitTime::samples        23415                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0        23415    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total        23415                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkPageSizes::4K        14500     90.35%     90.35% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M         1549      9.65%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total        16049                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst        23415                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total        23415                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst        16049                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total        16049                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        39464                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           289590707                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             23415                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 309                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            4875                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries           13669                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       289614122                       # ITB inst accesses
system.switch_cpus0.itb.hits                289590707                       # DTB hits
system.switch_cpus0.itb.misses                  23415                       # DTB misses
system.switch_cpus0.itb.accesses            289614122                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions         1854                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          927                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          927    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          927                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 158758611072                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED       464427                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               317336561                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts          269002058                       # Number of instructions committed
system.switch_cpus0.committedOps            296722643                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    285932431                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         48784                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls           15185256                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      9370730                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           285932431                       # number of integer instructions
system.switch_cpus0.num_fp_insts                48784                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads    498350099                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    228719555                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        31718                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        17024                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads    888048060                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    108336073                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs            130432536                       # number of memory refs
system.switch_cpus0.num_load_insts           87726473                       # Number of load instructions
system.switch_cpus0.num_store_insts          42706063                       # Number of store instructions
system.switch_cpus0.num_idle_cycles        928.856713                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      317335632.143287                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999997                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000003                       # Percentage of idle cycles
system.switch_cpus0.Branches                 25056555                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        157860501     53.20%     53.20% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         8439546      2.84%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc         4653      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     56.04% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        87709407     29.56%     85.60% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       42674345     14.38%     99.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        17066      0.01%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        31718      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         296737236                       # Class of executed instruction
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 309                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            4875                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 309                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            4875                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.pwrStateResidencyTicks::OFF 174373415500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3730078                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1910820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        22040                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         576123                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       574437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1686                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3508811506000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             123671                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1635655                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2438                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       453736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       971315                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean            5203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          382622                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           300830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          300830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        971315                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       540669                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        11648                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        11648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2913945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2581143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        90562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       155774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5741424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    124328320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     83234557                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       181124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       311548                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              208055549                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1500677                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23256128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3464942                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.197431                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399281                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2782540     80.31%     80.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 680716     19.65%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1686      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3464942                       # Request fanout histogram

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.159612                       # Number of seconds simulated
sim_ticks                                159612294000                       # Number of ticks simulated
final_tick                               3509755983000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151648                       # Simulator instruction rate (inst/s)
host_op_rate                                   169226                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               82172150                       # Simulator tick rate (ticks/s)
host_mem_usage                                1109532                       # Number of bytes of host memory used
host_seconds                                  1942.41                       # Real time elapsed on the host
sim_insts                                   294563992                       # Number of instructions simulated
sim_ops                                     328707004                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker       314304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker       283328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     27066496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     45753088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           73417216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     27066496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27066496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24188992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24188992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker         4911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker         4427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       422914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       714892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1147144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        377953                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             377953                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      1969172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker      1775101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst    169576511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    286651403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             459972187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    169576511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169576511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       151548426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            151548426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       151548426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      1969172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker      1775101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    169576511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    286651403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            611520614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          61291120800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            61291120800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            383.999999                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 175309846250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          61291120800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            61291120800                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            383.999999                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 175309826500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      10240                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            9                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::OFF  175309826500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     954                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           856432                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1022.921228                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          129696814                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           857310                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           151.283449                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1022.921228                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998947                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998947                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          878                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          618                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        262043352                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       262043352                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     86800241                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86800241                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     42060653                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      42060653                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data       220229                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       220229                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       309643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       309643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       311062                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       311062                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    128860894                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128860894                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    129081123                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129081123                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       385830                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       385830                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       322228                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       322228                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data       164053                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       164053                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4161                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       708058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        708058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       872111                       # number of overall misses
system.cpu0.dcache.overall_misses::total       872111                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     87186071                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     87186071                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     42382881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     42382881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data       384282                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       384282                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       313804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       313804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       311062                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       311062                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    129568952                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    129568952                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    129953234                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    129953234                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004425                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004425                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007603                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007603                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.426908                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.426908                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.013260                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013260                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005465                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005465                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006711                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006711                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       464237                       # number of writebacks
system.cpu0.dcache.writebacks::total           464237                       # number of writebacks
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           997026                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          290157197                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           997538                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           290.873327                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        583225560                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       583225560                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    290117241                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      290117241                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    290117241                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       290117241                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    290117241                       # number of overall hits
system.cpu0.icache.overall_hits::total      290117241                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       997026                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       997026                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       997026                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        997026                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       997026                       # number of overall misses
system.cpu0.icache.overall_misses::total       997026                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    291114267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    291114267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    291114267                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    291114267                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    291114267                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    291114267                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003425                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003425                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003425                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003425                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003425                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003425                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       997026                       # number of writebacks
system.cpu0.icache.writebacks::total           997026                       # number of writebacks
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::OFF  175309826500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iobus.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  298                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 298                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2456                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2456                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         5014                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio          156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         5014                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5101                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side        10312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total        10312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    15413                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                  153                       # number of replacements
system.iocache.tags.tagsinuse               15.910006                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  169                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3351040457001                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.910006                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.994375                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.994375                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1521                       # Number of tag accesses
system.iocache.tags.data_accesses                1521                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide            9                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                9                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide          160                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          160                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide          169                       # number of demand (read+write) misses
system.iocache.demand_misses::total               169                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          169                       # number of overall misses
system.iocache.overall_misses::total              169                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide            9                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              9                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide          160                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          160                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          169                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             169                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          169                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            169                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks             144                       # number of writebacks
system.iocache.writebacks::total                  144                       # number of writebacks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1539567                       # number of replacements
system.l2.tags.tagsinuse                  2047.678394                       # Cycle average of tags in use
system.l2.tags.total_refs                     2049430                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1541557                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.329455                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      495.922975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     8.506282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     7.553969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   451.949783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1083.745386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.242150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.004153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.003688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.220679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.529173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001465                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.970215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31960065                       # Number of tag accesses
system.l2.tags.data_accesses                 31960065                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        44589                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker        25513                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   70102                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks       464237                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           464237                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       981016                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           981016                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks            5661                       # number of WriteClean hits
system.l2.WriteClean_hits::total                 5661                       # number of WriteClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data        12479                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12479                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        26444                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26444                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       574112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             574112                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       120285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            120285                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        44589                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker        25513                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       574112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       146729                       # number of demand (read+write) hits
system.l2.demand_hits::total                   790943                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        44589                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker        25513                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       574112                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       146729                       # number of overall hits
system.l2.overall_hits::total                  790943                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker         4911                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker         4427                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9338                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1601                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1601                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       281704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              281704                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       422914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           422914                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       433759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          433759                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker         4911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker         4427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       422914                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       715463                       # number of demand (read+write) misses
system.l2.demand_misses::total                1147715                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker         4911                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker         4427                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       422914                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       715463                       # number of overall misses
system.l2.overall_misses::total               1147715                       # number of overall misses
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        49500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker        29940                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               79440                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks       464237                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       464237                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       981016                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       981016                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks         5661                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total             5661                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        14080                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            14080                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       308148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            308148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       997026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         997026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       554044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        554044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        49500                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker        29940                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       997026                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       862192                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1938658                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        49500                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker        29940                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       997026                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       862192                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1938658                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.099212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.147862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.117548                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.113707                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.113707                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.914184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.914184                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.424175                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.424175                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.782896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.782896                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.099212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.147862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.424175                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.829819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.592015                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.099212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.147862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.424175                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.829819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.592015                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               372007                       # number of writebacks
system.l2.writebacks::total                    372007                       # number of writebacks
system.membus.snoop_filter.tot_requests       2301345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1149545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 503                       # Transaction distribution
system.membus.trans_dist::ReadResp             866523                       # Transaction distribution
system.membus.trans_dist::WriteReq               2438                       # Transaction distribution
system.membus.trans_dist::WriteResp              2438                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       372151                       # Transaction distribution
system.membus.trans_dist::WriteClean             5802                       # Transaction distribution
system.membus.trans_dist::CleanEvict           767229                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2151                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2151                       # Transaction distribution
system.membus.trans_dist::ReadExReq            281154                       # Transaction distribution
system.membus.trans_dist::ReadExResp           281154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        866020                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        12480                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp        12480                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           160                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          160                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3468621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3474503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3474994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5101                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     97598336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     97604861                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                97614653                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1164906                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000026                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005075                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1164876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      30      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1164906                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks            44424                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort        44424                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walkWaitTime::samples        44424                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0        44424    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total        44424                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkPageSizes::4K        28224     76.12%     76.12% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M         8856     23.88%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total        37080                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data        44424                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total        44424                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data        37080                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total        37080                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total        81504                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            87852914                       # DTB read hits
system.switch_cpus0.dtb.read_misses             37689                       # DTB read misses
system.switch_cpus0.dtb.write_hits           42705882                       # DTB write hits
system.switch_cpus0.dtb.write_misses             6735                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 317                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            5003                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           21031                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          3671                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults             2355                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        87890603                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       42712617                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                130558796                       # DTB hits
system.switch_cpus0.dtb.misses                  44424                       # DTB misses
system.switch_cpus0.dtb.accesses            130603220                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks            24061                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort        24061                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walkWaitTime::samples        24061                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0        24061    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total        24061                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkPageSizes::4K        14913     90.37%     90.37% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M         1589      9.63%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total        16502                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst        24061                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total        24061                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst        16502                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total        16502                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        40563                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           291097765                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             24061                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 317                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            5003                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries           14058                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       291121826                       # ITB inst accesses
system.switch_cpus0.itb.hits                291097765                       # DTB hits
system.switch_cpus0.itb.misses                  24061                       # DTB misses
system.switch_cpus0.itb.accesses            291121826                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions         1908                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          954                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          954    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          954                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 159703074545                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED       477954                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               319225542                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts          270468349                       # Number of instructions committed
system.switch_cpus0.committedOps            298570157                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    287557395                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         49991                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls           15251699                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      9556547                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           287557395                       # number of integer instructions
system.switch_cpus0.num_fp_insts                49991                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads    501265770                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    229848199                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        32444                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        17504                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads    893543193                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    109011029                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs            131129186                       # number of memory refs
system.switch_cpus0.num_load_insts           88085657                       # Number of load instructions
system.switch_cpus0.num_store_insts          43043529                       # Number of store instructions
system.switch_cpus0.num_idle_cycles        955.910857                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      319224586.089143                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999997                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000003                       # Percentage of idle cycles
system.switch_cpus0.Branches                 25321048                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            1      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        159010797     53.25%     53.25% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         8440367      2.83%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc         4768      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     56.08% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        88068110     29.50%     85.58% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       43011085     14.40%     99.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        17547      0.01%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        32444      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         298585119                       # Class of executed instruction
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 317                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            5003                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 317                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            5003                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.pwrStateResidencyTicks::OFF 175317892500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3825728                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1959822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        22613                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         590684                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       588958                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1726                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3509755983000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             126935                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1678005                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2438                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       464237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       997026                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean            5790                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          392195                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14080                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          14080                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           308148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          308148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        997026                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       554044                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        12480                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        12480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2991078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2645608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        93066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       159798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5889550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    127619328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     85268541                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       186132                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       319596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              213393597                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1539597                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23809216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3554739                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.197346                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399214                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2854950     80.31%     80.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 698063     19.64%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1726      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3554739                       # Request fanout histogram

---------- End Simulation Statistics   ----------
