/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/riscv_v_swizzle/base/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/riscv_v_swizzle/base/lib/NangateOpenCellLibrary_typical.lib
mkdir -p results/nangate45/riscv_v_swizzle/base/
echo 15.0 > results/nangate45/riscv_v_swizzle/base/clock_period.txt
mkdir -p ./results/nangate45/riscv_v_swizzle/base ./logs/nangate45/riscv_v_swizzle/base ./reports/nangate45/riscv_v_swizzle/base ./objects/nangate45/riscv_v_swizzle/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_swizzle/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/nangate45/riscv_v_swizzle/base/lib/NangateOpenCellLibrary_typical.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_swizzle/base/clock_period.txt
Setting clock period to 15.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_swizzle'.
Warning: Replacing memory \data_swizzle with list of registers. See ./designs/src/riscv_v_swizzle/convert_to_v/riscv_v_swizzle.v:32
60.1. Analyzing design hierarchy..
60.2. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_swizzle because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 84b33bc93b, CPU: user 0.13s system 0.02s, MEM: 43.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 52% 2x read_liberty (0 sec), 38% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.20[h:]min:sec. CPU time: user 0.18 sys 0.02 (100%). Peak memory: 46080KB.
mkdir -p ./results/nangate45/riscv_v_swizzle/base ./logs/nangate45/riscv_v_swizzle/base ./reports/nangate45/riscv_v_swizzle/base
(export VERILOG_FILES=./results/nangate45/riscv_v_swizzle/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_swizzle/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.00 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 12800KB.
mkdir -p ./results/nangate45/riscv_v_swizzle/base ./logs/nangate45/riscv_v_swizzle/base ./reports/nangate45/riscv_v_swizzle/base ./objects/nangate45/riscv_v_swizzle/base
(export VERILOG_FILES=./results/nangate45/riscv_v_swizzle/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_swizzle/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/nangate45/riscv_v_swizzle/base/lib/NangateOpenCellLibrary_typical.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_swizzle/base/clock_period.txt
Setting clock period to 15.0
synth -top riscv_v_swizzle -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_swizzle' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_latch.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/nangate45/riscv_v_swizzle/base/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/riscv_v_swizzle/base/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 15.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_swizzle' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/nangate45/riscv_v_swizzle/constraint.sdc ./results/nangate45/riscv_v_swizzle/base/1_synth.sdc
Warnings: 8 unique messages, 72 total
End of script. Logfile hash: b24a187373, CPU: user 0.44s system 0.02s, MEM: 37.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 54% 2x abc (0 sec), 7% 2x read_liberty (0 sec), ...
Elapsed time: 0:01.01[h:]min:sec. CPU time: user 0.96 sys 0.04 (100%). Peak memory: 39552KB.
mkdir -p ./results/nangate45/riscv_v_swizzle/base ./logs/nangate45/riscv_v_swizzle/base ./reports/nangate45/riscv_v_swizzle/base
cp ./results/nangate45/riscv_v_swizzle/base/1_1_yosys.v ./results/nangate45/riscv_v_swizzle/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/nangate45/riscv_v_swizzle/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 858
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.070, 200.200).
[INFO IFP-0001] Added 2714 rows of 19999 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO RSZ-0026] Removed 216 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 851 u^2 0% utilization.
Elapsed time: 0:00.48[h:]min:sec. CPU time: user 0.44 sys 0.04 (99%). Peak memory: 126148KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers metal5 -ver_layers metal6 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.32[h:]min:sec. CPU time: user 0.28 sys 0.03 (100%). Peak memory: 123092KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/nangate45/riscv_v_swizzle/base/2_2_floorplan_io.odb ./results/nangate45/riscv_v_swizzle/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.14[h:]min:sec. CPU time: user 0.11 sys 0.03 (100%). Peak memory: 100804KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:00.32[h:]min:sec. CPU time: user 0.27 sys 0.04 (99%). Peak memory: 120900KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO TAP-0004] Inserted 5428 endcaps.
[INFO TAP-0005] Inserted 42098 tapcells.
Elapsed time: 0:00.42[h:]min:sec. CPU time: user 0.37 sys 0.05 (100%). Peak memory: 140608KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:04.23[h:]min:sec. CPU time: user 4.12 sys 0.10 (99%). Peak memory: 215720KB.
cp ./results/nangate45/riscv_v_swizzle/base/2_6_floorplan_pdn.odb ./results/nangate45/riscv_v_swizzle/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             48168
[INFO GPL-0007] NumPlaceInstances:          642
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    776
[INFO GPL-0011] NumPins:                   2827
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:         851.466 um^2
[INFO GPL-0019] Util:                     0.006 %
[INFO GPL-0020] StdInstsArea:           851.466 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:  11019942
[INFO GPL-0032] FillerInit:NumGNets:        776
[INFO GPL-0033] FillerInit:NumGPins:       2827
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.326 um^2
[INFO GPL-0025] IdealBinArea:             1.326 um^2
[INFO GPL-0026] IdealBinCnt:           10885978
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             48168
[INFO GPL-0007] NumPlaceInstances:          642
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    776
[INFO GPL-0011] NumPins:                   2565
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:         851.466 um^2
[INFO GPL-0019] Util:                     0.006 %
[INFO GPL-0020] StdInstsArea:           851.466 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:  10028212
[INFO GPL-0032] FillerInit:NumGNets:        776
[INFO GPL-0033] FillerInit:NumGPins:       2565
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        1.326 um^2
[INFO GPL-0025] IdealBinArea:             1.457 um^2
[INFO GPL-0026] IdealBinCnt:            9906304
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.969 HPWL: 1094479
[NesterovSolve] Iter:   10 overflow: 0.984 HPWL: 352579
[NesterovSolve] Iter:   20 overflow: 0.985 HPWL: 339990
[NesterovSolve] Iter:   30 overflow: 0.985 HPWL: 338576
[NesterovSolve] Iter:   40 overflow: 0.985 HPWL: 338094
[NesterovSolve] Iter:   50 overflow: 0.985 HPWL: 338321
[NesterovSolve] Iter:   60 overflow: 0.985 HPWL: 338276
[NesterovSolve] Iter:   70 overflow: 0.985 HPWL: 338089
[NesterovSolve] Iter:   80 overflow: 0.985 HPWL: 338059
[NesterovSolve] Iter:   90 overflow: 0.985 HPWL: 338158
[NesterovSolve] Iter:  100 overflow: 0.985 HPWL: 338146
[NesterovSolve] Iter:  110 overflow: 0.985 HPWL: 338159
[NesterovSolve] Iter:  120 overflow: 0.985 HPWL: 338131
[NesterovSolve] Iter:  130 overflow: 0.985 HPWL: 338127
[NesterovSolve] Iter:  140 overflow: 0.985 HPWL: 338399
[NesterovSolve] Iter:  150 overflow: 0.985 HPWL: 341448
[NesterovSolve] Iter:  160 overflow: 0.985 HPWL: 351739
[NesterovSolve] Iter:  170 overflow: 0.985 HPWL: 375339
[NesterovSolve] Iter:  180 overflow: 0.985 HPWL: 430716
[NesterovSolve] Iter:  190 overflow: 0.984 HPWL: 565029
[NesterovSolve] Iter:  200 overflow: 0.979 HPWL: 823688
[NesterovSolve] Iter:  210 overflow: 0.968 HPWL: 1227809
[NesterovSolve] Iter:  220 overflow: 0.958 HPWL: 1800643
[NesterovSolve] Iter:  230 overflow: 0.945 HPWL: 2678310
[NesterovSolve] Iter:  240 overflow: 0.926 HPWL: 3808747
[NesterovSolve] Iter:  250 overflow: 0.902 HPWL: 5064088
[NesterovSolve] Iter:  260 overflow: 0.882 HPWL: 6159383
[NesterovSolve] Iter:  270 overflow: 0.873 HPWL: 6651418
[NesterovSolve] Iter:  280 overflow: 0.893 HPWL: 5411776
[NesterovSolve] Iter:  290 overflow: 0.936 HPWL: 2032672
[NesterovSolve] Iter:  300 overflow: 0.823 HPWL: 3922903
[NesterovSolve] Iter:  310 overflow: 0.766 HPWL: 3964901
[NesterovSolve] Iter:  320 overflow: 0.794 HPWL: 3230482
[NesterovSolve] Iter:  330 overflow: 0.768 HPWL: 4747422
[NesterovSolve] Iter:  340 overflow: 0.732 HPWL: 4372973
[NesterovSolve] Iter:  350 overflow: 0.765 HPWL: 2766230
[NesterovSolve] Iter:  360 overflow: 0.716 HPWL: 3128356
[NesterovSolve] Iter:  370 overflow: 0.679 HPWL: 3073182
[NesterovSolve] Iter:  380 overflow: 0.637 HPWL: 3335957
[NesterovSolve] Iter:  390 overflow: 0.585 HPWL: 4134973
[NesterovSolve] Iter:  400 overflow: 0.520 HPWL: 5401336
[NesterovSolve] Iter:  410 overflow: 0.454 HPWL: 7345170
[NesterovSolve] Iter:  420 overflow: 0.391 HPWL: 9163804
[NesterovSolve] Iter:  430 overflow: 0.251 HPWL: 14683694
[NesterovSolve] Finished with Overflow: 0.095052
Elapsed time: 49:54.22[h:]min:sec. CPU time: user 3237.37 sys 3.44 (108%). Peak memory: 3097036KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           28564
[INFO PPL-0002] Number of I/O             262
[INFO PPL-0003] Number of I/O w/sink      262
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 504439.94 um.
Elapsed time: 0:00.72[h:]min:sec. CPU time: user 0.63 sys 0.08 (100%). Peak memory: 197008KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             48168
[INFO GPL-0007] NumPlaceInstances:          642
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    776
[INFO GPL-0011] NumPins:                   2827
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:         851.466 um^2
[INFO GPL-0019] Util:                     0.006 %
[INFO GPL-0020] StdInstsArea:           851.466 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:  11019942
[INFO GPL-0032] FillerInit:NumGNets:        776
[INFO GPL-0033] FillerInit:NumGPins:       2827
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.326 um^2
[INFO GPL-0025] IdealBinArea:             1.326 um^2
[INFO GPL-0026] IdealBinCnt:           10885978
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
global_placement -density 0.9100059026628151 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             48168
[INFO GPL-0007] NumPlaceInstances:          642
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    776
[INFO GPL-0011] NumPins:                   2827
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:         851.466 um^2
[INFO GPL-0019] Util:                     0.006 %
[INFO GPL-0020] StdInstsArea:           851.466 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000011 HPWL: 1027864354
[InitialPlace]  Iter: 2 CG residual: 0.00003663 HPWL: 1002130351
[InitialPlace]  Iter: 3 CG residual: 0.00019027 HPWL: 960971591
[InitialPlace]  Iter: 4 CG residual: 0.00020541 HPWL: 813670418
[InitialPlace]  Iter: 5 CG residual: 0.00062075 HPWL: 602076747
[InitialPlace]  Iter: 6 CG residual: 0.00011315 HPWL: 504214802
[InitialPlace]  Iter: 7 CG residual: 0.00000016 HPWL: 476063611
[INFO GPL-0031] FillerInit:NumGCells:  10028212
[INFO GPL-0032] FillerInit:NumGNets:        776
[INFO GPL-0033] FillerInit:NumGPins:       2827
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        1.326 um^2
[INFO GPL-0025] IdealBinArea:             1.457 um^2
[INFO GPL-0026] IdealBinCnt:            9906304
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.509 HPWL: 466716673
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.46e-09
[INFO GPL-0103] Timing-driven: weighted 42 nets.
[NesterovSolve] Snapshot saved at iter = 0
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.46e-09
[INFO GPL-0103] Timing-driven: weighted 41 nets.
[NesterovSolve] Iter:   10 overflow: 0.439 HPWL: 465735479
[NesterovSolve] Iter:   20 overflow: 0.445 HPWL: 465179787
[NesterovSolve] Iter:   30 overflow: 0.487 HPWL: 465187701
[NesterovSolve] Iter:   40 overflow: 0.488 HPWL: 465042085
[NesterovSolve] Iter:   50 overflow: 0.493 HPWL: 464967975
[NesterovSolve] Iter:   60 overflow: 0.491 HPWL: 464857931
[NesterovSolve] Iter:   70 overflow: 0.492 HPWL: 464712061
[NesterovSolve] Iter:   80 overflow: 0.494 HPWL: 464563849
[NesterovSolve] Iter:   90 overflow: 0.493 HPWL: 464409753
[NesterovSolve] Iter:  100 overflow: 0.494 HPWL: 464232440
[NesterovSolve] Iter:  110 overflow: 0.496 HPWL: 464000833
[NesterovSolve] Iter:  120 overflow: 0.494 HPWL: 463734124
[NesterovSolve] Iter:  130 overflow: 0.493 HPWL: 463450998
[NesterovSolve] Iter:  140 overflow: 0.494 HPWL: 463135909
[NesterovSolve] Iter:  150 overflow: 0.493 HPWL: 462796214
[NesterovSolve] Iter:  160 overflow: 0.489 HPWL: 462510386
[NesterovSolve] Iter:  170 overflow: 0.485 HPWL: 462169603
[NesterovSolve] Iter:  180 overflow: 0.479 HPWL: 461787951
[NesterovSolve] Iter:  190 overflow: 0.481 HPWL: 461396313
[NesterovSolve] Iter:  200 overflow: 0.479 HPWL: 460959218
[NesterovSolve] Iter:  210 overflow: 0.475 HPWL: 460510349
[NesterovSolve] Iter:  220 overflow: 0.470 HPWL: 460114577
[NesterovSolve] Iter:  230 overflow: 0.449 HPWL: 460208127
[NesterovSolve] Iter:  240 overflow: 0.426 HPWL: 460497163
[NesterovSolve] Iter:  250 overflow: 0.396 HPWL: 461396761
[NesterovSolve] Iter:  260 overflow: 0.358 HPWL: 462110546
[NesterovSolve] Iter:  270 overflow: 0.360 HPWL: 461567822
[NesterovSolve] Iter:  280 overflow: 0.429 HPWL: 458328853
[NesterovSolve] Iter:  290 overflow: 0.403 HPWL: 457348908
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:    1904 1904
[INFO GPL-0040] NumTiles: 3625216
[INFO GPL-0081] TotalRouteOverflow: 2.5038232803344727
[INFO GPL-0082] OverflowTileCnt: 19
[INFO GPL-0083] 0.5%RC: 0.4712034576321395
[INFO GPL-0084] 1.0%RC: 0.462382592766202
[INFO GPL-0085] 2.0%RC: 0.45726255717610303
[INFO GPL-0086] 5.0%RC: 0.43643222134849413
[INFO GPL-0087] FinalRC: 0.46679303
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  300 overflow: 0.304 HPWL: 459939208
[NesterovSolve] Iter:  310 overflow: 0.462 HPWL: 454321530
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.45e-09
[INFO GPL-0103] Timing-driven: weighted 43 nets.
[NesterovSolve] Iter:  320 overflow: 0.249 HPWL: 458315069
[NesterovSolve] Iter:  330 overflow: 0.371 HPWL: 455572278
[NesterovSolve] Iter:  340 overflow: 0.437 HPWL: 452243356
[NesterovSolve] Iter:  350 overflow: 0.393 HPWL: 451920422
[NesterovSolve] Iter:  360 overflow: 0.395 HPWL: 451499434
[NesterovSolve] Iter:  370 overflow: 0.367 HPWL: 451717112
[NesterovSolve] Iter:  380 overflow: 0.332 HPWL: 451785210
[NesterovSolve] Iter:  390 overflow: 0.279 HPWL: 452552386
[NesterovSolve] Iter:  400 overflow: 0.193 HPWL: 454353547
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.44e-09
[INFO GPL-0103] Timing-driven: weighted 60 nets.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.44e-09
[INFO GPL-0103] Timing-driven: weighted 70 nets.
[NesterovSolve] Iter:  410 overflow: 0.096 HPWL: 458188104
[NesterovSolve] Finished with Overflow: 0.096158
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 13493 u^2 0% utilization.
Elapsed time: 42:33.24[h:]min:sec. CPU time: user 2769.96 sys 4.52 (108%). Peak memory: 5942404KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 134 input buffers.
[INFO RSZ-0028] Inserted 128 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0034] Found 204 slew violations.
[INFO RSZ-0036] Found 24 capacitance violations.
[INFO RSZ-0037] Found 73 long wires.
[INFO RSZ-0038] Inserted 329 buffers in 253 nets.
[INFO RSZ-0039] Resized 310 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 17104 u^2 0% utilization.
Instance count before 48168, after 48759
Pin count before 2565, after 3747
Elapsed time: 0:02.07[h:]min:sec. CPU time: user 1.89 sys 0.18 (100%). Peak memory: 325948KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement       3062.8 u
average displacement        0.1 u
max displacement           14.3 u
original HPWL          229058.2 u
legalized HPWL         230633.6 u
delta HPWL                    1 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 48759 cells, 262 terminals, 1367 edges, 4009 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 49021, edges 1367, pins 4009
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 47788 fixed cells.
[INFO DPO-0318] Collected 1233 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (400140, 400400) - (7999380, 7999600)
[INFO DPO-0310] Assigned 1233 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.612982e+08.
[INFO DPO-0302] End of matching; objective is 4.602397e+08, improvement is 0.23 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.576780e+08.
[INFO DPO-0307] End of global swaps; objective is 4.576780e+08, improvement is 0.56 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.573212e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.573212e+08, improvement is 0.08 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.563812e+08.
[INFO DPO-0305] End of reordering; objective is 4.563812e+08, improvement is 0.21 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 24660 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 24660, swaps 2882, moves  5563 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.563812e+08, Scratch cost 4.549031e+08, Incremental cost 4.549031e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.549031e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.32 percent.
[INFO DPO-0328] End of random improver; improvement is 0.323889 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 623 cell orientations for row compatibility.
[INFO DPO-0383] Performed 464 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.528362e+08, improvement is 0.45 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           230633.6 u
Final HPWL              226362.6 u
Delta HPWL                  -1.9 %

[INFO DPL-0020] Mirrored 22 instances
[INFO DPL-0021] HPWL before          226362.6 u
[INFO DPL-0022] HPWL after           226357.6 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...
No registers in design

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 17104 u^2 0% utilization.
Elapsed time: 0:18.75[h:]min:sec. CPU time: user 14.49 sys 4.25 (99%). Peak memory: 7976976KB.
cp ./results/nangate45/riscv_v_swizzle/base/3_5_place_dp.odb ./results/nangate45/riscv_v_swizzle/base/3_place.odb
cp ./results/nangate45/riscv_v_swizzle/base/2_floorplan.sdc ./results/nangate45/riscv_v_swizzle/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO RSZ-0058] Using max wire length 640um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          226357.6 u
legalized HPWL         227454.7 u
delta HPWL                    0 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          227454.7 u
legalized HPWL         227454.7 u
delta HPWL                    0 %

Report metrics stage 4, cts final...
No registers in design

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 17104 u^2 0% utilization.
Elapsed time: 0:20.02[h:]min:sec. CPU time: user 17.19 sys 2.83 (99%). Peak memory: 8071700KB.
cp ./results/nangate45/riscv_v_swizzle/base/4_1_cts.odb ./results/nangate45/riscv_v_swizzle/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/nangate45/riscv_v_swizzle/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 89
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical     39892608      25249755          36.71%
metal3     Horizontal   54399184      32623129          40.03%
metal4     Vertical     25387936      14173612          44.17%
metal5     Horizontal   25387936      14500860          42.88%
metal6     Vertical     25387936      14488552          42.93%
metal7     Horizontal    7254240       3235649          55.40%
metal8     Vertical      7254240       3625215          50.03%
metal9     Horizontal    3627120       3621409          0.16%
metal10    Vertical      3627120       3621409          0.16%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 7870
[INFO GRT-0198] Via related Steiner nodes: 145
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 11008
[INFO GRT-0112] Final usage 3D: 141926

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2        25249755         52849            0.21%             0 /  0 /  0
metal3        32623129         53380            0.16%             0 /  0 /  0
metal4        14173612          1637            0.01%             0 /  0 /  0
metal5        14500860           431            0.00%             0 /  0 /  0
metal6        14488552           516            0.00%             0 /  0 /  0
metal7         3235649            23            0.00%             0 /  0 /  0
metal8         3625215            45            0.00%             0 /  0 /  0
metal9         3621409             6            0.00%             0 /  0 /  0
metal10        3621409            15            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total        115139590        108902            0.09%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 236728 um
[INFO GRT-0014] Routed nets: 1367
[WARNING STA-0450] virtual clock clk can not be propagated.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0037] Found 2 long wires.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          227453.1 u
legalized HPWL         227453.3 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          227453.3 u
legalized HPWL         227453.3 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...
No registers in design

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 17108 u^2 0% utilization.
[INFO FLW-0007] clock clk period 15.000000
[INFO FLW-0008] Clock clk period 7.190
[INFO FLW-0009] Clock clk slack 7.432
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO FLW-0011] Path endpoint count 128
Elapsed time: 0:41.42[h:]min:sec. CPU time: user 39.62 sys 4.16 (105%). Peak memory: 10516976KB.
Running detail_route.tcl, stage 5_2_route
[WARNING STA-0450] virtual clock clk can not be propagated.
detailed_route -output_drc ./reports/nangate45/riscv_v_swizzle/base/5_route_drc.rpt -output_maze ./results/nangate45/riscv_v_swizzle/base/maze.log -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       33
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   riscv_v_swizzle
Die area:                 ( 0 0 ) ( 8000000 8000000 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     48760
Number of terminals:      262
Number of snets:          2
Number of nets:           1368

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 35.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 414506.
[INFO DRT-0033] via1 shape region query size = 553860.
[INFO DRT-0033] metal2 shape region query size = 369240.
[INFO DRT-0033] via2 shape region query size = 553860.
[INFO DRT-0033] metal3 shape region query size = 369240.
[INFO DRT-0033] via3 shape region query size = 553860.
[INFO DRT-0033] metal4 shape region query size = 202028.
[INFO DRT-0033] via4 shape region query size = 172720.
[INFO DRT-0033] metal5 shape region query size = 34744.
[INFO DRT-0033] via5 shape region query size = 172720.
[INFO DRT-0033] metal6 shape region query size = 34606.
[INFO DRT-0033] via6 shape region query size = 69088.
[INFO DRT-0033] metal7 shape region query size = 17526.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 96 pins.
[INFO DRT-0081]   Complete 31 unique inst patterns.
[INFO DRT-0084]   Complete 727 groups.
#scanned instances     = 48760
#unique  instances     = 35
#stdCellGenAp          = 1224
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 874
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3749
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 438.04 (MB), peak = 444.18 (MB)

[INFO DRT-0157] Number of guides:     12466

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 1904 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 1904 STEP 4200 ;
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 3469.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 3156.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 1998.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 627.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 435.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 158.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 26.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 14.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 7.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3958 vertical wires in 39 frboxes and 5935 horizontal wires in 39 frboxes.
[INFO DRT-0186] Done with 1544 vertical wires in 39 frboxes and 1326 horizontal wires in 39 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:01, memory = 486.41 (MB), peak = 486.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 659.91 (MB), peak = 659.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 827.79 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:01, memory = 853.04 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:02, memory = 853.41 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:02, memory = 862.91 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:04, memory = 862.91 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:04, memory = 862.91 (MB).
    Completing 70% with 80 violations.
    elapsed time = 00:00:06, memory = 874.41 (MB).
    Completing 80% with 429 violations.
    elapsed time = 00:00:16, memory = 901.29 (MB).
    Completing 90% with 452 violations.
    elapsed time = 00:00:17, memory = 907.04 (MB).
    Completing 100% with 843 violations.
    elapsed time = 00:00:25, memory = 939.29 (MB).
[INFO DRT-0199]   Number of violations = 1022.
Viol/Layer      metal1   via1 metal2   via2 metal3 metal4   via4 metal5
Cut Spacing          0      1      0      6      0      0      4      0
Metal Spacing        2      0    100      0      9      0      0      0
Recheck              0      0    101      0     68      8      0      2
Short                0      0    611      2    107      1      0      0
[INFO DRT-0267] cpu time = 00:01:31, elapsed time = 00:00:25, memory = 1135.91 (MB), peak = 1135.91 (MB)
Total wire length = 229881 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 111204 um.
Total wire length on LAYER metal3 = 112597 um.
Total wire length on LAYER metal4 = 3530 um.
Total wire length on LAYER metal5 = 1237 um.
Total wire length on LAYER metal6 = 1209 um.
Total wire length on LAYER metal7 = 10 um.
Total wire length on LAYER metal8 = 68 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9425.
Up-via summary (total 9425):

---------------
 active       0
 metal1    3749
 metal2    4141
 metal3     850
 metal4     461
 metal5     202
 metal6      10
 metal7       8
 metal8       2
 metal9       2
---------------
           9425


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1022 violations.
    elapsed time = 00:00:00, memory = 1135.91 (MB).
    Completing 20% with 1009 violations.
    elapsed time = 00:00:01, memory = 1138.16 (MB).
    Completing 30% with 922 violations.
    elapsed time = 00:00:05, memory = 1138.16 (MB).
    Completing 40% with 918 violations.
    elapsed time = 00:00:05, memory = 1138.16 (MB).
    Completing 50% with 918 violations.
    elapsed time = 00:00:07, memory = 1138.16 (MB).
    Completing 60% with 927 violations.
    elapsed time = 00:00:08, memory = 1138.16 (MB).
    Completing 70% with 900 violations.
    elapsed time = 00:00:10, memory = 1141.54 (MB).
    Completing 80% with 786 violations.
    elapsed time = 00:00:17, memory = 1155.29 (MB).
    Completing 90% with 746 violations.
    elapsed time = 00:00:18, memory = 1155.29 (MB).
    Completing 100% with 744 violations.
    elapsed time = 00:00:23, memory = 1168.79 (MB).
[INFO DRT-0199]   Number of violations = 744.
Viol/Layer      metal2   via2 metal3 metal4   via4
Cut Spacing          0      4      0      0      1
Metal Spacing      109      0     11      0      0
Short              492      0    126      1      0
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:00:23, memory = 1171.79 (MB), peak = 1171.79 (MB)
Total wire length = 229739 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 111095 um.
Total wire length on LAYER metal3 = 112539 um.
Total wire length on LAYER metal4 = 3596 um.
Total wire length on LAYER metal5 = 1210 um.
Total wire length on LAYER metal6 = 1198 um.
Total wire length on LAYER metal7 = 6 um.
Total wire length on LAYER metal8 = 73 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 19 um.
Total number of vias = 9493.
Up-via summary (total 9493):

---------------
 active       0
 metal1    3749
 metal2    4127
 metal3     920
 metal4     462
 metal5     213
 metal6      10
 metal7       8
 metal8       2
 metal9       2
---------------
           9493


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 744 violations.
    elapsed time = 00:00:00, memory = 1171.79 (MB).
    Completing 20% with 741 violations.
    elapsed time = 00:00:00, memory = 1171.79 (MB).
    Completing 30% with 610 violations.
    elapsed time = 00:00:06, memory = 1188.54 (MB).
    Completing 40% with 602 violations.
    elapsed time = 00:00:07, memory = 1188.54 (MB).
    Completing 50% with 602 violations.
    elapsed time = 00:00:07, memory = 1188.54 (MB).
    Completing 60% with 526 violations.
    elapsed time = 00:00:16, memory = 1191.41 (MB).
    Completing 70% with 526 violations.
    elapsed time = 00:00:16, memory = 1191.41 (MB).
    Completing 80% with 528 violations.
    elapsed time = 00:00:16, memory = 1191.41 (MB).
    Completing 90% with 518 violations.
    elapsed time = 00:00:17, memory = 1191.41 (MB).
    Completing 100% with 534 violations.
    elapsed time = 00:00:17, memory = 1191.41 (MB).
[INFO DRT-0199]   Number of violations = 534.
Viol/Layer      metal2   via2 metal3   via4
Cut Spacing          0      1      0      3
Metal Spacing       73      0      8      0
Short              373      0     76      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:17, memory = 1191.41 (MB), peak = 1191.41 (MB)
Total wire length = 229720 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 111079 um.
Total wire length on LAYER metal3 = 112543 um.
Total wire length on LAYER metal4 = 3621 um.
Total wire length on LAYER metal5 = 1212 um.
Total wire length on LAYER metal6 = 1167 um.
Total wire length on LAYER metal7 = 2 um.
Total wire length on LAYER metal8 = 71 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9477.
Up-via summary (total 9477):

---------------
 active       0
 metal1    3749
 metal2    4163
 metal3     901
 metal4     451
 metal5     193
 metal6       8
 metal7       8
 metal8       2
 metal9       2
---------------
           9477


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 534 violations.
    elapsed time = 00:00:00, memory = 1191.41 (MB).
    Completing 20% with 527 violations.
    elapsed time = 00:00:00, memory = 1191.41 (MB).
    Completing 30% with 527 violations.
    elapsed time = 00:00:00, memory = 1191.41 (MB).
    Completing 40% with 527 violations.
    elapsed time = 00:00:00, memory = 1191.41 (MB).
    Completing 50% with 527 violations.
    elapsed time = 00:00:00, memory = 1191.41 (MB).
    Completing 60% with 527 violations.
    elapsed time = 00:00:00, memory = 1191.41 (MB).
    Completing 70% with 520 violations.
    elapsed time = 00:00:00, memory = 1191.41 (MB).
    Completing 80% with 311 violations.
    elapsed time = 00:00:17, memory = 1212.66 (MB).
    Completing 90% with 311 violations.
    elapsed time = 00:00:18, memory = 1212.66 (MB).
    Completing 100% with 100 violations.
    elapsed time = 00:00:24, memory = 1214.66 (MB).
[INFO DRT-0199]   Number of violations = 100.
Viol/Layer      metal2   via2 metal3
Cut Spacing          0      1      0
Metal Spacing       12      0      5
Short               64      0     18
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:24, memory = 1214.66 (MB), peak = 1214.66 (MB)
Total wire length = 229664 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 110761 um.
Total wire length on LAYER metal3 = 112457 um.
Total wire length on LAYER metal4 = 3818 um.
Total wire length on LAYER metal5 = 1320 um.
Total wire length on LAYER metal6 = 1208 um.
Total wire length on LAYER metal7 = 5 um.
Total wire length on LAYER metal8 = 70 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9740.
Up-via summary (total 9740):

---------------
 active       0
 metal1    3749
 metal2    4262
 metal3    1001
 metal4     497
 metal5     211
 metal6       8
 metal7       8
 metal8       2
 metal9       2
---------------
           9740


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 100 violations.
    elapsed time = 00:00:00, memory = 1214.66 (MB).
    Completing 20% with 100 violations.
    elapsed time = 00:00:00, memory = 1214.66 (MB).
    Completing 30% with 100 violations.
    elapsed time = 00:00:00, memory = 1214.66 (MB).
    Completing 40% with 100 violations.
    elapsed time = 00:00:00, memory = 1214.66 (MB).
    Completing 50% with 100 violations.
    elapsed time = 00:00:00, memory = 1214.66 (MB).
    Completing 60% with 100 violations.
    elapsed time = 00:00:00, memory = 1214.66 (MB).
    Completing 70% with 100 violations.
    elapsed time = 00:00:00, memory = 1214.66 (MB).
    Completing 80% with 81 violations.
    elapsed time = 00:00:09, memory = 1226.29 (MB).
    Completing 90% with 80 violations.
    elapsed time = 00:00:09, memory = 1226.29 (MB).
    Completing 100% with 54 violations.
    elapsed time = 00:00:10, memory = 1233.66 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer      metal2 metal3
Metal Spacing        4      3
Short               33     14
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 1233.66 (MB), peak = 1233.66 (MB)
Total wire length = 229668 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 110731 um.
Total wire length on LAYER metal3 = 112458 um.
Total wire length on LAYER metal4 = 3818 um.
Total wire length on LAYER metal5 = 1330 um.
Total wire length on LAYER metal6 = 1232 um.
Total wire length on LAYER metal7 = 3 um.
Total wire length on LAYER metal8 = 70 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9783.
Up-via summary (total 9783):

---------------
 active       0
 metal1    3749
 metal2    4281
 metal3    1014
 metal4     501
 metal5     218
 metal6       8
 metal7       8
 metal8       2
 metal9       2
---------------
           9783


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 1233.66 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 1233.66 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1233.66 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1233.66 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 1233.66 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 1233.66 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 1233.66 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:08, memory = 1249.66 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:08, memory = 1249.66 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:08, memory = 1249.66 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer      metal2 metal3
Metal Spacing        4      3
Short               27     12
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1249.66 (MB), peak = 1249.66 (MB)
Total wire length = 229668 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 110732 um.
Total wire length on LAYER metal3 = 112459 um.
Total wire length on LAYER metal4 = 3817 um.
Total wire length on LAYER metal5 = 1330 um.
Total wire length on LAYER metal6 = 1232 um.
Total wire length on LAYER metal7 = 3 um.
Total wire length on LAYER metal8 = 70 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9788.
Up-via summary (total 9788):

---------------
 active       0
 metal1    3749
 metal2    4287
 metal3    1013
 metal4     501
 metal5     218
 metal6       8
 metal7       8
 metal8       2
 metal9       2
---------------
           9788


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:03, memory = 1249.66 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:03, memory = 1249.66 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:03, memory = 1249.66 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer      metal2 metal3
Metal Spacing        1      0
Short                4      2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1249.66 (MB), peak = 1249.66 (MB)
Total wire length = 229664 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 110724 um.
Total wire length on LAYER metal3 = 112451 um.
Total wire length on LAYER metal4 = 3812 um.
Total wire length on LAYER metal5 = 1331 um.
Total wire length on LAYER metal6 = 1247 um.
Total wire length on LAYER metal7 = 3 um.
Total wire length on LAYER metal8 = 70 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9800.
Up-via summary (total 9800):

---------------
 active       0
 metal1    3749
 metal2    4292
 metal3    1014
 metal4     503
 metal5     222
 metal6       8
 metal7       8
 metal8       2
 metal9       2
---------------
           9800


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 1249.66 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 1249.66 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 1249.66 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:02, memory = 1249.66 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 1249.66 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 1249.66 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 1249.66 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 1249.66 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer      metal2
Short                1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1249.66 (MB), peak = 1249.66 (MB)
Total wire length = 229652 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 110724 um.
Total wire length on LAYER metal3 = 112440 um.
Total wire length on LAYER metal4 = 3808 um.
Total wire length on LAYER metal5 = 1332 um.
Total wire length on LAYER metal6 = 1249 um.
Total wire length on LAYER metal7 = 3 um.
Total wire length on LAYER metal8 = 70 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9800.
Up-via summary (total 9800):

---------------
 active       0
 metal1    3749
 metal2    4286
 metal3    1017
 metal4     505
 metal5     223
 metal6       8
 metal7       8
 metal8       2
 metal9       2
---------------
           9800


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1249.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1249.66 (MB), peak = 1249.66 (MB)
Total wire length = 229650 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 110722 um.
Total wire length on LAYER metal3 = 112442 um.
Total wire length on LAYER metal4 = 3806 um.
Total wire length on LAYER metal5 = 1332 um.
Total wire length on LAYER metal6 = 1249 um.
Total wire length on LAYER metal7 = 3 um.
Total wire length on LAYER metal8 = 70 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9797.
Up-via summary (total 9797):

---------------
 active       0
 metal1    3749
 metal2    4287
 metal3    1013
 metal4     505
 metal5     223
 metal6       8
 metal7       8
 metal8       2
 metal9       2
---------------
           9797


[INFO DRT-0198] Complete detail routing.
Total wire length = 229650 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 110722 um.
Total wire length on LAYER metal3 = 112442 um.
Total wire length on LAYER metal4 = 3806 um.
Total wire length on LAYER metal5 = 1332 um.
Total wire length on LAYER metal6 = 1249 um.
Total wire length on LAYER metal7 = 3 um.
Total wire length on LAYER metal8 = 70 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 22 um.
Total number of vias = 9797.
Up-via summary (total 9797):

---------------
 active       0
 metal1    3749
 metal2    4287
 metal3    1013
 metal4     505
 metal5     223
 metal6       8
 metal7       8
 metal8       2
 metal9       2
---------------
           9797


[INFO DRT-0267] cpu time = 00:04:29, elapsed time = 00:01:58, memory = 1249.66 (MB), peak = 1249.66 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 2:05.61[h:]min:sec. CPU time: user 292.71 sys 1.29 (234%). Peak memory: 1280676KB.
Running fillcell.tcl, stage 5_3_fillcell
[WARNING STA-0450] virtual clock clk can not be propagated.
filler_placement FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[INFO DPL-0001] Placed 1808090 filler instances.
Elapsed time: 0:24.07[h:]min:sec. CPU time: user 19.37 sys 4.70 (99%). Peak memory: 8827212KB.
cp ./results/nangate45/riscv_v_swizzle/base/5_3_fillcell.odb ./results/nangate45/riscv_v_swizzle/base/5_route.odb
cp ./results/nangate45/riscv_v_swizzle/base/4_cts.sdc ./results/nangate45/riscv_v_swizzle/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/nangate45/riscv_v_swizzle/base/5_route.odb ./results/nangate45/riscv_v_swizzle/base/6_1_fill.odb
Elapsed time: 0:03.46[h:]min:sec. CPU time: user 2.68 sys 0.78 (99%). Peak memory: 960840KB.
cp ./results/nangate45/riscv_v_swizzle/base/5_route.sdc ./results/nangate45/riscv_v_swizzle/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
[WARNING STA-0450] virtual clock clk can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_swizzle (max_merge_res 50.0) ...
[INFO RCX-0040] Final 5907 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_swizzle ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 4% of 12907 wires extracted
[INFO RCX-0442] 9% of 12907 wires extracted
[INFO RCX-0442] 33% of 12907 wires extracted
[INFO RCX-0442] 42% of 12907 wires extracted
[INFO RCX-0442] 46% of 12907 wires extracted
[INFO RCX-0442] 51% of 12907 wires extracted
[INFO RCX-0442] 56% of 12907 wires extracted
[INFO RCX-0442] 68% of 12907 wires extracted
[INFO RCX-0442] 100% of 12907 wires extracted
[INFO RCX-0045] Extract 1368 nets, 7275 rsegs, 7275 caps, 14226 ccs
[INFO RCX-0443] 1368 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 1.10e+00 V
Worstcase voltage: 1.10e+00 V
Average voltage  : 1.10e+00 V
Average IR drop  : 1.99e-06 V
Worstcase IR drop: 2.00e-04 V
Percentage drop  : 0.02 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 4.02e-04 V
Average voltage  : 2.42e-06 V
Average IR drop  : 2.42e-06 V
Worstcase IR drop: 4.02e-04 V
Percentage drop  : 0.04 %
######################################
Cell type report:                       Count       Area
  Fill cell                           1808090 14420650.55
  Tap cell                              47526   12641.92
  Timing Repair Buffer                    592    3613.61
  Inverter                                129      76.87
  Multi-Input combinational cell          513     775.12
  Total                               1856850 14437758.08
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 17108 u^2 0% utilization.
Elapsed time: 4:52.92[h:]min:sec. CPU time: user 287.90 sys 5.16 (100%). Peak memory: 6693900KB.
cp ./results/nangate45/riscv_v_swizzle/base/5_route.sdc ./results/nangate45/riscv_v_swizzle/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./objects/nangate45/riscv_v_swizzle/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/nangate45/riscv_v_swizzle/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/FreePDK45.lyt > ./objects/nangate45/riscv_v_swizzle/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/*map</map-file>,g' ./objects/nangate45/riscv_v_swizzle/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_swizzle \
        -rd in_def=./results/nangate45/riscv_v_swizzle/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/nangate45/riscv_v_swizzle/base/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/riscv_v_swizzle/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/nangate45/riscv_v_swizzle/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'riscv_v_swizzle'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/nangate45/riscv_v_swizzle/base/6_1_merged.gds'
Elapsed time: 0:23.44[h:]min:sec. CPU time: user 22.02 sys 1.41 (99%). Peak memory: 3712264KB.
cp results/nangate45/riscv_v_swizzle/base/6_1_merged.gds results/nangate45/riscv_v_swizzle/base/6_final.gds
./logs/nangate45/riscv_v_swizzle/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    1             38
1_1_yosys_canonicalize                       0             45
1_1_yosys_hier_report                        0             12
2_1_floorplan                                0            123
2_2_floorplan_io                             0            120
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          0            118
2_5_floorplan_tapcell                        0            137
2_6_floorplan_pdn                            4            210
3_1_place_gp_skip_io                      2994           3024
3_2_place_iop                                0            192
3_3_place_gp                              2553           5803
3_4_place_resized                            2            318
3_5_place_dp                                18           7790
4_1_cts                                     20           7882
5_1_grt                                     41          10270
5_2_route                                  125           1250
5_3_fillcell                                24           8620
6_1_fill                                     3            938
6_1_merge                                   23           3625
6_report                                   292           6537
Total                                     6100          10270
