
[wavedrom, ,svg]
....
{reg: [
  {bits: 7,  name: 'opcode',    attr: ['7','LOAD-FP=0000111'],  type: 8},
  {bits: 5,  name: 'frd',       attr: ['5','dest'],     type: 2},
  {bits: 3,  name: 'width',     attr: ['3','cap: CFLD=011','cap: CFLW=010', 'cap: CFLH=001','leg: FLD=011','leg: FLW=010', 'leg: FLH=001'],    type: 8},
  {bits: 5,  name: 'rs1/cs1',       attr: ['5','base'],     type: 4},
  {bits: 12, name: 'imm[11:0]', attr: ['12','offset[11:0]'],   type: 3},
]}
....



