- id: "dft_0"
  definition: "xilinx.com:ip:dft:4.2"
  configuration:
  - name: Data_Width
    values_eval: range(8,19)

  - name: Speed_Optimization
    values: ["Area", "Speed"]

  - name: Clock_Enable
    values: [true, false]

  - name: Synchronous_Clear
    values: [true, false]

  - name: Support_Size_5G
    values: [true, false]

  - name: Support_Size_1536
    enable: "Support_Size_5G == False"
    values: [true, false]

  


  ports:
  - name: CLK
    protocol: clk
    direction: I
    width: 1
    connections:
    - dft_0/CLK

  - name: CE
    protocol: control
    direction: I
    enable: Clock_Enable
    width: 1
    connections:
    - dft_0/CE

  - name: SCLR
    protocol: reset
    direction: I
    enable: Synchronous_Clear
    width: 1
    connections:
    - dft_0/SCLR

  - name: XN_RE
    protocol: data
    direction: I
    width: Data_Width
    connections:
    - dft_0/XN_RE

  - name: XN_IM
    protocol: data
    direction: I
    width: Data_Width
    connections:
    - dft_0/XN_IM

  - name: FD_IN
    protocol: control
    direction: I
    width: 1
    connections:
    - dft_0/FD_IN

  - name: FWD_INV
    protocol: control
    direction: I
    width: 1
    connections:
    - dft_0/FWD_INV

  - name: SIZE
    protocol: data
    direction: I
    width: 6
    connections:
    - dft_0/SIZE

  - name: RFFD
    protocol: data
    direction: O
    width: 1
    connections:
    - dft_0/RFFD

  - name: XK_RE
    protocol: data
    direction: O
    width: Data_Width
    connections:
    - dft_0/XK_RE

  - name: XK_IM
    protocol: data
    direction: O
    width: Data_Width
    connections:
    - dft_0/XK_IM

  - name: BLK_EXP
    protocol: data
    direction: O
    width: 4
    connections:
    - dft_0/BLK_EXP

  - name: FD_OUT
    protocol: data
    direction: O
    width: 1
    connections:
    - dft_0/FD_OUT

  - name: DATA_VALID
    protocol: data
    direction: O
    width: 1
    connections:
    - dft_0/DATA_VALID

