// Seed: 2138683348
module module_0 ();
  bit id_1 = 1;
  always_latch
    if (-1'h0) id_2 <= id_1;
    else if (1) if (id_2) id_1 <= id_1.id_2 == 1'b0;
  integer id_3;
  assign module_1.type_24 = 0;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output logic id_3,
    output wire  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    output tri0  id_8,
    input  uwire id_9,
    input  wire  id_10,
    input  uwire id_11,
    input  uwire id_12,
    output wor   id_13,
    input  tri0  id_14,
    input  wor   id_15,
    input  uwire id_16
);
  always id_3 <= #1 -1;
  or primCall (id_0, id_1, id_10, id_11, id_12, id_14, id_15, id_16, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
