/* Generated by Yosys 0.9+2406 (git sha1 f44a4f90, gcc 8.4.0 -fPIC -Os) */

module mac_36(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \out[0] , \out[1] , \out[2] , \out[3] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  input \a[0] ;
  input \a[1] ;
  input \a[2] ;
  input \a[3] ;
  input \b[0] ;
  input \b[1] ;
  input \b[2] ;
  input \b[3] ;
  input \c[0] ;
  input \c[1] ;
  input \c[2] ;
  input \c[3] ;
  output \out[0] ;
  output \out[1] ;
  output \out[2] ;
  output \out[3] ;
  assign _00_ = 4'h8 >> { \b[0] , \a[0]  };
  assign _08_ = 4'h8 >> { _07_, _01_ };
  assign \out[1]  = 4'h6 >> { _07_, _01_ };
  assign _09_ = 4'h8 >> { \b[2] , \a[0]  };
  assign _10_ = 4'h7 >> { _06_, _04_ };
  assign _11_ = 4'h8 >> { \b[1] , \a[1]  };
  assign _12_ = 4'h8 >> { \a[2] , \b[0]  };
  assign _13_ = 4'h8 >> { _12_, \c[2]  };
  assign _14_ = 4'h9 >> { _12_, \c[2]  };
  assign _15_ = 4'h2 >> { _14_, _11_ };
  assign _16_ = 4'h9 >> { _14_, _11_ };
  assign _01_ = 4'h8 >> { _00_, \c[0]  };
  assign _17_ = 4'h7 >> { _16_, _10_ };
  assign _18_ = 4'h6 >> { _16_, _10_ };
  assign _19_ = 4'h7 >> { _18_, _09_ };
  assign _20_ = 4'h6 >> { _18_, _09_ };
  assign _21_ = 4'h8 >> { _20_, _08_ };
  assign \out[2]  = 4'h6 >> { _20_, _08_ };
  assign _22_ = 4'h8 >> { _19_, _17_ };
  assign _23_ = 4'h8 >> { \a[3] , \b[0]  };
  assign _24_ = 4'h9 >> { _23_, \c[3]  };
  assign _25_ = 4'h8 >> { \a[2] , \b[1]  };
  assign \out[0]  = 4'h6 >> { _00_, \c[0]  };
  assign _26_ = 4'h8 >> { \b[2] , \a[1]  };
  assign _27_ = 4'h9 >> { _26_, _25_ };
  assign _28_ = 4'h9 >> { _27_, _24_ };
  assign _29_ = 4'he >> { _15_, _13_ };
  assign _30_ = 4'h8 >> { \b[3] , \a[0]  };
  assign _31_ = 4'h9 >> { _30_, _29_ };
  assign _32_ = 4'h9 >> { _31_, _28_ };
  assign _33_ = 4'h9 >> { _32_, _22_ };
  assign \out[3]  = 4'h9 >> { _33_, _21_ };
  assign _02_ = 4'h7 >> { \b[1] , \a[0]  };
  assign _03_ = 4'h8 >> { \a[1] , \b[0]  };
  assign _04_ = 4'h7 >> { _03_, \c[1]  };
  assign _05_ = 4'h9 >> { _03_, \c[1]  };
  assign _06_ = 4'he >> { _05_, _02_ };
  assign _07_ = 4'h6 >> { _05_, _02_ };
  assign _34_ = 1'h0;
  assign _35_ = 1'h1;
  assign _36_ = 1'hx;
endmodule
