/*
 * Copyright (c) 2006-2025, RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author           Notes
 * 2026-01-24     ox-horse         first version
 */

#ifndef __DMA_CONFIG_H__
#define __DMA_CONFIG_H__

#include <rtthread.h>

#ifdef __cplusplus
extern "C" {
#endif

/* DMAMUX1 channel0 / DMA1 channel0 */
#if defined(BSP_UART1_RX_USING_DMA) && !defined(UART1_RX_DMA_INSTANCE)
#define UART1_RX_DMA_INSTANCE           DMA1
#define UART1_RX_DMA_IRQHandler         DMA1_Channel0_IRQHandler
#define UART1_RX_DMA_IRQ                DMA1_Channel0_IRQn
#define UART1_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define UART1_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART1_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_0
#define UART1_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_0
#define UART1_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART1_RX
#elif defined(BSP_UART8_TX_USING_DMA) && !defined(UART8_TX_DMA_INSTANCE)
#define UART8_TX_DMA_INSTANCE           DMA1
#define UART8_TX_DMA_IRQHandler         DMA1_Channel0_IRQHandler
#define UART8_TX_DMA_IRQ                DMA1_Channel0_IRQn
#define UART8_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define UART8_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART8_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_0
#define UART8_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_0
#define UART8_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART8_TX
#elif defined(BSP_I2C5_TX_USING_DMA) && !defined(I2C5_TX_DMA_INSTANCE)
#define I2C5_TX_DMA_INSTANCE            DMA1
#define I2C5_TX_DMA_IRQHandler          DMA1_Channel0_IRQHandler
#define I2C5_TX_DMA_IRQ                 DMA1_Channel0_IRQn
#define I2C5_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define I2C5_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA1
#define I2C5_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_0
#define I2C5_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_0
#define I2C5_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C5_TX
#endif

/* DMAMUX1 channel1 / DMA1 channel1 */
#if defined(BSP_UART2_RX_USING_DMA) && !defined(UART2_RX_DMA_INSTANCE)
#define UART2_RX_DMA_INSTANCE           DMA1
#define UART2_RX_DMA_IRQHandler         DMA1_Channel1_IRQHandler
#define UART2_RX_DMA_IRQ                DMA1_Channel1_IRQn
#define UART2_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define UART2_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART2_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_1
#define UART2_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_1
#define UART2_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART2_RX
#elif defined(BSP_UART9_TX_USING_DMA) && !defined(UART9_TX_DMA_INSTANCE)
#define UART9_TX_DMA_INSTANCE           DMA1
#define UART9_TX_DMA_IRQHandler         DMA1_Channel1_IRQHandler
#define UART9_TX_DMA_IRQ                DMA1_Channel1_IRQn
#define UART9_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define UART9_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART9_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_1
#define UART9_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_1
#define UART9_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART9_TX
#elif defined(BSP_I2C6_TX_USING_DMA) && !defined(I2C6_TX_DMA_INSTANCE)
#define I2C6_TX_DMA_INSTANCE            DMA1
#define I2C6_TX_DMA_IRQHandler          DMA1_Channel1_IRQHandler
#define I2C6_TX_DMA_IRQ                 DMA1_Channel1_IRQn
#define I2C6_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define I2C6_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA1
#define I2C6_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_1
#define I2C6_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_1
#define I2C6_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C6_TX
#endif

/* DMAMUX1 channel2 / DMA1 channel2 */
#if defined(BSP_UART3_RX_USING_DMA) && !defined(UART3_RX_DMA_INSTANCE)
#define UART3_RX_DMA_INSTANCE           DMA1
#define UART3_RX_DMA_IRQHandler         DMA1_Channel2_IRQHandler
#define UART3_RX_DMA_IRQ                DMA1_Channel2_IRQn
#define UART3_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define UART3_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART3_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_2
#define UART3_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_2
#define UART3_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART3_RX
#elif defined(BSP_UART10_TX_USING_DMA) && !defined(UART10_TX_DMA_INSTANCE)
#define UART10_TX_DMA_INSTANCE           DMA1
#define UART10_TX_DMA_IRQHandler         DMA1_Channel2_IRQHandler
#define UART10_TX_DMA_IRQ                DMA1_Channel2_IRQn
#define UART10_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define UART10_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART10_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_2
#define UART10_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_2
#define UART10_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART10_TX
#elif defined(BSP_I2C7_TX_USING_DMA) && !defined(I2C7_TX_DMA_INSTANCE)
#define I2C7_TX_DMA_INSTANCE             DMA1
#define I2C7_TX_DMA_IRQHandler           DMA1_Channel2_IRQHandler
#define I2C7_TX_DMA_IRQ                  DMA1_Channel2_IRQn
#define I2C7_TX_DMA_HANDSHAK             DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define I2C7_TX_DMA_DMA_RCC              RCC_AHB1_PERIPHEN_M7_DMA1
#define I2C7_TX_DMA_DMA_CHANNEL          DMA_CHANNEL_2
#define I2C7_TX_DMA_DMAMUX_CHANNEL       DMAMUX_CHANNEL_2
#define I2C7_TX_DMA_DMAMUX_REQUEST       DMAMUX1_REQUEST_I2C7_TX
#endif

/* DMAMUX1 channel3 / DMA1 channel3 */
#if defined(BSP_UART4_RX_USING_DMA) && !defined(UART4_RX_DMA_INSTANCE)
#define UART4_RX_DMA_INSTANCE           DMA1
#define UART4_RX_DMA_IRQHandler         DMA1_Channel3_IRQHandler
#define UART4_RX_DMA_IRQ                DMA1_Channel3_IRQn
#define UART4_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define UART4_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART4_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_3
#define UART4_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_3
#define UART4_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART4_RX
#elif defined(BSP_UART11_TX_USING_DMA) && !defined(UART11_TX_DMA_INSTANCE)
#define UART11_TX_DMA_INSTANCE           DMA1
#define UART11_TX_DMA_IRQHandler         DMA1_Channel3_IRQHandler
#define UART11_TX_DMA_IRQ                DMA1_Channel3_IRQn
#define UART11_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define UART11_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART11_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_3
#define UART11_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_3
#define UART11_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART11_TX
#elif defined(BSP_I2C8_TX_USING_DMA) && !defined(I2C8_TX_DMA_INSTANCE)
#define I2C8_TX_DMA_INSTANCE             DMA1
#define I2C8_TX_DMA_IRQHandler           DMA1_Channel3_IRQHandler
#define I2C8_TX_DMA_IRQ                  DMA1_Channel3_IRQn
#define I2C8_TX_DMA_HANDSHAK             DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define I2C8_TX_DMA_DMA_RCC              RCC_AHB1_PERIPHEN_M7_DMA1
#define I2C8_TX_DMA_DMA_CHANNEL          DMA_CHANNEL_3
#define I2C8_TX_DMA_DMAMUX_CHANNEL       DMAMUX_CHANNEL_3
#define I2C8_TX_DMA_DMAMUX_REQUEST       DMAMUX1_REQUEST_I2C8_TX
#endif

/* DMAMUX1 channel4 / DMA1 channel4 */
#if defined(BSP_UART5_RX_USING_DMA) && !defined(UART5_RX_DMA_INSTANCE)
#define UART5_RX_DMA_INSTANCE           DMA1
#define UART5_RX_DMA_IRQHandler         DMA1_Channel4_IRQHandler
#define UART5_RX_DMA_IRQ                DMA1_Channel4_IRQn
#define UART5_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_4
#define UART5_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART5_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_4
#define UART5_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_4
#define UART5_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART5_RX
#elif defined(BSP_UART12_TX_USING_DMA) && !defined(UART12_TX_DMA_INSTANCE)
#define UART12_TX_DMA_INSTANCE           DMA1
#define UART12_TX_DMA_IRQHandler         DMA1_Channel4_IRQHandler
#define UART12_TX_DMA_IRQ                DMA1_Channel4_IRQn
#define UART12_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_4
#define UART12_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART12_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_4
#define UART12_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_4
#define UART12_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART12_TX
#elif defined(BSP_I2C9_TX_USING_DMA) && !defined(I2C9_TX_DMA_INSTANCE)
#define I2C9_TX_DMA_INSTANCE             DMA1
#define I2C9_TX_DMA_IRQHandler           DMA1_Channel4_IRQHandler
#define I2C9_TX_DMA_IRQ                  DMA1_Channel4_IRQn
#define I2C9_TX_DMA_HANDSHAK             DMA_CH_HARDWARE_HANDSHAKING_IF_4
#define I2C9_TX_DMA_DMA_RCC              RCC_AHB1_PERIPHEN_M7_DMA1
#define I2C9_TX_DMA_DMA_CHANNEL          DMA_CHANNEL_4
#define I2C9_TX_DMA_DMAMUX_CHANNEL       DMAMUX_CHANNEL_4
#define I2C9_TX_DMA_DMAMUX_REQUEST       DMAMUX1_REQUEST_I2C9_TX
#endif

/* DMAMUX1 channel5 / DMA1 channel5 */
#if defined(BSP_UART6_RX_USING_DMA) && !defined(UART6_RX_DMA_INSTANCE)
#define UART6_RX_DMA_INSTANCE           DMA1
#define UART6_RX_DMA_IRQHandler         DMA1_Channel5_IRQHandler
#define UART6_RX_DMA_IRQ                DMA1_Channel5_IRQn
#define UART6_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_5
#define UART6_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART6_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_5
#define UART6_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_5
#define UART6_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART6_RX
#elif defined(BSP_UART13_TX_USING_DMA) && !defined(UART13_TX_DMA_INSTANCE)
#define UART13_TX_DMA_INSTANCE           DMA1
#define UART13_TX_DMA_IRQHandler         DMA1_Channel5_IRQHandler
#define UART13_TX_DMA_IRQ                DMA1_Channel5_IRQn
#define UART13_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_5
#define UART13_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART13_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_5
#define UART13_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_5
#define UART13_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART13_TX
#elif defined(BSP_I2C10_TX_USING_DMA) && !defined(I2C10_TX_DMA_INSTANCE)
#define I2C10_TX_DMA_INSTANCE            DMA1
#define I2C10_TX_DMA_IRQHandler          DMA1_Channel5_IRQHandler
#define I2C10_TX_DMA_IRQ                 DMA1_Channel5_IRQn
#define I2C10_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_5
#define I2C10_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA1
#define I2C10_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_5
#define I2C10_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_5
#define I2C10_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C10_TX
#endif

/* DMAMUX1 channel6 / DMA1 channel6 */
#if defined(BSP_UART7_RX_USING_DMA) && !defined(UART7_RX_DMA_INSTANCE)
#define UART7_RX_DMA_INSTANCE           DMA1
#define UART7_RX_DMA_IRQHandler         DMA1_Channel6_IRQHandler
#define UART7_RX_DMA_IRQ                DMA1_Channel6_IRQn
#define UART7_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_6
#define UART7_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART7_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_6
#define UART7_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_6
#define UART7_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART7_RX
#elif defined(BSP_UART14_TX_USING_DMA) && !defined(UART14_TX_DMA_INSTANCE)
#define UART14_TX_DMA_INSTANCE           DMA1
#define UART14_TX_DMA_IRQHandler         DMA1_Channel6_IRQHandler
#define UART14_TX_DMA_IRQ                DMA1_Channel6_IRQn
#define UART14_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_6
#define UART14_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART14_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_6
#define UART14_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_6
#define UART14_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART14_TX
#elif defined(BSP_SPI1_TX_USING_DMA) && !defined(SPI1_TX_DMA_INSTANCE)
#define SPI1_TX_DMA_INSTANCE            DMA1
#define SPI1_TX_DMA_IRQHandler          DMA1_Channel6_IRQHandler
#define SPI1_TX_DMA_IRQ                 DMA1_Channel6_IRQn
#define SPI1_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_6
#define SPI1_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA1
#define SPI1_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_6
#define SPI1_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_6
#define SPI1_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_SPI1_TX
#endif

/* DMAMUX1 channel7 / DMA1 channel7 */
#if defined(BSP_UART8_RX_USING_DMA) && !defined(UART8_RX_DMA_INSTANCE)
#define UART8_RX_DMA_INSTANCE           DMA1
#define UART8_RX_DMA_IRQHandler         DMA1_Channel7_IRQHandler
#define UART8_RX_DMA_IRQ                DMA1_Channel7_IRQn
#define UART8_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_7
#define UART8_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART8_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_7
#define UART8_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_7
#define UART8_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART8_RX
#elif defined(BSP_UART15_TX_USING_DMA) && !defined(UART15_TX_DMA_INSTANCE)
#define UART15_TX_DMA_INSTANCE           DMA1
#define UART15_TX_DMA_IRQHandler         DMA1_Channel7_IRQHandler
#define UART15_TX_DMA_IRQ                DMA1_Channel7_IRQn
#define UART15_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_7
#define UART15_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA1
#define UART15_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_7
#define UART15_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_7
#define UART15_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART15_TX
#elif defined(BSP_SPI2_TX_USING_DMA) && !defined(SPI2_TX_DMA_INSTANCE)
#define SPI2_TX_DMA_INSTANCE            DMA1
#define SPI2_TX_DMA_IRQHandler          DMA1_Channel7_IRQHandler
#define SPI2_TX_DMA_IRQ                 DMA1_Channel7_IRQn
#define SPI2_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_7
#define SPI2_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA1
#define SPI2_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_7
#define SPI2_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_7
#define SPI2_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_SPI2_TX
#endif

/* DMAMUX1 channel8 / DMA2 channel0 */
#if defined(BSP_UART9_RX_USING_DMA) && !defined(UART9_RX_DMA_INSTANCE)
#define UART9_RX_DMA_INSTANCE           DMA2
#define UART9_RX_DMA_IRQHandler         DMA2_Channel0_IRQHandler
#define UART9_RX_DMA_IRQ                DMA2_Channel0_IRQn
#define UART9_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define UART9_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define UART9_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_0
#define UART9_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_8
#define UART9_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART9_RX
#elif defined(BSP_LPUART1_TX_USING_DMA) && !defined(LPUART1_TX_DMA_INSTANCE)
#define LPUART1_TX_DMA_INSTANCE           DMA2
#define LPUART1_TX_DMA_IRQHandler         DMA2_Channel0_IRQHandler
#define LPUART1_TX_DMA_IRQ                DMA2_Channel0_IRQn
#define LPUART1_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define LPUART1_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define LPUART1_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_0
#define LPUART1_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_8
#define LPUART1_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_LPUART1_TX
#elif defined(BSP_SPI3_TX_USING_DMA) && !defined(SPI3_TX_DMA_INSTANCE)
#define SPI3_TX_DMA_INSTANCE            DMA2
#define SPI3_TX_DMA_IRQHandler          DMA2_Channel0_IRQHandler
#define SPI3_TX_DMA_IRQ                 DMA2_Channel0_IRQn
#define SPI3_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define SPI3_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA2
#define SPI3_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_0
#define SPI3_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_8
#define SPI3_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_SPI3_TX
#endif

/* DMAMUX1 channel9 / DMA2 channel1 */
#if defined(BSP_UART10_RX_USING_DMA) && !defined(UART10_RX_DMA_INSTANCE)
#define UART10_RX_DMA_INSTANCE           DMA2
#define UART10_RX_DMA_IRQHandler         DMA2_Channel1_IRQHandler
#define UART10_RX_DMA_IRQ                DMA2_Channel1_IRQn
#define UART10_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define UART10_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define UART10_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_1
#define UART10_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_9
#define UART10_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART10_RX
#elif defined(BSP_LPUART2_TX_USING_DMA) && !defined(LPUART2_TX_DMA_INSTANCE)
#define LPUART2_TX_DMA_INSTANCE           DMA2
#define LPUART2_TX_DMA_IRQHandler         DMA2_Channel1_IRQHandler
#define LPUART2_TX_DMA_IRQ                DMA2_Channel1_IRQn
#define LPUART2_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define LPUART2_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define LPUART2_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_1
#define LPUART2_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_9
#define LPUART2_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_LPUART2_TX
#elif defined(BSP_SPI4_TX_USING_DMA) && !defined(SPI4_TX_DMA_INSTANCE)
#define SPI4_TX_DMA_INSTANCE           DMA2
#define SPI4_TX_DMA_IRQHandler         DMA2_Channel1_IRQHandler
#define SPI4_TX_DMA_IRQ                DMA2_Channel1_IRQn
#define SPI4_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define SPI4_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define SPI4_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_1
#define SPI4_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_9
#define SPI4_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI4_TX
#endif

/* DMAMUX1 channel10 / DMA2 channel2 */
#if defined(BSP_I2C1_RX_USING_DMA) && !defined(I2C1_RX_DMA_INSTANCE)
#define I2C1_RX_DMA_INSTANCE             DMA2
#define I2C1_RX_DMA_IRQHandler           DMA2_Channel2_IRQHandler
#define I2C1_RX_DMA_IRQ                  DMA2_Channel2_IRQn
#define I2C1_RX_DMA_HANDSHAK             DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define I2C1_RX_DMA_DMA_RCC              RCC_AHB1_PERIPHEN_M7_DMA2
#define I2C1_RX_DMA_DMA_CHANNEL          DMA_CHANNEL_2
#define I2C1_RX_DMA_DMAMUX_CHANNEL       DMAMUX_CHANNEL_10
#define I2C1_RX_DMA_DMAMUX_REQUEST       DMAMUX1_REQUEST_I2C1_RX
#elif defined(BSP_UART11_RX_USING_DMA) && !defined(UART11_RX_DMA_INSTANCE)
#define UART11_RX_DMA_INSTANCE           DMA2
#define UART11_RX_DMA_IRQHandler         DMA2_Channel2_IRQHandler
#define UART11_RX_DMA_IRQ                DMA2_Channel2_IRQn
#define UART11_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define UART11_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define UART11_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_2
#define UART11_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_10
#define UART11_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART11_RX
#elif defined(BSP_SPI5_TX_USING_DMA) && !defined(SPI5_TX_DMA_INSTANCE)
#define SPI5_TX_DMA_INSTANCE           DMA2
#define SPI5_TX_DMA_IRQHandler         DMA2_Channel2_IRQHandler
#define SPI5_TX_DMA_IRQ                DMA2_Channel2_IRQn
#define SPI5_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define SPI5_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define SPI5_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_2
#define SPI5_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_10
#define SPI5_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI5_TX
#endif

/* DMAMUX1 channel11 / DMA2 channel3 */
#if defined(BSP_I2C2_RX_USING_DMA) && !defined(I2C2_RX_DMA_INSTANCE)
#define I2C2_RX_DMA_INSTANCE             DMA2
#define I2C2_RX_DMA_IRQHandler           DMA2_Channel3_IRQHandler
#define I2C2_RX_DMA_IRQ                  DMA2_Channel3_IRQn
#define I2C2_RX_DMA_HANDSHAK             DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define I2C2_RX_DMA_DMA_RCC              RCC_AHB1_PERIPHEN_M7_DMA2
#define I2C2_RX_DMA_DMA_CHANNEL          DMA_CHANNEL_3
#define I2C2_RX_DMA_DMAMUX_CHANNEL       DMAMUX_CHANNEL_11
#define I2C2_RX_DMA_DMAMUX_REQUEST       DMAMUX1_REQUEST_I2C2_RX
#elif defined(BSP_UART12_RX_USING_DMA) && !defined(UART12_RX_DMA_INSTANCE)
#define UART12_RX_DMA_INSTANCE           DMA2
#define UART12_RX_DMA_IRQHandler         DMA2_Channel3_IRQHandler
#define UART12_RX_DMA_IRQ                DMA2_Channel3_IRQn
#define UART12_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define UART12_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define UART12_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_3
#define UART12_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_11
#define UART12_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART12_RX
#elif defined(BSP_SPI6_TX_USING_DMA) && !defined(SPI6_TX_DMA_INSTANCE)
#define SPI6_TX_DMA_INSTANCE           DMA2
#define SPI6_TX_DMA_IRQHandler         DMA2_Channel3_IRQHandler
#define SPI6_TX_DMA_IRQ                DMA2_Channel3_IRQn
#define SPI6_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define SPI6_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define SPI6_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_3
#define SPI6_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_11
#define SPI6_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI6_TX
#endif

/* DMAMUX1 channel12 / DMA2 channel4 */
#if defined(BSP_I2C3_RX_USING_DMA) && !defined(I2C3_RX_DMA_INSTANCE)
#define I2C3_RX_DMA_INSTANCE             DMA2
#define I2C3_RX_DMA_IRQHandler           DMA2_Channel4_IRQHandler
#define I2C3_RX_DMA_IRQ                  DMA2_Channel4_IRQn
#define I2C3_RX_DMA_HANDSHAK             DMA_CH_HARDWARE_HANDSHAKING_IF_4
#define I2C3_RX_DMA_DMA_RCC              RCC_AHB1_PERIPHEN_M7_DMA2
#define I2C3_RX_DMA_DMA_CHANNEL          DMA_CHANNEL_4
#define I2C3_RX_DMA_DMAMUX_CHANNEL       DMAMUX_CHANNEL_12
#define I2C3_RX_DMA_DMAMUX_REQUEST       DMAMUX1_REQUEST_I2C3_RX
#elif defined(BSP_UART13_RX_USING_DMA) && !defined(UART13_RX_DMA_INSTANCE)
#define UART13_RX_DMA_INSTANCE           DMA2
#define UART13_RX_DMA_IRQHandler         DMA2_Channel4_IRQHandler
#define UART13_RX_DMA_IRQ                DMA2_Channel4_IRQn
#define UART13_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_4
#define UART13_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define UART13_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_4
#define UART13_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_12
#define UART13_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART13_RX
#elif defined(BSP_SPI7_TX_USING_DMA) && !defined(SPI7_TX_DMA_INSTANCE)
#define SPI7_TX_DMA_INSTANCE           DMA2
#define SPI7_TX_DMA_IRQHandler         DMA2_Channel4_IRQHandler
#define SPI7_TX_DMA_IRQ                DMA2_Channel4_IRQn
#define SPI7_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_4
#define SPI7_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define SPI7_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_4
#define SPI7_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_12
#define SPI7_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI7_TX
#endif

/* DMAMUX1 channel13 / DMA2 channel5 */
#if defined(BSP_I2C4_RX_USING_DMA) && !defined(I2C4_RX_DMA_INSTANCE)
#define I2C4_RX_DMA_INSTANCE             DMA2
#define I2C4_RX_DMA_IRQHandler           DMA2_Channel5_IRQHandler
#define I2C4_RX_DMA_IRQ                  DMA2_Channel5_IRQn
#define I2C4_RX_DMA_HANDSHAK             DMA_CH_HARDWARE_HANDSHAKING_IF_5
#define I2C4_RX_DMA_DMA_RCC              RCC_AHB1_PERIPHEN_M7_DMA2
#define I2C4_RX_DMA_DMA_CHANNEL          DMA_CHANNEL_5
#define I2C4_RX_DMA_DMAMUX_CHANNEL       DMAMUX_CHANNEL_13
#define I2C4_RX_DMA_DMAMUX_REQUEST       DMAMUX1_REQUEST_I2C4_RX
#elif defined(BSP_UART14_RX_USING_DMA) && !defined(UART14_RX_DMA_INSTANCE)
#define UART14_RX_DMA_INSTANCE           DMA2
#define UART14_RX_DMA_IRQHandler         DMA2_Channel5_IRQHandler
#define UART14_RX_DMA_IRQ                DMA2_Channel5_IRQn
#define UART14_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_5
#define UART14_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define UART14_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_5
#define UART14_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_13
#define UART14_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART14_RX
#elif defined(BSP_SPI1_RX_USING_DMA) && !defined(SPI1_RX_DMA_INSTANCE)
#define SPI1_RX_DMA_INSTANCE           DMA2
#define SPI1_RX_DMA_IRQHandler         DMA2_Channel5_IRQHandler
#define SPI1_RX_DMA_IRQ                DMA2_Channel5_IRQn
#define SPI1_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_5
#define SPI1_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define SPI1_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_5
#define SPI1_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_13
#define SPI1_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI1_RX
#endif

/* DMAMUX1 channel14 / DMA2 channel6 */
#if defined(BSP_I2C5_RX_USING_DMA) && !defined(I2C5_RX_DMA_INSTANCE)
#define I2C5_RX_DMA_INSTANCE             DMA2
#define I2C5_RX_DMA_IRQHandler           DMA2_Channel6_IRQHandler
#define I2C5_RX_DMA_IRQ                  DMA2_Channel6_IRQn
#define I2C5_RX_DMA_HANDSHAK             DMA_CH_HARDWARE_HANDSHAKING_IF_6
#define I2C5_RX_DMA_DMA_RCC              RCC_AHB1_PERIPHEN_M7_DMA2
#define I2C5_RX_DMA_DMA_CHANNEL          DMA_CHANNEL_6
#define I2C5_RX_DMA_DMAMUX_CHANNEL       DMAMUX_CHANNEL_14
#define I2C5_RX_DMA_DMAMUX_REQUEST       DMAMUX1_REQUEST_I2C5_RX
#elif defined(BSP_UART15_RX_USING_DMA) && !defined(UART15_RX_DMA_INSTANCE)
#define UART15_RX_DMA_INSTANCE           DMA2
#define UART15_RX_DMA_IRQHandler         DMA2_Channel6_IRQHandler
#define UART15_RX_DMA_IRQ                DMA2_Channel6_IRQn
#define UART15_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_6
#define UART15_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define UART15_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_6
#define UART15_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_14
#define UART15_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_UART15_RX
#elif defined(BSP_SPI2_RX_USING_DMA) && !defined(SPI2_RX_DMA_INSTANCE)
#define SPI2_RX_DMA_INSTANCE           DMA2
#define SPI2_RX_DMA_IRQHandler         DMA2_Channel6_IRQHandler
#define SPI2_RX_DMA_IRQ                DMA2_Channel6_IRQn
#define SPI2_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_6
#define SPI2_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define SPI2_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_6
#define SPI2_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_14
#define SPI2_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI2_RX
#endif

/* DMAMUX1 channel15 / DMA2 channel7 */
#if defined(BSP_I2C6_RX_USING_DMA) && !defined(I2C6_RX_DMA_INSTANCE)
#define I2C6_RX_DMA_INSTANCE              DMA2
#define I2C6_RX_DMA_IRQHandler            DMA2_Channel7_IRQHandler
#define I2C6_RX_DMA_IRQ                   DMA2_Channel7_IRQn
#define I2C6_RX_DMA_HANDSHAK              DMA_CH_HARDWARE_HANDSHAKING_IF_7
#define I2C6_RX_DMA_DMA_RCC               RCC_AHB1_PERIPHEN_M7_DMA2
#define I2C6_RX_DMA_DMA_CHANNEL           DMA_CHANNEL_5
#define I2C6_RX_DMA_DMAMUX_CHANNEL        DMAMUX_CHANNEL_15
#define I2C6_RX_DMA_DMAMUX_REQUEST        DMAMUX1_REQUEST_I2C6_RX
#elif defined(BSP_LPUART1_RX_USING_DMA) && !defined(LPUART1_RX_DMA_INSTANCE)
#define LPUART1_RX_DMA_INSTANCE           DMA2
#define LPUART1_RX_DMA_IRQHandler         DMA2_Channel7_IRQHandler
#define LPUART1_RX_DMA_IRQ                DMA2_Channel7_IRQn
#define LPUART1_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_7
#define LPUART1_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define LPUART1_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_5
#define LPUART1_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_15
#define LPUART1_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_LPUART1_RX
#elif defined(BSP_SPI3_RX_USING_DMA) && !defined(SPI3_RX_DMA_INSTANCE)
#define SPI3_RX_DMA_INSTANCE           DMA2
#define SPI3_RX_DMA_IRQHandler         DMA2_Channel7_IRQHandler
#define SPI3_RX_DMA_IRQ                DMA2_Channel7_IRQn
#define SPI3_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_7
#define SPI3_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA2
#define SPI3_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_5
#define SPI3_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_15
#define SPI3_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI3_RX
#endif

/* DMAMUX1 channel16 / DMA3 channel0 */
#if defined(BSP_I2C7_RX_USING_DMA) && !defined(I2C7_RX_DMA_INSTANCE)
#define I2C7_RX_DMA_INSTANCE              DMA3
#define I2C7_RX_DMA_IRQHandler            DMA3_Channel0_IRQHandler
#define I2C7_RX_DMA_IRQ                   DMA3_Channel0_IRQn
#define I2C7_RX_DMA_HANDSHAK              DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define I2C7_RX_DMA_DMA_RCC               RCC_AHB1_PERIPHEN_M7_DMA3
#define I2C7_RX_DMA_DMA_CHANNEL           DMA_CHANNEL_0
#define I2C7_RX_DMA_DMAMUX_CHANNEL        DMAMUX_CHANNEL_16
#define I2C7_RX_DMA_DMAMUX_REQUEST        DMAMUX1_REQUEST_I2C7_RX
#elif defined(BSP_LPUART2_RX_USING_DMA) && !defined(LPUART2_RX_DMA_INSTANCE)
#define LPUART2_RX_DMA_INSTANCE           DMA3
#define LPUART2_RX_DMA_IRQHandler         DMA3_Channel0_IRQHandler
#define LPUART2_RX_DMA_IRQ                DMA3_Channel0_IRQn
#define LPUART2_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define LPUART2_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define LPUART2_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_0
#define LPUART2_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_16
#define LPUART2_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_LPUART2_RX
#elif defined(BSP_SPI4_RX_USING_DMA) && !defined(SPI4_RX_DMA_INSTANCE)
#define SPI4_RX_DMA_INSTANCE           DMA3
#define SPI4_RX_DMA_IRQHandler         DMA3_Channel0_IRQHandler
#define SPI4_RX_DMA_IRQ                DMA3_Channel0_IRQn
#define SPI4_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_0
#define SPI4_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define SPI4_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_0
#define SPI4_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_16
#define SPI4_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI4_RX
#endif

/* DMAMUX1 channel17 / DMA3 channel1 */
#if defined(BSP_I2C8_RX_USING_DMA) && !defined(I2C8_RX_DMA_INSTANCE)
#define I2C8_RX_DMA_INSTANCE            DMA3
#define I2C8_RX_DMA_IRQHandler          DMA3_Channel1_IRQHandler
#define I2C8_RX_DMA_IRQ                 DMA3_Channel1_IRQn
#define I2C8_RX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define I2C8_RX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA3
#define I2C8_RX_DMA_DMA_CHANNEL         DMA_CHANNEL_1
#define I2C8_RX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_17
#define I2C8_RX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C8_RX
#elif defined(BSP_UART1_TX_USING_DMA) && !defined(UART1_TX_DMA_INSTANCE)
#define UART1_TX_DMA_INSTANCE           DMA3
#define UART1_TX_DMA_IRQHandler         DMA3_Channel1_IRQHandler
#define UART1_TX_DMA_IRQ                DMA3_Channel1_IRQn
#define UART1_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define UART1_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define UART1_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_1
#define UART1_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_17
#define UART1_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART1_TX
#elif defined(BSP_SPI5_RX_USING_DMA) && !defined(SPI5_RX_DMA_INSTANCE)
#define SPI5_RX_DMA_INSTANCE           DMA3
#define SPI5_RX_DMA_IRQHandler         DMA3_Channel1_IRQHandler
#define SPI5_RX_DMA_IRQ                DMA3_Channel1_IRQn
#define SPI5_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_1
#define SPI5_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define SPI5_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_1
#define SPI5_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_17
#define SPI5_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI5_RX
#endif

/* DMAMUX1 channel18 / DMA3 channel2 */
#if defined(BSP_I2C9_RX_USING_DMA) && !defined(I2C9_RX_DMA_INSTANCE)
#define I2C9_RX_DMA_INSTANCE            DMA3
#define I2C9_RX_DMA_IRQHandler          DMA3_Channel2_IRQHandler
#define I2C9_RX_DMA_IRQ                 DMA3_Channel2_IRQn
#define I2C9_RX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define I2C9_RX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA3
#define I2C9_RX_DMA_DMA_CHANNEL         DMA_CHANNEL_2
#define I2C9_RX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_18
#define I2C9_RX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C9_RX
#elif defined(BSP_UART2_TX_USING_DMA) && !defined(UART2_TX_DMA_INSTANCE)
#define UART2_TX_DMA_INSTANCE           DMA3
#define UART2_TX_DMA_IRQHandler         DMA3_Channel2_IRQHandler
#define UART2_TX_DMA_IRQ                DMA3_Channel2_IRQn
#define UART2_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define UART2_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define UART2_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_2
#define UART2_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_18
#define UART2_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART2_TX
#elif defined(BSP_SPI6_RX_USING_DMA) && !defined(SPI6_RX_DMA_INSTANCE)
#define SPI6_RX_DMA_INSTANCE           DMA3
#define SPI6_RX_DMA_IRQHandler         DMA3_Channel2_IRQHandler
#define SPI6_RX_DMA_IRQ                DMA3_Channel2_IRQn
#define SPI6_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_2
#define SPI6_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define SPI6_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_2
#define SPI6_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_18
#define SPI6_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI6_RX
#endif

/* DMAMUX1 channel19 / DMA3 channel3 */
#if defined(BSP_I2C10_RX_USING_DMA) && !defined(I2C10_RX_DMA_INSTANCE)
#define I2C10_RX_DMA_INSTANCE           DMA3
#define I2C10_RX_DMA_IRQHandler         DMA3_Channel3_IRQHandler
#define I2C10_RX_DMA_IRQ                DMA3_Channel3_IRQn
#define I2C10_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define I2C10_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define I2C10_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_3
#define I2C10_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_19
#define I2C10_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_I2C10_RX
#elif defined(BSP_UART3_TX_USING_DMA) && !defined(UART3_TX_DMA_INSTANCE)
#define UART3_TX_DMA_INSTANCE           DMA3
#define UART3_TX_DMA_IRQHandler         DMA3_Channel3_IRQHandler
#define UART3_TX_DMA_IRQ                DMA3_Channel3_IRQn
#define UART3_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define UART3_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define UART3_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_3
#define UART3_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_19
#define UART3_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART3_TX
#elif defined(BSP_SPI7_RX_USING_DMA) && !defined(SPI7_RX_DMA_INSTANCE)
#define SPI7_RX_DMA_INSTANCE           DMA3
#define SPI7_RX_DMA_IRQHandler         DMA3_Channel3_IRQHandler
#define SPI7_RX_DMA_IRQ                DMA3_Channel3_IRQn
#define SPI7_RX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_3
#define SPI7_RX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define SPI7_RX_DMA_DMA_CHANNEL        DMA_CHANNEL_3
#define SPI7_RX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_19
#define SPI7_RX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_SPI7_RX
#endif

/* DMAMUX1 channel20 / DMA3 channel4 */
#if defined(BSP_I2C1_TX_USING_DMA) && !defined(I2C1_TX_DMA_INSTANCE)
#define I2C1_TX_DMA_INSTANCE            DMA3
#define I2C1_TX_DMA_IRQHandler          DMA3_Channel4_IRQHandler
#define I2C1_TX_DMA_IRQ                 DMA3_Channel4_IRQn
#define I2C1_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_4
#define I2C1_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA3
#define I2C1_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_4
#define I2C1_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_20
#define I2C1_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C1_TX
#elif defined(BSP_UART4_TX_USING_DMA) && !defined(UART4_TX_DMA_INSTANCE)
#define UART4_TX_DMA_INSTANCE           DMA3
#define UART4_TX_DMA_IRQHandler         DMA3_Channel4_IRQHandler
#define UART4_TX_DMA_IRQ                DMA3_Channel4_IRQn
#define UART4_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_4
#define UART4_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define UART4_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_4
#define UART4_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_20
#define UART4_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART4_TX
#endif

/* DMAMUX1 channel21 / DMA3 channel5 */
#if defined(BSP_I2C2_TX_USING_DMA) && !defined(I2C2_TX_DMA_INSTANCE)
#define I2C2_TX_DMA_INSTANCE            DMA3
#define I2C2_TX_DMA_IRQHandler          DMA3_Channel5_IRQHandler
#define I2C2_TX_DMA_IRQ                 DMA3_Channel5_IRQn
#define I2C2_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_5
#define I2C2_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA3
#define I2C2_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_5
#define I2C2_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_21
#define I2C2_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C2_TX
#elif defined(BSP_UART5_TX_USING_DMA) && !defined(UART5_TX_DMA_INSTANCE)
#define UART5_TX_DMA_INSTANCE           DMA3
#define UART5_TX_DMA_IRQHandler         DMA3_Channel5_IRQHandler
#define UART5_TX_DMA_IRQ                DMA3_Channel5_IRQn
#define UART5_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_5
#define UART5_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define UART5_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_5
#define UART5_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_21
#define UART5_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART5_TX
#endif

/* DMAMUX1 channel22 / DMA3 channel6 */
#if defined(BSP_I2C3_TX_USING_DMA) && !defined(I2C3_TX_DMA_INSTANCE)
#define I2C3_TX_DMA_INSTANCE            DMA3
#define I2C3_TX_DMA_IRQHandler          DMA3_Channel6_IRQHandler
#define I2C3_TX_DMA_IRQ                 DMA3_Channel6_IRQn
#define I2C3_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_6
#define I2C3_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA3
#define I2C3_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_6
#define I2C3_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_22
#define I2C3_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C3_TX
#elif defined(BSP_UART6_TX_USING_DMA) && !defined(UART6_TX_DMA_INSTANCE)
#define UART6_TX_DMA_INSTANCE           DMA3
#define UART6_TX_DMA_IRQHandler         DMA3_Channel6_IRQHandler
#define UART6_TX_DMA_IRQ                DMA3_Channel6_IRQn
#define UART6_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_6
#define UART6_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define UART6_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_6
#define UART6_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_22
#define UART6_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART6_TX
#endif

/* DMAMUX1 channel23 / DMA3 channel7 */
#if defined(BSP_I2C4_TX_USING_DMA) && !defined(I2C4_TX_DMA_INSTANCE)
#define I2C4_TX_DMA_INSTANCE            DMA3
#define I2C4_TX_DMA_IRQHandler          DMA3_Channel7_IRQHandler
#define I2C4_TX_DMA_IRQ                 DMA3_Channel7_IRQn
#define I2C4_TX_DMA_HANDSHAK            DMA_CH_HARDWARE_HANDSHAKING_IF_7
#define I2C4_TX_DMA_DMA_RCC             RCC_AHB1_PERIPHEN_M7_DMA3
#define I2C4_TX_DMA_DMA_CHANNEL         DMA_CHANNEL_7
#define I2C4_TX_DMA_DMAMUX_CHANNEL      DMAMUX_CHANNEL_23
#define I2C4_TX_DMA_DMAMUX_REQUEST      DMAMUX1_REQUEST_I2C4_TX
#elif defined(BSP_UART7_TX_USING_DMA) && !defined(UART7_TX_DMA_INSTANCE)
#define UART7_TX_DMA_INSTANCE           DMA3
#define UART7_TX_DMA_IRQHandler         DMA3_Channel7_IRQHandler
#define UART7_TX_DMA_IRQ                DMA3_Channel7_IRQn
#define UART7_TX_DMA_HANDSHAK           DMA_CH_HARDWARE_HANDSHAKING_IF_7
#define UART7_TX_DMA_DMA_RCC            RCC_AHB1_PERIPHEN_M7_DMA3
#define UART7_TX_DMA_DMA_CHANNEL        DMA_CHANNEL_7
#define UART7_TX_DMA_DMAMUX_CHANNEL     DMAMUX_CHANNEL_23
#define UART7_TX_DMA_DMAMUX_REQUEST     DMAMUX1_REQUEST_USART7_TX
#endif


#ifdef __cplusplus
}
#endif

#endif /* __DMA_CONFIG_H__ */

