ip/fifo/addr_fifo/addr_fifo.xci
ip/debug/align_ila/align_ila.xci
ip/debug/beam_ila/beam_ila.xci
ip/debug/beamscaler_ila/beamscaler_ila.xci
ip/debug/boardman_ila/boardman_ila.xci
ip/debug/cin_ila/cin_ila.xci
ip/fifo/cmd_fifo/cmd_fifo.xci
ip/fifo/cmd_rxtx_fifo/cmd_rxtx_fifo.xci
ip/debug/cobs_ila/cobs_ila.xci
ip/uram/event_hdr_fifo/event_hdr_fifo.xci
ip/debug/event_ila/event_ila.xci
ip/fifo/fw_fifo/fw_fifo.xci
ip/debug/fwupd_ila/fwupd_ila.xci
ip/fir/halfband/halfband.xci
ip/clock/ifclk_pll/ifclk_pll.xci
ip/debug/intercon_ila/intercon_ila.xci
ip/interphi/interphi_aurora/interphi_aurora.xci
ip/interphi/interphi_ibert/interphi_ibert.xci
ip/interphi/interphi_ibert10/interphi_ibert10.xci
ip/debug/l1_intercon_ila/l1_intercon_ila.xci
ip/debug/lock_ila/lock_ila.xci
ip/clock/memclk_pll/memclk_pll.xci
hdl/pueo-surf-trigger/ip/preset_timer_dsp/preset_timer_dsp.xci
hdl/pueo-surf-trigger/ip/preset_timer_hold_dsp/preset_timer_hold_dsp.xci
ip/debug/rackctl_ila/rackctl_ila.xci
ip/debug/raw_ila/raw_ila.xci
ip/rf/rfdc_gen1/rfdc_gen1.xci
ip/rf/rfdc_gen3/rfdc_gen3.xci
ip/debug/rfdc_sync_ila/rfdc_sync_ila.xci
ip/clock/sysclk_wiz/sysclk_wiz.xci
ip/clock/sysclk_wiz2/sysclk_wiz2.xci
ip/fifo/trig_gen_fifo/trig_gen_fifo.xci
ip/debug/triggen_ila/triggen_ila.xci
ip/debug/turfio_cin_ila/turfio_cin_ila.xci
ip/debug/uart_ila/uart_ila.xci
ip/debug/uart_vio/uart_vio.xci
ip/debug/wb_spi_ila/wb_spi_ila.xci
