{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725909599541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725909599542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  9 13:19:59 2024 " "Processing started: Mon Sep  9 13:19:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725909599542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909599542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tbird -c tbird " "Command: quartus_map --read_settings_files=on --write_settings_files=off tbird -c tbird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909599542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725909599928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725909599929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbird_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tbird_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbird " "Found entity 1: tbird" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725909618627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909618627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_tbird.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_tbird.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbird_tb " "Found entity 1: tbird_tb" {  } { { "tb_tbird.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tb_tbird.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725909618628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909618628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tbird " "Elaborating entity \"tbird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725909618649 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tbird_fsm.v(129) " "Verilog HDL Case Statement warning at tbird_fsm.v(129): case item expression never matches the case expression" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 129 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1725909618652 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tbird_fsm.v(130) " "Verilog HDL Case Statement warning at tbird_fsm.v(130): case item expression never matches the case expression" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 130 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1725909618652 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tbird_fsm.v(131) " "Verilog HDL Case Statement warning at tbird_fsm.v(131): case item expression never matches the case expression" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 131 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1725909618653 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tbird_fsm.v(132) " "Verilog HDL Case Statement warning at tbird_fsm.v(132): case item expression never matches the case expression" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 132 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1725909618653 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 tbird_fsm.v(139) " "Verilog HDL assignment warning at tbird_fsm.v(139): truncated value with size 32 to match size of target (24)" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725909618653 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tbird_fsm.v(149) " "Verilog HDL Case Statement warning at tbird_fsm.v(149): case item expression never matches the case expression" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 149 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1725909618653 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tbird_fsm.v(150) " "Verilog HDL Case Statement warning at tbird_fsm.v(150): case item expression never matches the case expression" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 150 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1725909618653 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tbird_fsm.v(151) " "Verilog HDL Case Statement warning at tbird_fsm.v(151): case item expression never matches the case expression" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 151 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1725909618654 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tbird_fsm.v(152) " "Verilog HDL Case Statement warning at tbird_fsm.v(152): case item expression never matches the case expression" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 152 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1725909618654 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 tbird_fsm.v(159) " "Verilog HDL assignment warning at tbird_fsm.v(159): truncated value with size 32 to match size of target (24)" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725909618654 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 tbird_fsm.v(173) " "Verilog HDL assignment warning at tbird_fsm.v(173): truncated value with size 32 to match size of target (24)" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725909618654 "|tbird"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right_led1 tbird_fsm.v(20) " "Output port \"right_led1\" at tbird_fsm.v(20) has no driver" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1725909618655 "|tbird"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right_led2 tbird_fsm.v(21) " "Output port \"right_led2\" at tbird_fsm.v(21) has no driver" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1725909618655 "|tbird"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right_led3 tbird_fsm.v(22) " "Output port \"right_led3\" at tbird_fsm.v(22) has no driver" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1725909618655 "|tbird"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "left_led1 tbird_fsm.v(23) " "Output port \"left_led1\" at tbird_fsm.v(23) has no driver" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1725909618655 "|tbird"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "left_led2 tbird_fsm.v(24) " "Output port \"left_led2\" at tbird_fsm.v(24) has no driver" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1725909618656 "|tbird"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "left_led3 tbird_fsm.v(25) " "Output port \"left_led3\" at tbird_fsm.v(25) has no driver" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1725909618656 "|tbird"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "right_led1 GND " "Pin \"right_led1\" is stuck at GND" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725909619115 "|tbird|right_led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "right_led2 GND " "Pin \"right_led2\" is stuck at GND" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725909619115 "|tbird|right_led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "right_led3 GND " "Pin \"right_led3\" is stuck at GND" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725909619115 "|tbird|right_led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "left_led1 GND " "Pin \"left_led1\" is stuck at GND" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725909619115 "|tbird|left_led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "left_led2 GND " "Pin \"left_led2\" is stuck at GND" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725909619115 "|tbird|left_led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "left_led3 GND " "Pin \"left_led3\" is stuck at GND" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725909619115 "|tbird|left_led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "all_leds_on GND " "Pin \"all_leds_on\" is stuck at GND" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725909619115 "|tbird|all_leds_on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725909619115 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725909619122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725909619257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725909619257 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hazard_button " "No output dependent on input pin \"hazard_button\"" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725909619297 "|tbird|hazard_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "left_button " "No output dependent on input pin \"left_button\"" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725909619297 "|tbird|left_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "right_button " "No output dependent on input pin \"right_button\"" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725909619297 "|tbird|right_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725909619297 "|tbird|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725909619297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725909619297 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725909619297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725909619297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13216 " "Peak virtual memory: 13216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725909619318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  9 13:20:19 2024 " "Processing ended: Mon Sep  9 13:20:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725909619318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725909619318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725909619318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909619318 ""}
