// Seed: 1829895176
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  logic id_2
);
  logic id_4;
  logic id_5;
  final $display(id_2 == id_5);
  assign id_4 = 1;
  uwire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  tri1 id_7;
  assign id_6 = 1 == id_6;
  assign id_0 = 1 == id_6;
  initial begin : LABEL_0
    id_0 <= |id_7;
  end
  assign id_1 = 1 ? id_5 : {1} ? 1 : id_4;
  wire id_8;
  always @(posedge id_6#(.id_8(1)
  ) or posedge 1)
  begin : LABEL_0
    if (1) id_1 <= 1 == 1;
  end
  assign id_1 = 1;
  supply1 id_9;
  wire id_10;
  assign id_1 = id_2;
  assign (pull1, strong0) id_9 = id_6 != id_2;
endmodule
