{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722601764496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722601764497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  2 09:29:24 2024 " "Processing started: Fri Aug  2 09:29:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722601764497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722601764497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_file_para -c reg_file_para " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg_file_para -c reg_file_para" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722601764497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722601764684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722601764685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_para.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file_para.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file_para-beh_arch " "Found design unit 1: reg_file_para-beh_arch" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722601772029 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file_para " "Found entity 1: reg_file_para" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722601772029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722601772029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_file_para " "Elaborating entity \"reg_file_para\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722601772079 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_data1 reg_file_para.vhd(16) " "VHDL Signal Declaration warning at reg_file_para.vhd(16): used implicit default value for signal \"r_data1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722601772081 "|reg_file_para"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[0\] GND " "Pin \"r_data1\[0\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[1\] GND " "Pin \"r_data1\[1\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[2\] GND " "Pin \"r_data1\[2\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[3\] GND " "Pin \"r_data1\[3\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[4\] GND " "Pin \"r_data1\[4\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[5\] GND " "Pin \"r_data1\[5\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[6\] GND " "Pin \"r_data1\[6\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[7\] GND " "Pin \"r_data1\[7\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[8\] GND " "Pin \"r_data1\[8\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[9\] GND " "Pin \"r_data1\[9\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[10\] GND " "Pin \"r_data1\[10\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[11\] GND " "Pin \"r_data1\[11\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[12\] GND " "Pin \"r_data1\[12\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[13\] GND " "Pin \"r_data1\[13\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[14\] GND " "Pin \"r_data1\[14\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_data1\[15\] GND " "Pin \"r_data1\[15\]\" is stuck at GND" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722601772584 "|reg_file_para|r_data1[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722601772584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722601772644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722601773042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722601773042 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_addr1\[0\] " "No output dependent on input pin \"r_addr1\[0\]\"" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722601773107 "|reg_file_para|r_addr1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_addr1\[1\] " "No output dependent on input pin \"r_addr1\[1\]\"" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722601773107 "|reg_file_para|r_addr1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_addr1\[2\] " "No output dependent on input pin \"r_addr1\[2\]\"" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722601773107 "|reg_file_para|r_addr1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_addr1\[3\] " "No output dependent on input pin \"r_addr1\[3\]\"" {  } { { "reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722601773107 "|reg_file_para|r_addr1[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1722601773107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "503 " "Implemented 503 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722601773107 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722601773107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722601773107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722601773107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722601773171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  2 09:29:33 2024 " "Processing ended: Fri Aug  2 09:29:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722601773171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722601773171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722601773171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722601773171 ""}
