{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1473642180679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1473642180679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 09:03:00 2016 " "Processing started: Mon Sep 12 09:03:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1473642180679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1473642180679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga " "Command: quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1473642180679 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1473642180757 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1473642181023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1473642181085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1473642181085 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473642181459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1473642181459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473642181459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1473642181459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473642181459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473642181459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1473642181459 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1473642181459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1473642181475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642181475 "|sdram_ov7670_vga|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMOS_PCLK " "Node: CMOS_PCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642181475 "|sdram_ov7670_vga|CMOS_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst\|clock_20k " "Node: reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642181475 "|sdram_ov7670_vga|reg_config:reg_config_inst|clock_20k"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642181569 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642181569 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642181569 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642181569 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 125.000 " "Node: u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 125.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642181569 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642181569 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1473642181569 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1473642181569 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1473642181569 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1473642181569 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1473642181584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.626 " "Worst-case setup slack is 43.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.626         0.000 altera_reserved_tck  " "   43.626         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642181584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642181600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.239 " "Worst-case recovery slack is 47.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.239         0.000 altera_reserved_tck  " "   47.239         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642181600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.139 " "Worst-case removal slack is 1.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139         0.000 altera_reserved_tck  " "    1.139         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642181600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.525 " "Worst-case minimum pulse width slack is 49.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.525         0.000 altera_reserved_tck  " "   49.525         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642181600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642181600 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1473642181693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1473642181725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1473642182333 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642182567 "|sdram_ov7670_vga|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMOS_PCLK " "Node: CMOS_PCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642182567 "|sdram_ov7670_vga|CMOS_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst\|clock_20k " "Node: reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642182567 "|sdram_ov7670_vga|reg_config:reg_config_inst|clock_20k"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 125.000 " "Node: u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 125.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182567 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182567 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1473642182567 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1473642182567 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1473642182567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.248 " "Worst-case setup slack is 44.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.248         0.000 altera_reserved_tck  " "   44.248         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 altera_reserved_tck  " "    0.400         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.527 " "Worst-case recovery slack is 47.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.527         0.000 altera_reserved_tck  " "   47.527         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.043 " "Worst-case removal slack is 1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043         0.000 altera_reserved_tck  " "    1.043         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.414 " "Worst-case minimum pulse width slack is 49.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414         0.000 altera_reserved_tck  " "   49.414         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182598 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1473642182676 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642182926 "|sdram_ov7670_vga|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMOS_PCLK " "Node: CMOS_PCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642182926 "|sdram_ov7670_vga|CMOS_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst\|clock_20k " "Node: reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642182926 "|sdram_ov7670_vga|reg_config:reg_config_inst|clock_20k"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182941 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182941 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182941 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182941 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 125.000 " "Node: u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 125.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182941 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642182941 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1473642182941 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1473642182941 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1473642182941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.507 " "Worst-case setup slack is 47.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.507         0.000 altera_reserved_tck  " "   47.507         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.060 " "Worst-case recovery slack is 49.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.060         0.000 altera_reserved_tck  " "   49.060         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 altera_reserved_tck  " "    0.500         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.312 " "Worst-case minimum pulse width slack is 49.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.312         0.000 altera_reserved_tck  " "   49.312         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1473642182957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1473642182957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1473642183394 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1473642183394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1473642183519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 09:03:03 2016 " "Processing ended: Mon Sep 12 09:03:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1473642183519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1473642183519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1473642183519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1473642183519 ""}
