Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.60 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.60 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\ipcore_dir/InstructionMemory.v\" into library work
Parsing module <InstructionMemory>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\SignExtend.v\" into library work
Parsing module <SignExtend>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\regfile.v\" into library work
Parsing module <regfile>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\pc.v\" into library work
Parsing module <pc>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\Mux5b.v\" into library work
Parsing module <Mux5b>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\Mux.v\" into library work
Parsing module <Mux>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\MainDecoder.v\" into library work
Parsing module <MainDecoder>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\ipcore_dir/DataMemory.v\" into library work
Parsing module <DataMemory>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\ALUDecoder.v\" into library work
Parsing module <ALUDecoder>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\alu.v\" into library work
Parsing module <alu>.
Analyzing Verilog file \"\Verilog HDL\Lab5_SCPU\main.v\" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <pc>.

Elaborating module <InstructionMemory>.

Elaborating module <MainDecoder>.

Elaborating module <ALUDecoder>.

Elaborating module <regfile>.

Elaborating module <Mux5b>.

Elaborating module <SignExtend>.

Elaborating module <Mux>.

Elaborating module <alu>.

Elaborating module <DataMemory>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/verilog hdl/lab5_scpu/main.v".
    Found 32-bit adder for signal <PCPlus4> created at line 65.
    Found 32-bit adder for signal <PCBranch> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <main> synthesized.

Synthesizing Unit <pc>.
    Related source file is "/verilog hdl/lab5_scpu/pc.v".
    Found 32-bit register for signal <curr_pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <MainDecoder>.
    Related source file is "/verilog hdl/lab5_scpu/maindecoder.v".
        Rtype = 6'b000000
        lw = 6'b100011
        sw = 6'b101011
        beq = 6'b000100
        bgtz = 6'b000111
        addi = 6'b001000
        j = 6'b000010
    Summary:
	no macro.
Unit <MainDecoder> synthesized.

Synthesizing Unit <ALUDecoder>.
    Related source file is "/verilog hdl/lab5_scpu/aludecoder.v".
    Summary:
	no macro.
Unit <ALUDecoder> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/verilog hdl/lab5_scpu/regfile.v".
    Found 1024-bit register for signal <n0044[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <rd1> created at line 35.
    Found 32-bit 32-to-1 multiplexer for signal <rd2> created at line 36.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <Mux5b>.
    Related source file is "/verilog hdl/lab5_scpu/mux5b.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux5b> synthesized.

Synthesizing Unit <SignExtend>.
    Related source file is "/verilog hdl/lab5_scpu/signextend.v".
    Summary:
	no macro.
Unit <SignExtend> synthesized.

Synthesizing Unit <Mux>.
    Related source file is "/verilog hdl/lab5_scpu/mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/verilog hdl/lab5_scpu/alu.v".
        A_AND = 3'b000
        A_OR = 3'b001
        A_ADD = 3'b010
        A_SUB = 3'b110
        A_SOLT = 3'b111
    Found 32-bit subtractor for signal <SrcA[31]_SrcB[31]_sub_4_OUT> created at line 40.
    Found 32-bit adder for signal <SrcA[31]_SrcB[31]_add_2_OUT> created at line 39.
    Found 32-bit 7-to-1 multiplexer for signal <ALUResult> created at line 36.
    Found 32-bit comparator lessequal for signal <n0004> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 50
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DataMemory.ngc>.
Reading core <ipcore_dir/InstructionMemory.ngc>.
Loading core <DataMemory> for timing and area information for instance <DataMemory>.
Loading core <InstructionMemory> for timing and area information for instance <InstructionMemory>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 50
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <pc> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...
WARNING:Xst:2677 - Node <pc/curr_pc_31> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_30> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_29> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_28> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_27> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_26> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_25> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <pc/curr_pc_0> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1029
 Flip-Flops                                            : 1029

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2062
#      GND                         : 4
#      INV                         : 3
#      LUT1                        : 3
#      LUT2                        : 5
#      LUT3                        : 7
#      LUT4                        : 68
#      LUT5                        : 1136
#      LUT6                        : 672
#      MUXCY                       : 55
#      MUXF7                       : 64
#      VCC                         : 3
#      XORCY                       : 42
# FlipFlops/Latches                : 1061
#      FD                          : 32
#      FDC                         : 5
#      FDCE                        : 1024
# RAMS                             : 32
#      RAM32X1S                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1061  out of  18224     5%  
 Number of Slice LUTs:                 1926  out of   9112    21%  
    Number used as Logic:              1894  out of   9112    20%  
    Number used as Memory:               32  out of   2176     1%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1926
   Number with an unused Flip Flop:     865  out of   1926    44%  
   Number with an unused LUT:             0  out of   1926     0%  
   Number of fully used LUT-FF pairs:  1061  out of   1926    55%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    232     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1093  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.323ns (Maximum Frequency: 69.819MHz)
   Minimum input arrival time before clock: 4.735ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.323ns (frequency: 69.819MHz)
  Total number of paths / destination ports: 299129383 / 2309
-------------------------------------------------------------------------
Delay:               14.323ns (Levels of Logic = 42)
  Source:            pc/curr_pc_6 (FF)
  Destination:       pc/curr_pc_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pc/curr_pc_6 to pc/curr_pc_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.525   1.544  pc/curr_pc_6 (pc/curr_pc_6)
     begin scope: 'InstructionMemory'
     begin scope: 'BU2'
     LUT5:I0->O          257   0.254   2.175  U0/gen_rom.rom_inst/Mram_spo_int161 (spo(16))
     end scope: 'BU2'
     end scope: 'InstructionMemory'
     LUT6:I4->O            1   0.250   0.856  regfile/Mmux_rd2_834 (regfile/Mmux_rd2_834)
     LUT6:I2->O            1   0.254   0.000  regfile/Mmux_rd2_311 (regfile/Mmux_rd2_311)
     MUXF7:I1->O           2   0.175   0.617  regfile/Mmux_rd2_2_f7_10 (data2<1>)
     LUT4:I3->O            4   0.254   0.960  Mux2/Mmux_out121 (SrcB<1>)
     LUT4:I0->O            0   0.254   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_lutdi (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<0> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<1> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<2> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<3> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<4> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<5> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<6> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<7> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<8> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<9> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<10> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<11> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<12> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<13> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<14> (ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<14>)
     MUXCY:CI->O           2   0.235   0.617  ALU/Mcompar_SrcA[31]_SrcB[31]_LessThan_5_o_cy<15> (ALU/SrcA[31]_SrcB[31]_LessThan_5_o)
     LUT6:I5->O            1   0.254   0.000  ALU/Mmux_ALUResult6_rs_lut<0> (ALU/Mmux_ALUResult6_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU/Mmux_ALUResult6_rs_cy<0> (ALU/Mmux_ALUResult6_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<1> (ALU/Mmux_ALUResult6_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<2> (ALU/Mmux_ALUResult6_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<3> (ALU/Mmux_ALUResult6_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<4> (ALU/Mmux_ALUResult6_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<5> (ALU/Mmux_ALUResult6_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<6> (ALU/Mmux_ALUResult6_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<7> (ALU/Mmux_ALUResult6_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<8> (ALU/Mmux_ALUResult6_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<9> (ALU/Mmux_ALUResult6_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<10> (ALU/Mmux_ALUResult6_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<11> (ALU/Mmux_ALUResult6_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_ALUResult6_rs_cy<12> (ALU/Mmux_ALUResult6_rs_cy<12>)
     XORCY:CI->O          33   0.206   1.761  ALU/Mmux_ALUResult6_rs_xor<13> (ALUResult<13>)
     LUT6:I0->O            5   0.254   0.715  PCSrc4 (PCSrc4)
     LUT6:I5->O            1   0.254   0.580  PCSrc8_SW1 (N81)
     LUT6:I5->O            1   0.254   0.000  Mux5/Mmux_out291 (next_pc<6>)
     FDC:D                     0.074          pc/curr_pc_6
    ----------------------------------------
    Total                     14.323ns (4.498ns logic, 9.825ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1029 / 1029
-------------------------------------------------------------------------
Offset:              4.735ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       pc/curr_pc_6 (FF)
  Destination Clock: clk rising

  Data Path: rst to pc/curr_pc_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.228   0.579  rst_IBUF (rst_IBUF)
     INV:I->O           1029   0.255   2.214  pc/rst_inv1_INV_0 (pc/rst_inv)
     FDC:CLR                   0.459          pc/curr_pc_2
    ----------------------------------------
    Total                      4.735ns (1.942ns logic, 2.793ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.323|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.27 secs
 
--> 

Total memory usage is 191600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    1 (   0 filtered)

