<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="IOMUXC"><title>RegisterBlock in imxrt_ral::iomuxc - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc struct"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Register<wbr>Block</a></h2><h3><a href="#fields">Fields</a></h3><ul class="block structfield"><li><a href="#structfield.FLEXPWM1_PWMA_SELECT_INPUT_0" title="FLEXPWM1_PWMA_SELECT_INPUT_0">FLEXPWM1_PWMA_SELECT_INPUT_0</a></li><li><a href="#structfield.FLEXPWM1_PWMA_SELECT_INPUT_1" title="FLEXPWM1_PWMA_SELECT_INPUT_1">FLEXPWM1_PWMA_SELECT_INPUT_1</a></li><li><a href="#structfield.FLEXPWM1_PWMA_SELECT_INPUT_2" title="FLEXPWM1_PWMA_SELECT_INPUT_2">FLEXPWM1_PWMA_SELECT_INPUT_2</a></li><li><a href="#structfield.FLEXPWM1_PWMA_SELECT_INPUT_3" title="FLEXPWM1_PWMA_SELECT_INPUT_3">FLEXPWM1_PWMA_SELECT_INPUT_3</a></li><li><a href="#structfield.FLEXPWM1_PWMB_SELECT_INPUT_0" title="FLEXPWM1_PWMB_SELECT_INPUT_0">FLEXPWM1_PWMB_SELECT_INPUT_0</a></li><li><a href="#structfield.FLEXPWM1_PWMB_SELECT_INPUT_1" title="FLEXPWM1_PWMB_SELECT_INPUT_1">FLEXPWM1_PWMB_SELECT_INPUT_1</a></li><li><a href="#structfield.FLEXPWM1_PWMB_SELECT_INPUT_2" title="FLEXPWM1_PWMB_SELECT_INPUT_2">FLEXPWM1_PWMB_SELECT_INPUT_2</a></li><li><a href="#structfield.FLEXPWM1_PWMB_SELECT_INPUT_3" title="FLEXPWM1_PWMB_SELECT_INPUT_3">FLEXPWM1_PWMB_SELECT_INPUT_3</a></li><li><a href="#structfield.FLEXSPI_DQS_FA_SELECT_INPUT" title="FLEXSPI_DQS_FA_SELECT_INPUT">FLEXSPI_DQS_FA_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI_DQS_FB_SELECT_INPUT" title="FLEXSPI_DQS_FB_SELECT_INPUT">FLEXSPI_DQS_FB_SELECT_INPUT</a></li><li><a href="#structfield.KPP_COL_SELECT_INPUT_0" title="KPP_COL_SELECT_INPUT_0">KPP_COL_SELECT_INPUT_0</a></li><li><a href="#structfield.KPP_COL_SELECT_INPUT_1" title="KPP_COL_SELECT_INPUT_1">KPP_COL_SELECT_INPUT_1</a></li><li><a href="#structfield.KPP_COL_SELECT_INPUT_2" title="KPP_COL_SELECT_INPUT_2">KPP_COL_SELECT_INPUT_2</a></li><li><a href="#structfield.KPP_COL_SELECT_INPUT_3" title="KPP_COL_SELECT_INPUT_3">KPP_COL_SELECT_INPUT_3</a></li><li><a href="#structfield.KPP_ROW_SELECT_INPUT_0" title="KPP_ROW_SELECT_INPUT_0">KPP_ROW_SELECT_INPUT_0</a></li><li><a href="#structfield.KPP_ROW_SELECT_INPUT_1" title="KPP_ROW_SELECT_INPUT_1">KPP_ROW_SELECT_INPUT_1</a></li><li><a href="#structfield.KPP_ROW_SELECT_INPUT_2" title="KPP_ROW_SELECT_INPUT_2">KPP_ROW_SELECT_INPUT_2</a></li><li><a href="#structfield.KPP_ROW_SELECT_INPUT_3" title="KPP_ROW_SELECT_INPUT_3">KPP_ROW_SELECT_INPUT_3</a></li><li><a href="#structfield.LPI2C1_HREQ_SELECT_INPUT" title="LPI2C1_HREQ_SELECT_INPUT">LPI2C1_HREQ_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C1_SCL_SELECT_INPUT" title="LPI2C1_SCL_SELECT_INPUT">LPI2C1_SCL_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C1_SDA_SELECT_INPUT" title="LPI2C1_SDA_SELECT_INPUT">LPI2C1_SDA_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C2_SCL_SELECT_INPUT" title="LPI2C2_SCL_SELECT_INPUT">LPI2C2_SCL_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C2_SDA_SELECT_INPUT" title="LPI2C2_SDA_SELECT_INPUT">LPI2C2_SDA_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI1_PCS_SELECT_INPUT_0" title="LPSPI1_PCS_SELECT_INPUT_0">LPSPI1_PCS_SELECT_INPUT_0</a></li><li><a href="#structfield.LPSPI1_SCK_SELECT_INPUT" title="LPSPI1_SCK_SELECT_INPUT">LPSPI1_SCK_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI1_SDI_SELECT_INPUT" title="LPSPI1_SDI_SELECT_INPUT">LPSPI1_SDI_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI1_SDO_SELECT_INPUT" title="LPSPI1_SDO_SELECT_INPUT">LPSPI1_SDO_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI2_PCS_SELECT_INPUT_0" title="LPSPI2_PCS_SELECT_INPUT_0">LPSPI2_PCS_SELECT_INPUT_0</a></li><li><a href="#structfield.LPSPI2_SCK_SELECT_INPUT" title="LPSPI2_SCK_SELECT_INPUT">LPSPI2_SCK_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI2_SDI_SELECT_INPUT" title="LPSPI2_SDI_SELECT_INPUT">LPSPI2_SDI_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI2_SDO_SELECT_INPUT" title="LPSPI2_SDO_SELECT_INPUT">LPSPI2_SDO_SELECT_INPUT</a></li><li><a href="#structfield.LPUART1_RXD_SELECT_INPUT" title="LPUART1_RXD_SELECT_INPUT">LPUART1_RXD_SELECT_INPUT</a></li><li><a href="#structfield.LPUART1_TXD_SELECT_INPUT" title="LPUART1_TXD_SELECT_INPUT">LPUART1_TXD_SELECT_INPUT</a></li><li><a href="#structfield.LPUART2_RXD_SELECT_INPUT" title="LPUART2_RXD_SELECT_INPUT">LPUART2_RXD_SELECT_INPUT</a></li><li><a href="#structfield.LPUART2_TXD_SELECT_INPUT" title="LPUART2_TXD_SELECT_INPUT">LPUART2_TXD_SELECT_INPUT</a></li><li><a href="#structfield.LPUART3_RXD_SELECT_INPUT" title="LPUART3_RXD_SELECT_INPUT">LPUART3_RXD_SELECT_INPUT</a></li><li><a href="#structfield.LPUART3_TXD_SELECT_INPUT" title="LPUART3_TXD_SELECT_INPUT">LPUART3_TXD_SELECT_INPUT</a></li><li><a href="#structfield.LPUART4_RXD_SELECT_INPUT" title="LPUART4_RXD_SELECT_INPUT">LPUART4_RXD_SELECT_INPUT</a></li><li><a href="#structfield.LPUART4_TXD_SELECT_INPUT" title="LPUART4_TXD_SELECT_INPUT">LPUART4_TXD_SELECT_INPUT</a></li><li><a href="#structfield.NMI_GLUE_NMI_SELECT_INPUT" title="NMI_GLUE_NMI_SELECT_INPUT">NMI_GLUE_NMI_SELECT_INPUT</a></li><li><a href="#structfield.SPDIF_IN1_SELECT_INPUT" title="SPDIF_IN1_SELECT_INPUT">SPDIF_IN1_SELECT_INPUT</a></li><li><a href="#structfield.SPDIF_TX_CLK2_SELECT_INPUT" title="SPDIF_TX_CLK2_SELECT_INPUT">SPDIF_TX_CLK2_SELECT_INPUT</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_00" title="SW_MUX_CTL_PAD_GPIO_00">SW_MUX_CTL_PAD_GPIO_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_01" title="SW_MUX_CTL_PAD_GPIO_01">SW_MUX_CTL_PAD_GPIO_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_02" title="SW_MUX_CTL_PAD_GPIO_02">SW_MUX_CTL_PAD_GPIO_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_03" title="SW_MUX_CTL_PAD_GPIO_03">SW_MUX_CTL_PAD_GPIO_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_04" title="SW_MUX_CTL_PAD_GPIO_04">SW_MUX_CTL_PAD_GPIO_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_05" title="SW_MUX_CTL_PAD_GPIO_05">SW_MUX_CTL_PAD_GPIO_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_06" title="SW_MUX_CTL_PAD_GPIO_06">SW_MUX_CTL_PAD_GPIO_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_07" title="SW_MUX_CTL_PAD_GPIO_07">SW_MUX_CTL_PAD_GPIO_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_08" title="SW_MUX_CTL_PAD_GPIO_08">SW_MUX_CTL_PAD_GPIO_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_09" title="SW_MUX_CTL_PAD_GPIO_09">SW_MUX_CTL_PAD_GPIO_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_10" title="SW_MUX_CTL_PAD_GPIO_10">SW_MUX_CTL_PAD_GPIO_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_11" title="SW_MUX_CTL_PAD_GPIO_11">SW_MUX_CTL_PAD_GPIO_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_12" title="SW_MUX_CTL_PAD_GPIO_12">SW_MUX_CTL_PAD_GPIO_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_13" title="SW_MUX_CTL_PAD_GPIO_13">SW_MUX_CTL_PAD_GPIO_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_00" title="SW_MUX_CTL_PAD_GPIO_AD_00">SW_MUX_CTL_PAD_GPIO_AD_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_01" title="SW_MUX_CTL_PAD_GPIO_AD_01">SW_MUX_CTL_PAD_GPIO_AD_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_02" title="SW_MUX_CTL_PAD_GPIO_AD_02">SW_MUX_CTL_PAD_GPIO_AD_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_03" title="SW_MUX_CTL_PAD_GPIO_AD_03">SW_MUX_CTL_PAD_GPIO_AD_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_04" title="SW_MUX_CTL_PAD_GPIO_AD_04">SW_MUX_CTL_PAD_GPIO_AD_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_05" title="SW_MUX_CTL_PAD_GPIO_AD_05">SW_MUX_CTL_PAD_GPIO_AD_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_06" title="SW_MUX_CTL_PAD_GPIO_AD_06">SW_MUX_CTL_PAD_GPIO_AD_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_07" title="SW_MUX_CTL_PAD_GPIO_AD_07">SW_MUX_CTL_PAD_GPIO_AD_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_08" title="SW_MUX_CTL_PAD_GPIO_AD_08">SW_MUX_CTL_PAD_GPIO_AD_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_09" title="SW_MUX_CTL_PAD_GPIO_AD_09">SW_MUX_CTL_PAD_GPIO_AD_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_10" title="SW_MUX_CTL_PAD_GPIO_AD_10">SW_MUX_CTL_PAD_GPIO_AD_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_11" title="SW_MUX_CTL_PAD_GPIO_AD_11">SW_MUX_CTL_PAD_GPIO_AD_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_12" title="SW_MUX_CTL_PAD_GPIO_AD_12">SW_MUX_CTL_PAD_GPIO_AD_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_13" title="SW_MUX_CTL_PAD_GPIO_AD_13">SW_MUX_CTL_PAD_GPIO_AD_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_14" title="SW_MUX_CTL_PAD_GPIO_AD_14">SW_MUX_CTL_PAD_GPIO_AD_14</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_00" title="SW_MUX_CTL_PAD_GPIO_SD_00">SW_MUX_CTL_PAD_GPIO_SD_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_01" title="SW_MUX_CTL_PAD_GPIO_SD_01">SW_MUX_CTL_PAD_GPIO_SD_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_02" title="SW_MUX_CTL_PAD_GPIO_SD_02">SW_MUX_CTL_PAD_GPIO_SD_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_03" title="SW_MUX_CTL_PAD_GPIO_SD_03">SW_MUX_CTL_PAD_GPIO_SD_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_04" title="SW_MUX_CTL_PAD_GPIO_SD_04">SW_MUX_CTL_PAD_GPIO_SD_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_05" title="SW_MUX_CTL_PAD_GPIO_SD_05">SW_MUX_CTL_PAD_GPIO_SD_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_06" title="SW_MUX_CTL_PAD_GPIO_SD_06">SW_MUX_CTL_PAD_GPIO_SD_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_07" title="SW_MUX_CTL_PAD_GPIO_SD_07">SW_MUX_CTL_PAD_GPIO_SD_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_08" title="SW_MUX_CTL_PAD_GPIO_SD_08">SW_MUX_CTL_PAD_GPIO_SD_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_09" title="SW_MUX_CTL_PAD_GPIO_SD_09">SW_MUX_CTL_PAD_GPIO_SD_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_10" title="SW_MUX_CTL_PAD_GPIO_SD_10">SW_MUX_CTL_PAD_GPIO_SD_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_11" title="SW_MUX_CTL_PAD_GPIO_SD_11">SW_MUX_CTL_PAD_GPIO_SD_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_12" title="SW_MUX_CTL_PAD_GPIO_SD_12">SW_MUX_CTL_PAD_GPIO_SD_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_13" title="SW_MUX_CTL_PAD_GPIO_SD_13">SW_MUX_CTL_PAD_GPIO_SD_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_14" title="SW_MUX_CTL_PAD_GPIO_SD_14">SW_MUX_CTL_PAD_GPIO_SD_14</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_00" title="SW_PAD_CTL_PAD_GPIO_00">SW_PAD_CTL_PAD_GPIO_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_01" title="SW_PAD_CTL_PAD_GPIO_01">SW_PAD_CTL_PAD_GPIO_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_02" title="SW_PAD_CTL_PAD_GPIO_02">SW_PAD_CTL_PAD_GPIO_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_03" title="SW_PAD_CTL_PAD_GPIO_03">SW_PAD_CTL_PAD_GPIO_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_04" title="SW_PAD_CTL_PAD_GPIO_04">SW_PAD_CTL_PAD_GPIO_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_05" title="SW_PAD_CTL_PAD_GPIO_05">SW_PAD_CTL_PAD_GPIO_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_06" title="SW_PAD_CTL_PAD_GPIO_06">SW_PAD_CTL_PAD_GPIO_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_07" title="SW_PAD_CTL_PAD_GPIO_07">SW_PAD_CTL_PAD_GPIO_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_08" title="SW_PAD_CTL_PAD_GPIO_08">SW_PAD_CTL_PAD_GPIO_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_09" title="SW_PAD_CTL_PAD_GPIO_09">SW_PAD_CTL_PAD_GPIO_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_10" title="SW_PAD_CTL_PAD_GPIO_10">SW_PAD_CTL_PAD_GPIO_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_11" title="SW_PAD_CTL_PAD_GPIO_11">SW_PAD_CTL_PAD_GPIO_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_12" title="SW_PAD_CTL_PAD_GPIO_12">SW_PAD_CTL_PAD_GPIO_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_13" title="SW_PAD_CTL_PAD_GPIO_13">SW_PAD_CTL_PAD_GPIO_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_00" title="SW_PAD_CTL_PAD_GPIO_AD_00">SW_PAD_CTL_PAD_GPIO_AD_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_01" title="SW_PAD_CTL_PAD_GPIO_AD_01">SW_PAD_CTL_PAD_GPIO_AD_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_02" title="SW_PAD_CTL_PAD_GPIO_AD_02">SW_PAD_CTL_PAD_GPIO_AD_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_03" title="SW_PAD_CTL_PAD_GPIO_AD_03">SW_PAD_CTL_PAD_GPIO_AD_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_04" title="SW_PAD_CTL_PAD_GPIO_AD_04">SW_PAD_CTL_PAD_GPIO_AD_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_05" title="SW_PAD_CTL_PAD_GPIO_AD_05">SW_PAD_CTL_PAD_GPIO_AD_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_06" title="SW_PAD_CTL_PAD_GPIO_AD_06">SW_PAD_CTL_PAD_GPIO_AD_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_07" title="SW_PAD_CTL_PAD_GPIO_AD_07">SW_PAD_CTL_PAD_GPIO_AD_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_08" title="SW_PAD_CTL_PAD_GPIO_AD_08">SW_PAD_CTL_PAD_GPIO_AD_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_09" title="SW_PAD_CTL_PAD_GPIO_AD_09">SW_PAD_CTL_PAD_GPIO_AD_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_10" title="SW_PAD_CTL_PAD_GPIO_AD_10">SW_PAD_CTL_PAD_GPIO_AD_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_11" title="SW_PAD_CTL_PAD_GPIO_AD_11">SW_PAD_CTL_PAD_GPIO_AD_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_12" title="SW_PAD_CTL_PAD_GPIO_AD_12">SW_PAD_CTL_PAD_GPIO_AD_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_13" title="SW_PAD_CTL_PAD_GPIO_AD_13">SW_PAD_CTL_PAD_GPIO_AD_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_14" title="SW_PAD_CTL_PAD_GPIO_AD_14">SW_PAD_CTL_PAD_GPIO_AD_14</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_00" title="SW_PAD_CTL_PAD_GPIO_SD_00">SW_PAD_CTL_PAD_GPIO_SD_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_01" title="SW_PAD_CTL_PAD_GPIO_SD_01">SW_PAD_CTL_PAD_GPIO_SD_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_02" title="SW_PAD_CTL_PAD_GPIO_SD_02">SW_PAD_CTL_PAD_GPIO_SD_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_03" title="SW_PAD_CTL_PAD_GPIO_SD_03">SW_PAD_CTL_PAD_GPIO_SD_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_04" title="SW_PAD_CTL_PAD_GPIO_SD_04">SW_PAD_CTL_PAD_GPIO_SD_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_05" title="SW_PAD_CTL_PAD_GPIO_SD_05">SW_PAD_CTL_PAD_GPIO_SD_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_06" title="SW_PAD_CTL_PAD_GPIO_SD_06">SW_PAD_CTL_PAD_GPIO_SD_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_07" title="SW_PAD_CTL_PAD_GPIO_SD_07">SW_PAD_CTL_PAD_GPIO_SD_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_08" title="SW_PAD_CTL_PAD_GPIO_SD_08">SW_PAD_CTL_PAD_GPIO_SD_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_09" title="SW_PAD_CTL_PAD_GPIO_SD_09">SW_PAD_CTL_PAD_GPIO_SD_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_10" title="SW_PAD_CTL_PAD_GPIO_SD_10">SW_PAD_CTL_PAD_GPIO_SD_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_11" title="SW_PAD_CTL_PAD_GPIO_SD_11">SW_PAD_CTL_PAD_GPIO_SD_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_12" title="SW_PAD_CTL_PAD_GPIO_SD_12">SW_PAD_CTL_PAD_GPIO_SD_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_13" title="SW_PAD_CTL_PAD_GPIO_SD_13">SW_PAD_CTL_PAD_GPIO_SD_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_14" title="SW_PAD_CTL_PAD_GPIO_SD_14">SW_PAD_CTL_PAD_GPIO_SD_14</a></li><li><a href="#structfield.USB_OTG_ID_SELECT_INPUT" title="USB_OTG_ID_SELECT_INPUT">USB_OTG_ID_SELECT_INPUT</a></li><li><a href="#structfield.USB_OTG_OC_SELECT_INPUT" title="USB_OTG_OC_SELECT_INPUT">USB_OTG_OC_SELECT_INPUT</a></li><li><a href="#structfield.XEV_GLUE_RXEV_SELECT_INPUT" title="XEV_GLUE_RXEV_SELECT_INPUT">XEV_GLUE_RXEV_SELECT_INPUT</a></li></ul><h3><a href="#synthetic-implementations">Auto Trait Implementations</a></h3><ul class="block synthetic-implementation"><li><a href="#impl-Freeze-for-RegisterBlock" title="!Freeze">!Freeze</a></li><li><a href="#impl-RefUnwindSafe-for-RegisterBlock" title="!RefUnwindSafe">!RefUnwindSafe</a></li><li><a href="#impl-Sync-for-RegisterBlock" title="!Sync">!Sync</a></li><li><a href="#impl-Send-for-RegisterBlock" title="Send">Send</a></li><li><a href="#impl-Unpin-for-RegisterBlock" title="Unpin">Unpin</a></li><li><a href="#impl-UnwindSafe-for-RegisterBlock" title="UnwindSafe">UnwindSafe</a></li></ul><h3><a href="#blanket-implementations">Blanket Implementations</a></h3><ul class="block blanket-implementation"><li><a href="#impl-Any-for-T" title="Any">Any</a></li><li><a href="#impl-Borrow%3CT%3E-for-T" title="Borrow&#60;T&#62;">Borrow&#60;T&#62;</a></li><li><a href="#impl-BorrowMut%3CT%3E-for-T" title="BorrowMut&#60;T&#62;">BorrowMut&#60;T&#62;</a></li><li><a href="#impl-From%3CT%3E-for-T" title="From&#60;T&#62;">From&#60;T&#62;</a></li><li><a href="#impl-Into%3CU%3E-for-T" title="Into&#60;U&#62;">Into&#60;U&#62;</a></li><li><a href="#impl-TryFrom%3CU%3E-for-T" title="TryFrom&#60;U&#62;">TryFrom&#60;U&#62;</a></li><li><a href="#impl-TryInto%3CU%3E-for-T" title="TryInto&#60;U&#62;">TryInto&#60;U&#62;</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="index.html">In imxrt_<wbr>ral::<wbr>iomuxc</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">imxrt_ral</a>::<wbr><a href="index.html">iomuxc</a></div><h1>Struct <span class="struct">RegisterBlock</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/imxrt_ral/blocks/imxrt1011/iomuxc.rs.html#3-271">Source</a> </span></div><pre class="rust item-decl"><code><div class="code-attribute">#[repr(C)]</div>pub struct RegisterBlock {<details class="toggle type-contents-toggle"><summary class="hideme"><span>Show 133 fields</span></summary>
    pub SW_MUX_CTL_PAD_GPIO_AD_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub USB_OTG_ID_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMA_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMA_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMA_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMA_SELECT_INPUT_3: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMB_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMB_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMB_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMB_SELECT_INPUT_3: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI_DQS_FA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI_DQS_FB_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub KPP_COL_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub KPP_COL_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub KPP_COL_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub KPP_COL_SELECT_INPUT_3: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub KPP_ROW_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub KPP_ROW_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub KPP_ROW_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub KPP_ROW_SELECT_INPUT_3: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C1_HREQ_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C1_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C1_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C2_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C2_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI1_PCS_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI1_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI1_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI1_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI2_PCS_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI2_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI2_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI2_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART1_RXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART1_TXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART2_RXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART2_TXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART3_RXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART3_TXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART4_RXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART4_TXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub NMI_GLUE_NMI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SPDIF_IN1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub SPDIF_TX_CLK2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub USB_OTG_OC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    pub XEV_GLUE_RXEV_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;,
    <span class="comment">/* private fields */</span>
</details>}</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>IOMUXC</p>
</div></details><h2 id="fields" class="fields section-header">Fields<a href="#fields" class="anchor">§</a></h2><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_14" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_14" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_14 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_13" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_12" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_11" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_10" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_09" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_08" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_07" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_06" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_05" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_04" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_03" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_02" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_01" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_00" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_AD_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_14" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_14" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_14 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_13" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_12" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_11" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_10" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_09" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_08" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_07" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_06" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_05" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_04" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_03" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_02" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_01" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_00" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_SD_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_13" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_12" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_11" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_10" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_09" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_08" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_07" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_06" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_05" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_04" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_03" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_02" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_01" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_00" class="anchor field">§</a><code>SW_MUX_CTL_PAD_GPIO_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_00 SW MUX Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_14" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_14" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_14 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_13" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_12" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_11" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_10" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_09" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_08" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_07" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_06" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_05" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_04" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_03" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_02" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_01" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_00" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_AD_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_14" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_14" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_14 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_13" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_12" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_11" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_10" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_09" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_08" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_07" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_06" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_05" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_04" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_03" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_02" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_01" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_00" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_SD_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_13" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_12" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_11" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_10" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_09" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_08" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_07" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_06" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_05" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_04" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_03" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_02" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_01" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_00" class="anchor field">§</a><code>SW_PAD_CTL_PAD_GPIO_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_00 SW PAD Control Register</p>
</div><span id="structfield.USB_OTG_ID_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USB_OTG_ID_SELECT_INPUT" class="anchor field">§</a><code>USB_OTG_ID_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USB_OTG_ID_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMA_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMA_SELECT_INPUT_0" class="anchor field">§</a><code>FLEXPWM1_PWMA_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMA_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMA_SELECT_INPUT_1" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMA_SELECT_INPUT_1" class="anchor field">§</a><code>FLEXPWM1_PWMA_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMA_SELECT_INPUT_1 DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMA_SELECT_INPUT_2" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMA_SELECT_INPUT_2" class="anchor field">§</a><code>FLEXPWM1_PWMA_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMA_SELECT_INPUT_2 DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMA_SELECT_INPUT_3" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMA_SELECT_INPUT_3" class="anchor field">§</a><code>FLEXPWM1_PWMA_SELECT_INPUT_3: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMA_SELECT_INPUT_3 DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMB_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMB_SELECT_INPUT_0" class="anchor field">§</a><code>FLEXPWM1_PWMB_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMB_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMB_SELECT_INPUT_1" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMB_SELECT_INPUT_1" class="anchor field">§</a><code>FLEXPWM1_PWMB_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMB_SELECT_INPUT_1 DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMB_SELECT_INPUT_2" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMB_SELECT_INPUT_2" class="anchor field">§</a><code>FLEXPWM1_PWMB_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMB_SELECT_INPUT_2 DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMB_SELECT_INPUT_3" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMB_SELECT_INPUT_3" class="anchor field">§</a><code>FLEXPWM1_PWMB_SELECT_INPUT_3: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMB_SELECT_INPUT_3 DAISY Register</p>
</div><span id="structfield.FLEXSPI_DQS_FA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI_DQS_FA_SELECT_INPUT" class="anchor field">§</a><code>FLEXSPI_DQS_FA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI_DQS_FA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI_DQS_FB_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI_DQS_FB_SELECT_INPUT" class="anchor field">§</a><code>FLEXSPI_DQS_FB_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI_DQS_FB_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.KPP_COL_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.KPP_COL_SELECT_INPUT_0" class="anchor field">§</a><code>KPP_COL_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>KPP_COL_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.KPP_COL_SELECT_INPUT_1" class="structfield section-header"><a href="#structfield.KPP_COL_SELECT_INPUT_1" class="anchor field">§</a><code>KPP_COL_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>KPP_COL_SELECT_INPUT_1 DAISY Register</p>
</div><span id="structfield.KPP_COL_SELECT_INPUT_2" class="structfield section-header"><a href="#structfield.KPP_COL_SELECT_INPUT_2" class="anchor field">§</a><code>KPP_COL_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>KPP_COL_SELECT_INPUT_2 DAISY Register</p>
</div><span id="structfield.KPP_COL_SELECT_INPUT_3" class="structfield section-header"><a href="#structfield.KPP_COL_SELECT_INPUT_3" class="anchor field">§</a><code>KPP_COL_SELECT_INPUT_3: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>KPP_COL_SELECT_INPUT_3 DAISY Register</p>
</div><span id="structfield.KPP_ROW_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.KPP_ROW_SELECT_INPUT_0" class="anchor field">§</a><code>KPP_ROW_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>KPP_ROW_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.KPP_ROW_SELECT_INPUT_1" class="structfield section-header"><a href="#structfield.KPP_ROW_SELECT_INPUT_1" class="anchor field">§</a><code>KPP_ROW_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>KPP_ROW_SELECT_INPUT_1 DAISY Register</p>
</div><span id="structfield.KPP_ROW_SELECT_INPUT_2" class="structfield section-header"><a href="#structfield.KPP_ROW_SELECT_INPUT_2" class="anchor field">§</a><code>KPP_ROW_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>KPP_ROW_SELECT_INPUT_2 DAISY Register</p>
</div><span id="structfield.KPP_ROW_SELECT_INPUT_3" class="structfield section-header"><a href="#structfield.KPP_ROW_SELECT_INPUT_3" class="anchor field">§</a><code>KPP_ROW_SELECT_INPUT_3: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>KPP_ROW_SELECT_INPUT_3 DAISY Register</p>
</div><span id="structfield.LPI2C1_HREQ_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C1_HREQ_SELECT_INPUT" class="anchor field">§</a><code>LPI2C1_HREQ_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C1_HREQ_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C1_SCL_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C1_SCL_SELECT_INPUT" class="anchor field">§</a><code>LPI2C1_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C1_SCL_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C1_SDA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C1_SDA_SELECT_INPUT" class="anchor field">§</a><code>LPI2C1_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C1_SDA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C2_SCL_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C2_SCL_SELECT_INPUT" class="anchor field">§</a><code>LPI2C2_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C2_SCL_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C2_SDA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C2_SDA_SELECT_INPUT" class="anchor field">§</a><code>LPI2C2_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C2_SDA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI1_PCS_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.LPSPI1_PCS_SELECT_INPUT_0" class="anchor field">§</a><code>LPSPI1_PCS_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI1_PCS_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.LPSPI1_SCK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI1_SCK_SELECT_INPUT" class="anchor field">§</a><code>LPSPI1_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI1_SCK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI1_SDI_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI1_SDI_SELECT_INPUT" class="anchor field">§</a><code>LPSPI1_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI1_SDI_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI1_SDO_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI1_SDO_SELECT_INPUT" class="anchor field">§</a><code>LPSPI1_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI1_SDO_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI2_PCS_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.LPSPI2_PCS_SELECT_INPUT_0" class="anchor field">§</a><code>LPSPI2_PCS_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI2_PCS_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.LPSPI2_SCK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI2_SCK_SELECT_INPUT" class="anchor field">§</a><code>LPSPI2_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI2_SCK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI2_SDI_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI2_SDI_SELECT_INPUT" class="anchor field">§</a><code>LPSPI2_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI2_SDI_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI2_SDO_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI2_SDO_SELECT_INPUT" class="anchor field">§</a><code>LPSPI2_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI2_SDO_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART1_RXD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART1_RXD_SELECT_INPUT" class="anchor field">§</a><code>LPUART1_RXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART1_RXD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART1_TXD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART1_TXD_SELECT_INPUT" class="anchor field">§</a><code>LPUART1_TXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART1_TXD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART2_RXD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART2_RXD_SELECT_INPUT" class="anchor field">§</a><code>LPUART2_RXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART2_RXD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART2_TXD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART2_TXD_SELECT_INPUT" class="anchor field">§</a><code>LPUART2_TXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART2_TXD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART3_RXD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART3_RXD_SELECT_INPUT" class="anchor field">§</a><code>LPUART3_RXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART3_RXD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART3_TXD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART3_TXD_SELECT_INPUT" class="anchor field">§</a><code>LPUART3_TXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART3_TXD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART4_RXD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART4_RXD_SELECT_INPUT" class="anchor field">§</a><code>LPUART4_RXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART4_RXD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART4_TXD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART4_TXD_SELECT_INPUT" class="anchor field">§</a><code>LPUART4_TXD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART4_TXD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.NMI_GLUE_NMI_SELECT_INPUT" class="structfield section-header"><a href="#structfield.NMI_GLUE_NMI_SELECT_INPUT" class="anchor field">§</a><code>NMI_GLUE_NMI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>NMI_GLUE_NMI_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SPDIF_IN1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SPDIF_IN1_SELECT_INPUT" class="anchor field">§</a><code>SPDIF_IN1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SPDIF_IN1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SPDIF_TX_CLK2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SPDIF_TX_CLK2_SELECT_INPUT" class="anchor field">§</a><code>SPDIF_TX_CLK2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SPDIF_TX_CLK2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USB_OTG_OC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USB_OTG_OC_SELECT_INPUT" class="anchor field">§</a><code>USB_OTG_OC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USB_OTG_OC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XEV_GLUE_RXEV_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XEV_GLUE_RXEV_SELECT_INPUT" class="anchor field">§</a><code>XEV_GLUE_RXEV_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XEV_GLUE_RXEV_SELECT_INPUT DAISY Register</p>
</div><h2 id="synthetic-implementations" class="section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor">§</a></h2><div id="synthetic-implementations-list"><section id="impl-Freeze-for-RegisterBlock" class="impl"><a href="#impl-Freeze-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl !<a class="trait" href="https://doc.rust-lang.org/1.89.0/core/marker/trait.Freeze.html" title="trait core::marker::Freeze">Freeze</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-RefUnwindSafe-for-RegisterBlock" class="impl"><a href="#impl-RefUnwindSafe-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl !<a class="trait" href="https://doc.rust-lang.org/1.89.0/core/panic/unwind_safe/trait.RefUnwindSafe.html" title="trait core::panic::unwind_safe::RefUnwindSafe">RefUnwindSafe</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Send-for-RegisterBlock" class="impl"><a href="#impl-Send-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/marker/trait.Send.html" title="trait core::marker::Send">Send</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Sync-for-RegisterBlock" class="impl"><a href="#impl-Sync-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl !<a class="trait" href="https://doc.rust-lang.org/1.89.0/core/marker/trait.Sync.html" title="trait core::marker::Sync">Sync</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Unpin-for-RegisterBlock" class="impl"><a href="#impl-Unpin-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/marker/trait.Unpin.html" title="trait core::marker::Unpin">Unpin</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-UnwindSafe-for-RegisterBlock" class="impl"><a href="#impl-UnwindSafe-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/panic/unwind_safe/trait.UnwindSafe.html" title="trait core::panic::unwind_safe::UnwindSafe">UnwindSafe</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section></div><h2 id="blanket-implementations" class="section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor">§</a></h2><div id="blanket-implementations-list"><details class="toggle implementors-toggle"><summary><section id="impl-Any-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/any.rs.html#138">Source</a><a href="#impl-Any-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/any/trait.Any.html" title="trait core::any::Any">Any</a> for T<div class="where">where
    T: 'static + ?<a class="trait" href="https://doc.rust-lang.org/1.89.0/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.type_id" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/any.rs.html#139">Source</a><a href="#method.type_id" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.89.0/core/any/trait.Any.html#tymethod.type_id" class="fn">type_id</a>(&amp;self) -&gt; <a class="struct" href="https://doc.rust-lang.org/1.89.0/core/any/struct.TypeId.html" title="struct core::any::TypeId">TypeId</a></h4></section></summary><div class='docblock'>Gets the <code>TypeId</code> of <code>self</code>. <a href="https://doc.rust-lang.org/1.89.0/core/any/trait.Any.html#tymethod.type_id">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Borrow%3CT%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/borrow.rs.html#209">Source</a><a href="#impl-Borrow%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/borrow/trait.Borrow.html" title="trait core::borrow::Borrow">Borrow</a>&lt;T&gt; for T<div class="where">where
    T: ?<a class="trait" href="https://doc.rust-lang.org/1.89.0/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/borrow.rs.html#211">Source</a><a href="#method.borrow" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.89.0/core/borrow/trait.Borrow.html#tymethod.borrow" class="fn">borrow</a>(&amp;self) -&gt; <a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.reference.html">&amp;T</a></h4></section></summary><div class='docblock'>Immutably borrows from an owned value. <a href="https://doc.rust-lang.org/1.89.0/core/borrow/trait.Borrow.html#tymethod.borrow">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-BorrowMut%3CT%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/borrow.rs.html#217">Source</a><a href="#impl-BorrowMut%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/borrow/trait.BorrowMut.html" title="trait core::borrow::BorrowMut">BorrowMut</a>&lt;T&gt; for T<div class="where">where
    T: ?<a class="trait" href="https://doc.rust-lang.org/1.89.0/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow_mut" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/borrow.rs.html#218">Source</a><a href="#method.borrow_mut" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.89.0/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut" class="fn">borrow_mut</a>(&amp;mut self) -&gt; <a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.reference.html">&amp;mut T</a></h4></section></summary><div class='docblock'>Mutably borrows from an owned value. <a href="https://doc.rust-lang.org/1.89.0/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-From%3CT%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#774">Source</a><a href="#impl-From%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for T</h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.from" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#777">Source</a><a href="#method.from" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.89.0/core/convert/trait.From.html#tymethod.from" class="fn">from</a>(t: T) -&gt; T</h4></section></summary><div class="docblock"><p>Returns the argument unchanged.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Into%3CU%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#757-759">Source</a><a href="#impl-Into%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;U&gt; for T<div class="where">where
    U: <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.into" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#767">Source</a><a href="#method.into" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.89.0/core/convert/trait.Into.html#tymethod.into" class="fn">into</a>(self) -&gt; U</h4></section></summary><div class="docblock"><p>Calls <code>U::from(self)</code>.</p>
<p>That is, this conversion is whatever the implementation of
<code><a href="https://doc.rust-lang.org/1.89.0/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for U</code> chooses to do.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryFrom%3CU%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#813-815">Source</a><a href="#impl-TryFrom%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt; for T<div class="where">where
    U: <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error-1" class="associatedtype trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#817">Source</a><a href="#associatedtype.Error-1" class="anchor">§</a><h4 class="code-header">type <a href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html#associatedtype.Error" class="associatedtype">Error</a> = <a class="enum" href="https://doc.rust-lang.org/1.89.0/core/convert/enum.Infallible.html" title="enum core::convert::Infallible">Infallible</a></h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_from" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#820">Source</a><a href="#method.try_from" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html#tymethod.try_from" class="fn">try_from</a>(value: U) -&gt; <a class="enum" href="https://doc.rust-lang.org/1.89.0/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;T, &lt;T as <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryInto%3CU%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#798-800">Source</a><a href="#impl-TryInto%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryInto.html" title="trait core::convert::TryInto">TryInto</a>&lt;U&gt; for T<div class="where">where
    U: <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error" class="associatedtype trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#802">Source</a><a href="#associatedtype.Error" class="anchor">§</a><h4 class="code-header">type <a href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryInto.html#associatedtype.Error" class="associatedtype">Error</a> = &lt;U as <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a></h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_into" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.89.0/src/core/convert/mod.rs.html#805">Source</a><a href="#method.try_into" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryInto.html#tymethod.try_into" class="fn">try_into</a>(self) -&gt; <a class="enum" href="https://doc.rust-lang.org/1.89.0/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;U, &lt;U as <a class="trait" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/1.89.0/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details></div></section></div></main></body></html>