$date
	Fri Oct  3 11:25:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 " e1 $end
$var wire 1 # e2 $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20000
1"
#40000
1!
1#
#60000
0!
0#
#120000
