// Seed: 2260101376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
  initial $display;
  assign module_1.type_29 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    id_19,
    output uwire id_2,
    id_20 = 1,
    input tri0 id_3,
    input uwire id_4,
    input tri void id_5,
    input wor id_6,
    input uwire id_7#(
        .id_21({id_12 || -1{-1}}),
        .id_22(-1),
        .id_23(1)
    ),
    output wire id_8,
    input tri id_9,
    input wand id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wire id_13,
    input supply1 id_14,
    input wor id_15,
    output wor id_16,
    output supply1 id_17
);
  id_24(
      .id_0(-1),
      .id_1(-1),
      .id_2(id_1),
      .id_3(1),
      .id_4(id_1),
      .id_5(id_2),
      .id_6(id_14),
      .id_7(-1),
      .id_8(-1),
      .id_9(1 != 1),
      .id_10(!-1)
  );
  always id_22 = -1 === -1;
  assign id_2 = -1;
  always #1 if (-1) id_21 <= 1;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20,
      id_20,
      id_22,
      id_20
  );
endmodule
