module display(
    input clk,         // Higher frequency clock input
    input vga_clk,     // VGA clock input
    input key0, key1, key2, key3,
    input [479:0] track0, track1, track2, track3,
    input rst,
    output hs, vs,     // horizontal and vertical sync
    output [3:0] r,
    output [3:0] g,
    output [3:0] b
);


    wire clrn;
    wire [11:0] d_in;
    wire [8:0] x;
    wire [9:0] y;
    wire rdn;

    // Define color inputs
    reg [11:0] color;

    parameter [11:0] white = 12'b1111_1111_1111;
//    parameter [11:0] black = 12'b0000_0000_0000;
    parameter [11:0] black = 12'b1111_0000_0000;
    parameter [11:0] blue = 12'b1111_0000_0000;
    parameter [11:0] red = 12'b1010_1100_1101;
    parameter [11:0] grey = 12'b0111_0111_0111;
    parameter [11:0] deep_grey = 12'b0100_0100_0100;


    // Define red color input
    assign d_in = rdn?12'h000:color; // 12-bit color input 
//    assign d_in = (y>=240)?white:red;
    reg [3:0] type; // 0:è¾¹æ¡† 1:åº•éƒ¨æŒ‰é”®0 2:åº•éƒ¨æŒ‰é”®1 3:åº•éƒ¨æŒ‰é”®2 4:åº•éƒ¨æŒ‰é”®3 5:note0 6:note1 7:note2 8:note3
    //9:track0 10:track1 11:track2 12:track3 13:nothing

    // display
    always @(negedge rst) begin
        if(!rst) begin
            color <= black;
            type <= 4'd13;
        end
    end


    always @(posedge clk) begin
        //éŸ³æ¸¸åŒºåŸŸ 
        if(x>=50 && x<=475) begin
            //è¾¹æ¡†
            if(x>=50 && x<=475 && y>=440 && y<=445) begin //ï¿???
                type <= 4'd0;
            //ç«–ç›´è¾¹æ¡†
            end else if(x>=50 && x<=55) begin
                type <= 4'd0;
            end else if(x>=155 && x<=160) begin
                type <= 4'd0;
            end else if(x>=260 && x<=265) begin
                type <= 4'd0;
            end else if(x>=365&&x<=370) begin
                type <= 4'd0;
            end else if(x>=470 && x<=475) begin
                type <= 4'd0;
            end
            //åº•éƒ¨æŒ‰é”®
            else if(y>=445) begin
                if(x>55 && x<155) begin
                    type <= 4'd1;
                end else if(x>160 && x<260) begin
                    type <= 4'd2;
                end else if(x>265 && x<365) begin
                    type <= 4'd3;
                end else if(x>370 && x<470) begin
                    type <= 4'd4;
                end
            end
            //note
            else if(track0[y] && x>55 && x<155) begin
                type <= 4'd5;
            end else if(track1[y] && x>160 && x<260) begin
                type <= 4'd6;
            end else if(track2[y] && x>265 && x<365) begin
                type <= 4'd7;
            end else if(track3[y] && x>370 && x<470) begin
                type <= 4'd8;
            end
            //track
            else begin
                if(x>55 && x<155) begin
                    type <= 4'd9;
                end else if(x>160 && x<260) begin
                    type <= 4'd10;
                end else if(x>265 && x<365) begin
                    type <= 4'd11;
                end else if(x>370 && x<470) begin
                    type <= 4'd12;
                end
            end
        end
        else begin
            type <= 4'd13;
        end
        
    end

    always @(posedge clk) begin
        case(type) 
            //è¾¹æ¡†
            4'd0: begin
                color <= red;
            end
            //åº•éƒ¨æŒ‰é”®
            4'd1: begin
                if(key0) begin
                    color <= grey;
                end else begin
                    color <= deep_grey;
                end
            end
            4'd2: begin
                if(key1) begin
                    color <= grey;
                end else begin
                    color <= deep_grey;
                end
            end
            4'd3: begin
                if(key2) begin
                    color <= grey;
                end else begin
                    color <= deep_grey;
                end
            end
            4'd4: begin
                if(key3) begin
                    color <= grey;
                end else begin
                    color <= deep_grey;
                end
            end
            //note
            4'd5: begin
                color <= blue;
            end
            4'd6: begin
                color <= blue;
            end
            4'd7: begin
                color <= blue;
            end
            4'd8: begin
                color <= blue;
            end

            //track
            4'd9: begin
                if(key0) begin
                    color <= grey;
                end else begin
                    color <= black;
                end
            end
            4'd10: begin
                if(key1) begin
                    color <= grey;
                end else begin
                    color <= black;
                end
            end
            4'd11: begin
                if(key2) begin
                    color <= grey;
                end else begin
                    color <= black;
                end
            end
            4'd12: begin
                if(key3) begin
                    color <= grey;
                end else begin
                    color <= black;
                end
            end
            4'd13: begin
                color <= black;
            end
        endcase 
    end

    // Instantiating vgac module
    vgac vga_sync (
        .vga_clk(vga_clk),
        .clrn(rst),
        .d_in(d_in),
        .row_addr(y),
        .col_addr(x),
        .rdn(rdn),
        .r(r),
        .g(g),
        .b(b),
        .hs(hs),
        .vs(vs)
    );

endmodule
