#pragma once

/*
 *  This file is part of the Avida Digital Evolution Research Platform, v5.0
 *  Copyright (C) 2026 Michigan State University & Dr. Charles Ofria
 *  Released under the MIT Public Licence.  See LICENSE.md for details.
 *
 *  Provide an IO instruction and track logic tasks performed.
 */

#include <cstddef>   // for size_t
#include <iostream>

#include "../core/Avida.hpp"

template <typename AVIDA_T>
class EnvironmentLogic : public ModuleBase<AVIDA_T> {
private:
  using ModuleBase<AVIDA_T>::avida;

  template <concepts::Organism ORG_T>
  void SetInputs(ORG_T & org, emp::Random & random) {
    org.GetPhenotype().inputs[0] = (random.GetUInt32() & random_mask) | fixed0;
    org.GetPhenotype().inputs[1] = (random.GetUInt32() & random_mask) | fixed1;
    org.Hardware().SetInput(org.GetPhenotype().inputs);
  }

  enum LogicOp {
    // Inputs:       00  01  10  11    Min NANDs
    FALSE = 0,   //   0   0   0   0    0
    AND,         //   0   0   0   1    2
    A_AND_NOT_B, //   0   0   1   0    3
    ECHO_A,      //   0   0   1   1    0
    B_AND_NOT_A, //   0   1   0   0    3
    ECHO_B,      //   0   1   0   1    0
    XOR,         //   0   1   1   0    4
    OR,          //   0   1   1   1    3
    NOR,         //   1   0   0   0    4
    EQU,         //   1   0   0   1    5
    NOT_B,       //   1   0   1   0    1
    A_OR_NOT_B,  //   1   0   1   1    2
    NOT_A,       //   1   1   0   0    1
    B_OR_NOT_A,  //   1   1   0   1    2
    NAND,        //   1   1   1   0    1
    TRUE,        //   1   1   1   1    0
    NUM_OPS
  };

  emp::array<size_t, LogicOp::NUM_OPS> task_id;       // Unique Avida ID for each task performed
  emp::array<size_t, LogicOp::NUM_OPS> update_counts; // Number of times task performed this update
  emp::array<uint32_t, 2> analysis_inputs{};          // Inputs of the organism currently being analyzed

  static constexpr const char * ToName(LogicOp op) {
    switch (op) {
    case FALSE:       return "FALSE";
    case AND:         return "AND";
    case A_AND_NOT_B: return "A_AND_NOT_B";
    case ECHO_A:      return "ECHO_A";
    case B_AND_NOT_A: return "B_AND_NOT_A";
    case ECHO_B:      return "ECHO_B";
    case XOR:         return "XOR";
    case OR:          return "OR";
    case NOR:         return "NOR";
    case EQU:         return "EQU";
    case NOT_B:       return "NOT_B";
    case A_OR_NOT_B:  return "A_OR_NOT_B";
    case NOT_A:       return "NOT_A";
    case B_OR_NOT_A:  return "B_OR_NOT_A";
    case NAND:        return "NAND";
    case TRUE:        return "TRUE";
    default:          return "Error";
    }
  }

  static constexpr LogicOp ToOp(const emp::String & name) {
    if (name == "FALSE")       return LogicOp::FALSE;
    if (name == "TRUE")        return LogicOp::TRUE;
    if (name == "ECHO_A")      return LogicOp::ECHO_A;
    if (name == "ECHO_B")      return LogicOp::ECHO_B;
    if (name == "NOT_A")       return LogicOp::NOT_A;
    if (name == "NOT_B")       return LogicOp::NOT_B;
    if (name == "NAND")        return LogicOp::NAND;
    if (name == "AND")         return LogicOp::AND;
    if (name == "A_OR_NOT_B")  return LogicOp::A_OR_NOT_B;
    if (name == "B_OR_NOT_A")  return LogicOp::B_OR_NOT_A;
    if (name == "OR")          return LogicOp::OR;
    if (name == "A_AND_NOT_B") return LogicOp::A_AND_NOT_B;
    if (name == "B_AND_NOT_A") return LogicOp::B_AND_NOT_A;
    if (name == "NOR")         return LogicOp::NOR;
    if (name == "XOR")         return LogicOp::XOR;
    if (name == "EQU")         return LogicOp::EQU;
    return LogicOp::NUM_OPS;
  }

  static constexpr uint32_t fixed_count = 4;
  static constexpr uint32_t fixed_offset = 16;
  static constexpr uint32_t fixed_mask  = emp::BitMask<uint32_t>(fixed_count, fixed_offset);
  static constexpr uint32_t random_mask = ~fixed_mask;
  static constexpr uint32_t fixed0 = static_cast<uint32_t>(0b0011) << fixed_offset;
  static constexpr uint32_t fixed1 = static_cast<uint32_t>(0b0101) << fixed_offset;

public:
  EnvironmentLogic(AVIDA_T & avida)
    : ModuleBase<AVIDA_T>(avida, "EnvironmentLogic", "Environment",
        "Reward performance of logic operations.") {}
  ~EnvironmentLogic() {}

  void Serialize(emp::SerialPod & /* pod */) {
    // Nothing extra to serialize; everything should be in the SettingsManager
  }

  constexpr static uint32_t PerformOp(LogicOp op, uint32_t valA, uint32_t valB) {
    switch (op) {
    case LogicOp::FALSE:       return 0;
    case LogicOp::AND:         return valA & valB;
    case LogicOp::A_AND_NOT_B: return valA & ~valB;
    case LogicOp::ECHO_A:      return valA;
    case LogicOp::B_AND_NOT_A: return valB & ~valA;
    case LogicOp::ECHO_B:      return valB;
    case LogicOp::XOR:         return valA ^ valB;
    case LogicOp::OR:          return valA | valB;
    case LogicOp::NOR:         return ~(valA | valB);
    case LogicOp::EQU:         return ~(valA ^ valB);
    case LogicOp::NOT_B:       return ~valB;
    case LogicOp::A_OR_NOT_B:  return valA | ~valB;
    case LogicOp::NOT_A:       return ~valA;
    case LogicOp::B_OR_NOT_A:  return valB | ~valA;
    case LogicOp::NAND:        return ~(valA & valB);
    case LogicOp::TRUE:        return static_cast<uint32_t>(-1);
    default: emp::notify::Error("Unknown LogicOp: ", op);
    }
    return 0;
  }

  // Identify which logic task (if any) the given output value completes for these inputs.
  // The fixed bits of the output select a single candidate op; a task is done only when the full
  // output equals that op applied to the inputs.  Returns LogicOp::NUM_OPS when nothing matches.
  static constexpr LogicOp DetectTask(uint32_t output, const emp::array<uint32_t, 2> & inputs) {
    LogicOp test_op = static_cast<LogicOp>((output & fixed_mask) >> fixed_offset);
    if (output == PerformOp(test_op, inputs[0], inputs[1])) return test_op;
    return LogicOp::NUM_OPS;
  }

  // === Phenotypic Traits ===

  struct Phenotype {
    emp::array<uint32_t, 2> inputs;            // Input values to perform logic on
    emp::array<size_t, NUM_OPS> logic_counts;  // Counts of logic operation performance
  };

  void RegisterTraits() {
    AVIDA_REGISTER_TRAIT(inputs, "Input values provided to this organism.");
    AVIDA_REGISTER_TRAIT(logic_counts, "Number of times each logic task was performed.");

    // Register all of the tasks.
    for (size_t i = 0; i < LogicOp::NUM_OPS; ++i) {
      task_id[i] = avida.RegisterTask(ToName(static_cast<LogicOp>(i)));
    }
  }

  // === Signal Listeners ===

  void OnUpdateStart([[maybe_unused]] size_t update) {
    update_counts.fill(0); // Reset all logic operation counts for the new update.
  }

  // Before an organism is placed in the environment, make sure it has its inputs ready.
  template <concepts::Organism ORG_T>
  void BeforePlacement(ORG_T & org) {
    SetInputs(org, avida.GetRandom());
  }

  // Give isolated test organisms normal environment inputs without consuming the live RNG stream.
  template <concepts::Organism ORG_T>
  void OnAnalysisOrganism(ORG_T & org, emp::Random & analysis_random) {
    SetInputs(org, analysis_random);
    // Cache inputs for OnAnalyzeOutput, which sees only isolated analysis hardware with no live
    // Biota slot and thus no phenotype to read.
    // ASSUMPTION: only one organism is traced/analyzed at a time, so a single cache is sufficient.
    analysis_inputs = org.GetPhenotype().inputs;
  }

  template <concepts::Organism ORG_T>
  void OnOutputValue(ORG_T & org, uint32_t output) {
    LogicOp op = DetectTask(output, org.GetPhenotype().inputs);
    if (op != LogicOp::NUM_OPS) {
      ++org.GetPhenotype().logic_counts[op];  // Increment org phenotype count.
      ++update_counts[op];                    // Increment global task count this update.
      avida.SignalTask(org, task_id[op]);     // Allow other modules to know about task.
    }
  }

  // Analysis counterpart to OnOutputValue: surface completed tasks in the trace without rewarding
  // the organism or touching global stats.  Runs on isolated analysis hardware, so it annotates the
  // hardware (which Trace() flushes) rather than mutating any organism or module state.
  template <typename HARDWARE_T>
  void OnAnalyzeOutput(HARDWARE_T & hardware, uint32_t output) {
    LogicOp op = DetectTask(output, analysis_inputs);
    if (op != LogicOp::NUM_OPS) hardware.AddNote("Task performed: ", ToName(op));
  }

  void OnConfigWrite(std::ostream & os) {
    std::print(os,
      "Reaction ECHO_A      metabolic_mult mult 2.0 1\n"
      "Reaction ECHO_B      metabolic_mult mult 2.0 1\n"
      "Reaction NOT_A       metabolic_mult mult 2.0 1\n"
      "Reaction NOT_B       metabolic_mult mult 2.0 1\n"
      "Reaction NAND        metabolic_mult mult 2.0 1\n"
      "Reaction AND         metabolic_mult mult 2.0 1\n"
      "Reaction A_OR_NOT_B  metabolic_mult mult 2.0 1\n"
      "Reaction B_OR_NOT_A  metabolic_mult mult 2.0 1\n"
      "Reaction OR          metabolic_mult mult 2.0 1\n"
      "Reaction A_AND_NOT_B metabolic_mult mult 2.0 1\n"
      "Reaction B_AND_NOT_A metabolic_mult mult 2.0 1\n"
      "Reaction NOR         metabolic_mult mult 2.0 1\n"
      "Reaction XOR         metabolic_mult mult 2.0 1\n"
      "Reaction EQU         metabolic_mult mult 2.0 1\n");
  }
};
