Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: SOC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SOC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SOC"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : SOC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\sra32.v" into library work
Parsing module <sra32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\sltu32.v" into library work
Parsing module <sltu32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\sll32.v" into library work
Parsing module <sll32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\or_bit_32.v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\mux16to1_32.v" into library work
Parsing module <mux16to1_32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\lui32.v" into library work
Parsing module <lui32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\Ext1to32.v" into library work
Parsing module <Ext1to32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\ADC32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\WB_REG.v" into library work
Parsing module <WB_REG>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\mux4to1_32.v" into library work
Parsing module <mux4to1_32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\mux2to1_5.v" into library work
Parsing module <mux2to1_5>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\mux2to1_32.v" into library work
Parsing module <mux2to1_32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\MEM_REG.v" into library work
Parsing module <MEM_REG>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\IR_REG.v" into library work
Parsing module <IR_REG>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\IMM_32.v" into library work
Parsing module <IMM_32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\Ext_32.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\EXE_REG.v" into library work
Parsing module <EXE_REG>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\EQU.v" into library work
Parsing module <EQU>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\Adder.v" into library work
Parsing module <Adder>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" into library work
Parsing module <DataPath>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\Ctrl.v" into library work
Parsing module <Ctrl>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\seven_seg_dev.v" into library work
Parsing module <seven_seg_dev>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\MIO_BUS.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\ipcore_dir\Inst_MEM.v" into library work
Parsing module <Inst_MEM>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\ipcore_dir\Data_MEM.v" into library work
Parsing module <Data_MEM>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\Anti_Jitter.v" into library work
Parsing module <Anti_Jitter>.
Analyzing Verilog file "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" into library work
Parsing module <SOC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SOC>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 56: Module instantiation should have an instance name

Elaborating module <clk_div>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:413 - "D:\CodingNet\Arch\Arch_Lab2\clk_div.v" Line 51: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 63: Assignment to clk25 ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 67: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "D:\CodingNet\Arch\Arch_Lab2\CPU.v" Line 54: Port ALUOP is not connected to this instance

Elaborating module <CPU>.

Elaborating module <Ctrl>.
WARNING:HDLCompiler:1016 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" Line 173: Port SEXT is not connected to this instance

Elaborating module <DataPath>.

Elaborating module <REG32>.

Elaborating module <Adder>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" Line 94: Module instantiation should have an instance name

Elaborating module <mux2to1_32>.

Elaborating module <IR_REG>.

Elaborating module <IMM_32>.

Elaborating module <Regs>.

Elaborating module <mux4to1_32>.

Elaborating module <EQU>.

Elaborating module <Ext_32>.

Elaborating module <mux2to1_5>.

Elaborating module <EXE_REG>.

Elaborating module <ALU>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 38: Module instantiation should have an instance name

Elaborating module <and32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 44: Module instantiation should have an instance name

Elaborating module <or32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 50: Module instantiation should have an instance name

Elaborating module <ADC32>.

Elaborating module <xor32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 63: Module instantiation should have an instance name

Elaborating module <nor32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 69: Module instantiation should have an instance name

Elaborating module <srl32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 76: Module instantiation should have an instance name

Elaborating module <Ext1to32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 87: Module instantiation should have an instance name

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 92: Module instantiation should have an instance name

Elaborating module <sll32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 99: Module instantiation should have an instance name

Elaborating module <sra32>.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 106: Module instantiation should have an instance name

Elaborating module <sltu32>.
WARNING:HDLCompiler:413 - "D:\CodingNet\Arch\Arch_Lab2\sltu32.v" Line 27: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\ALU.v" Line 112: Module instantiation should have an instance name

Elaborating module <lui32>.

Elaborating module <mux16to1_32>.
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" Line 255: Assignment to zero ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" Line 257: Assignment to overflow ignored, since the identifier is never used

Elaborating module <MEM_REG>.
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" Line 275: Assignment to MWMEM ignored, since the identifier is never used

Elaborating module <WB_REG>.
WARNING:HDLCompiler:552 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" Line 173: Input port SEXT is not connected on this instance
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 80: Assignment to CPU_MIO ignored, since the identifier is never used

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\MIO_BUS.v" Line 45: Assignment to data_ram_rd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 103: Assignment to GPIOf0000000_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 105: Assignment to counter_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 108: Assignment to ram_data_in ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 114: Module instantiation should have an instance name

Elaborating module <Anti_Jitter>.
WARNING:HDLCompiler:1127 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 119: Assignment to button_pulse ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 125: Module instantiation should have an instance name

Elaborating module <seven_seg_dev>.
WARNING:HDLCompiler:189 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 137: Size mismatch in connection of port <Test_data4>. Formal port size is 32-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 147: Module instantiation should have an instance name

Elaborating module <Inst_MEM>.
WARNING:HDLCompiler:1499 - "D:\CodingNet\Arch\Arch_Lab2\ipcore_dir\Inst_MEM.v" Line 39: Empty module <Inst_MEM> remains a black box.
WARNING:HDLCompiler:604 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 154: Module instantiation should have an instance name

Elaborating module <Data_MEM>.
WARNING:HDLCompiler:1499 - "D:\CodingNet\Arch\Arch_Lab2\ipcore_dir\Data_MEM.v" Line 39: Empty module <Data_MEM> remains a black box.
WARNING:HDLCompiler:189 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 157: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:634 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 42: Net <MIO_ready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 48: Net <counter_out[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" Line 51: Net <INT> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SOC>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v".
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" line 56: Output port <clk25> of the instance <_i000001> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" line 67: Output port <CPU_MIO> of the instance <_i000002> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" line 91: Output port <ram_data_in> of the instance <MIO_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" line 91: Output port <GPIOf0000000_we> of the instance <MIO_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" line 91: Output port <counter_we> of the instance <MIO_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\SOCPIPELINE.v" line 114: Output port <button_pulse> of the instance <_i000003> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <counter_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MIO_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <INT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <SOC> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\clk_div.v".
    Found 2-bit register for signal <cnt>.
    Found 32-bit register for signal <clkdiv>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 44.
    Found 2-bit adder for signal <cnt[1]_GND_2_o_add_2_OUT> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\CPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\CPU.v" line 54: Output port <ALUOP> of the instance <ctrl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mem_w> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CPU_MIO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <Ctrl>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\Ctrl.v".
        STATE_EXE = 3'b000
        STATE_STALL = 3'b001
        STATE_LW_STALL = 3'b010
        AND = 4'b0000
        OR = 4'b0001
        ADD = 4'b0010
        XOR = 4'b0011
        NOR = 4'b0100
        SRL = 4'b0101
        SUB = 4'b0110
        SLT = 4'b0111
        SLL = 4'b1000
        SRA = 4'b1001
        LUI = 4'b1010
        SLLV = 4'b1011
        SRLV = 4'b1100
        SRAV = 4'b1101
        SLTU = 4'b1110
        VEX_R = 10'b1000010000
        VEX_J = 10'b0000000011
        VEX_JAL = 10'b1000001011
        VEX_JR = 10'b0000000101
        VEX_IMM = 10'b1001000000
        VEX_LW = 10'b1101000000
        VEX_SW = 10'b0011000000
        VEX_LUI = 10'b1001000000
    Found 15-bit register for signal <REG_HEAP>.
    Found 3-bit register for signal <state>.
    Found 2-bit register for signal <FWDA>.
    Found 2-bit register for signal <FWDB>.
    Found 18-bit register for signal <OP_HEAP>.
    Found 1-bit register for signal <WPCIR>.
    Found 1-bit register for signal <WMEMW>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 25                                             |
    | Inputs             | 14                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32x4-bit Read Only RAM for signal <_n0367>
WARNING:Xst:737 - Found 1-bit latch for signal <BRANCH>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <JUMP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <JR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <JAL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REGRT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SHIFT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUIMM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WMEM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M2REG>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WREG>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUC<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUC<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUC<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUC<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SEXT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator equal for signal <REG_HEAP[4]_rs[4]_equal_35_o> created at line 186
    Found 5-bit comparator equal for signal <REG_HEAP[9]_rs[4]_equal_41_o> created at line 195
    Found 5-bit comparator equal for signal <REG_HEAP[4]_rt[4]_equal_49_o> created at line 201
    Found 5-bit comparator equal for signal <REG_HEAP[9]_rt[4]_equal_55_o> created at line 210
    Summary:
	inferred   1 RAM(s).
	inferred  39 D-type flip-flop(s).
	inferred  15 Latch(s).
	inferred   4 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Ctrl> synthesized.

Synthesizing Unit <DataPath>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\DataPath.v".
WARNING:Xst:2898 - Port 'SEXT', unconnected in block instance 'ext_32', is tied to GND.
WARNING:Xst:647 - Input <MIO_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SEXT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <JR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" line 250: Output port <zero> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" line 250: Output port <overflow> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\CodingNet\Arch\Arch_Lab2\DataPath.v" line 262: Output port <MWMEM> of the instance <mem_reg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DataPath> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\Adder.v".
    Found 32-bit adder for signal <O> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <mux2to1_32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\mux2to1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1_32> synthesized.

Synthesizing Unit <IR_REG>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\IR_REG.v".
    Found 32-bit register for signal <ID_PC>.
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <IR_REG> synthesized.

Synthesizing Unit <IMM_32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\IMM_32.v".
    Summary:
	no macro.
Unit <IMM_32> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\Regs.v".
    Found 992-bit register for signal <n0052[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 35.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 36.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <mux4to1_32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\mux4to1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <O> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4to1_32> synthesized.

Synthesizing Unit <EQU>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\EQU.v".
    Found 32-bit comparator equal for signal <equ> created at line 28
    Summary:
	inferred   1 Comparator(s).
Unit <EQU> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\Ext_32.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <mux2to1_5>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\mux2to1_5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1_5> synthesized.

Synthesizing Unit <EXE_REG>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\EXE_REG.v".
    Found 4-bit register for signal <EALUC>.
    Found 32-bit register for signal <EXE_SrcA>.
    Found 32-bit register for signal <EXE_SrcB>.
    Found 32-bit register for signal <SA>.
    Found 5-bit register for signal <EXE_REG_ADDR>.
    Found 1-bit register for signal <EM2REG>.
    Found 1-bit register for signal <EWMEM>.
    Found 1-bit register for signal <EALUIMM>.
    Found 1-bit register for signal <ESHIFT>.
    Found 1-bit register for signal <EWREG>.
    Summary:
	inferred 110 D-type flip-flop(s).
Unit <EXE_REG> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\ALU.v".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <and32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\ADC32.v".
    Found 33-bit subtractor for signal <_n0023> created at line 25.
    Found 33-bit adder for signal <_n0024> created at line 25.
    Found 33-bit adder for signal <_n0025> created at line 25.
    Found 33-bit adder for signal <S> created at line 25.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\srl32.v".
    Found 32-bit shifter logical right for signal <o> created at line 24
    Found 32-bit shifter logical right for signal <o1> created at line 25
    Summary:
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <srl32> synthesized.

Synthesizing Unit <Ext1to32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\Ext1to32.v".
    Summary:
	no macro.
Unit <Ext1to32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\or_bit_32.v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <sll32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\sll32.v".
    Found 32-bit shifter logical left for signal <o> created at line 24
    Found 32-bit shifter logical left for signal <o1> created at line 25
    Summary:
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <sll32> synthesized.

Synthesizing Unit <sra32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\sra32.v".
    Found 32-bit shifter logical right for signal <o> created at line 24
    Found 32-bit shifter logical right for signal <o1> created at line 25
    Summary:
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <sra32> synthesized.

Synthesizing Unit <sltu32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\sltu32.v".
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_1_o> created at line 27
    Summary:
	inferred   1 Comparator(s).
Unit <sltu32> synthesized.

Synthesizing Unit <lui32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\lui32.v".
WARNING:Xst:647 - Input <imm<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <lui32> synthesized.

Synthesizing Unit <mux16to1_32>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\mux16to1_32.v".
    Found 32-bit 16-to-1 multiplexer for signal <o> created at line 44.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux16to1_32> synthesized.

Synthesizing Unit <MEM_REG>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\MEM_REG.v".
    Found 32-bit register for signal <DATA_MEM_A>.
    Found 32-bit register for signal <DATA_MEM_WD>.
    Found 5-bit register for signal <MEM_REG_ADDR>.
    Found 1-bit register for signal <MM2REG>.
    Found 1-bit register for signal <MWMEM>.
    Found 1-bit register for signal <MWREG>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <MEM_REG> synthesized.

Synthesizing Unit <WB_REG>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\WB_REG.v".
    Found 32-bit register for signal <WB_DATA>.
    Found 32-bit register for signal <WB_MEM_A>.
    Found 5-bit register for signal <WB_REG_ADDR>.
    Found 1-bit register for signal <WM2REG>.
    Found 1-bit register for signal <WWREG>.
    Summary:
	inferred  71 D-type flip-flop(s).
Unit <WB_REG> synthesized.

Synthesizing Unit <MIO_BUS>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\MIO_BUS.v".
WARNING:Xst:647 - Input <addr_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<27:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   9 Multiplexer(s).
Unit <MIO_BUS> synthesized.

Synthesizing Unit <Anti_Jitter>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\Anti_Jitter.v".
    Found 8-bit register for signal <sw_temp>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <pulse>.
    Found 5-bit register for signal <button_out>.
    Found 5-bit register for signal <button_pulse>.
    Found 8-bit register for signal <SW_OK>.
    Found 1-bit register for signal <rst>.
    Found 5-bit register for signal <btn_temp>.
    Found 32-bit adder for signal <counter[31]_GND_53_o_add_4_OUT> created at line 44.
    Found 5-bit comparator not equal for signal <n0000> created at line 39
    Found 8-bit comparator not equal for signal <n0002> created at line 39
    Found 32-bit comparator greater for signal <counter[31]_GND_53_o_LessThan_4_o> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Anti_Jitter> synthesized.

Synthesizing Unit <seven_seg_dev>.
    Related source file is "D:\CodingNet\Arch\Arch_Lab2\seven_seg_dev.v".
        default_num = 32'b10101010010101010101010110101010
WARNING:Xst:647 - Input <GPIOe0000000_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <AN>.
    Found 8-bit register for signal <SEGMENT>.
    Found 4x4-bit Read Only RAM for signal <scanning[1]_GND_54_o_wide_mux_1_OUT>
    Found 32-bit 8-to-1 multiplexer for signal <sel[2]_Test_data7[31]_wide_mux_0_OUT> created at line 53.
    Found 8-bit 4-to-1 multiplexer for signal <scanning[1]_sel[2]_wide_mux_3_OUT> created at line 76.
    Found 1-bit 8-to-1 multiplexer for signal <SW[1]_sel[2]_wide_mux_4_OUT<3>> created at line 95.
    Found 1-bit 8-to-1 multiplexer for signal <SW[1]_sel[2]_wide_mux_4_OUT<2>> created at line 95.
    Found 1-bit 8-to-1 multiplexer for signal <SW[1]_sel[2]_wide_mux_4_OUT<1>> created at line 95.
    Found 1-bit 8-to-1 multiplexer for signal <SW[1]_sel[2]_wide_mux_4_OUT<0>> created at line 95.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <seven_seg_dev> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x4-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 1
 32-bit adder                                          : 4
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
# Registers                                            : 44
 1-bit register                                        : 15
 15-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 3
 32-bit register                                       : 12
 4-bit register                                        : 2
 5-bit register                                        : 6
 8-bit register                                        : 3
 992-bit register                                      : 1
# Latches                                              : 15
 1-bit latch                                           : 15
# Comparators                                          : 9
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator equal                                : 4
 5-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 96
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 11
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 6
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 4
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Inst_MEM.ngc>.
Reading core <ipcore_dir/Data_MEM.ngc>.
Loading core <Inst_MEM> for timing and area information for instance <_i000005>.
Loading core <Data_MEM> for timing and area information for instance <_i000006>.
WARNING:Xst:1290 - Hierarchical block <_i000007> is unconnected in block <alu>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <SHIFT> has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ESHIFT> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_31> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_30> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_29> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_28> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_27> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_26> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_25> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_24> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_23> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_22> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_21> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_20> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_19> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_18> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_17> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SA_16> (without init value) has a constant value of 0 in block <exe_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <button_out_4> of sequential type is unconnected in block <_i000003>.
WARNING:Xst:2677 - Node <REG_HEAP_10> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <REG_HEAP_11> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <REG_HEAP_12> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <REG_HEAP_13> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <REG_HEAP_14> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_12> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_13> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_14> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_15> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_16> of sequential type is unconnected in block <ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_17> of sequential type is unconnected in block <ctrl>.

Synthesizing (advanced) Unit <Anti_Jitter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Anti_Jitter> synthesized (advanced).

Synthesizing (advanced) Unit <Ctrl>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0367> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(func<3:2>,func<0>,func<5>,func<1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_dev>.
INFO:Xst:3231 - The small RAM <Mram_scanning[1]_GND_54_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <scanning>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_dev> synthesized (advanced).
WARNING:Xst:2677 - Node <REG_HEAP_10> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <REG_HEAP_11> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <REG_HEAP_12> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <REG_HEAP_13> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <REG_HEAP_14> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_12> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_13> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_14> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_15> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_16> of sequential type is unconnected in block <Ctrl>.
WARNING:Xst:2677 - Node <OP_HEAP_17> of sequential type is unconnected in block <Ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x4-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 1
 32-bit adder                                          : 2
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 1417
 Flip-Flops                                            : 1417
# Comparators                                          : 9
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator equal                                : 4
 5-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 125
 1-bit 2-to-1 multiplexer                              : 50
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 10
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 6
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 4
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <SHIFT> has a constant value of 0 in block <Ctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SA_16> in Unit <EXE_REG> is equivalent to the following 15 FFs/Latches, which will be removed : <SA_17> <SA_18> <SA_19> <SA_20> <SA_21> <SA_22> <SA_23> <SA_24> <SA_25> <SA_26> <SA_27> <SA_28> <SA_29> <SA_30> <SA_31> 
WARNING:Xst:1710 - FF/Latch <SA_16> (without init value) has a constant value of 0 in block <EXE_REG>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_i000002/ctrl/FSM_0> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------

Optimizing unit <SOC> ...

Optimizing unit <WB_REG> ...

Optimizing unit <MEM_REG> ...

Optimizing unit <Anti_Jitter> ...

Optimizing unit <clk_div> ...

Optimizing unit <MIO_BUS> ...

Optimizing unit <seven_seg_dev> ...

Optimizing unit <DataPath> ...

Optimizing unit <EXE_REG> ...

Optimizing unit <REG32> ...

Optimizing unit <Regs> ...

Optimizing unit <ALU> ...

Optimizing unit <Ctrl> ...
WARNING:Xst:1710 - FF/Latch <_i000002/datapath/exe_reg/ESHIFT> (without init value) has a constant value of 0 in block <SOC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <_i000003/pulse> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000003/button_out_4> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000003/button_pulse_4> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000003/button_pulse_3> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000003/button_pulse_2> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000003/button_pulse_1> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000003/button_pulse_0> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_31> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_30> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_29> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_28> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_27> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_26> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/clk25> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/cnt_1> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000001/cnt_0> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000002/datapath/exe_reg/EWMEM> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000002/datapath/mem_reg/MWMEM> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000002/ctrl/SEXT> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000002/ctrl/WMEM> of sequential type is unconnected in block <SOC>.
WARNING:Xst:2677 - Node <_i000002/ctrl/JR> of sequential type is unconnected in block <SOC>.
INFO:Xst:2261 - The FF/Latch <_i000002/ctrl/WMEMW> in Unit <SOC> is equivalent to the following FF/Latch, which will be removed : <_i000002/ctrl/state_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SOC, actual ratio is 46.
FlipFlop _i000002/datapath/exe_reg/EALUC_2 has been replicated 5 time(s)
FlipFlop _i000002/datapath/exe_reg/EALUIMM has been replicated 7 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_0 has been replicated 1 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_1 has been replicated 3 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_10 has been replicated 1 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_2 has been replicated 1 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_3 has been replicated 1 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_4 has been replicated 1 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_6 has been replicated 4 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_7 has been replicated 4 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_8 has been replicated 1 time(s)
FlipFlop _i000002/datapath/exe_reg/EXE_SrcA_9 has been replicated 2 time(s)
Latch _i000002/ctrl/ALUC_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch _i000002/ctrl/ALUC_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch _i000002/ctrl/ALUC_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1478
 Flip-Flops                                            : 1478

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SOC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3779
#      GND                         : 3
#      INV                         : 7
#      LUT1                        : 86
#      LUT2                        : 170
#      LUT3                        : 266
#      LUT4                        : 154
#      LUT5                        : 1274
#      LUT6                        : 1225
#      MUXCY                       : 244
#      MUXF7                       : 131
#      VCC                         : 3
#      XORCY                       : 216
# FlipFlops/Latches                : 1492
#      FD                          : 14
#      FDC                         : 168
#      FDC_1                       : 3
#      FDCE                        : 241
#      FDCE_1                      : 996
#      FDE                         : 12
#      FDE_1                       : 12
#      FDRE                        : 32
#      LDC                         : 14
# RAMS                             : 8
#      RAMB16BWER                  : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 13
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1489  out of  18224     8%  
 Number of Slice LUTs:                 3182  out of   9112    34%  
    Number used as Logic:              3182  out of   9112    34%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3477
   Number with an unused Flip Flop:    1988  out of   3477    57%  
   Number with an unused LUT:           295  out of   3477     8%  
   Number of fully used LUT-FF pairs:  1194  out of   3477    34%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                                                                                                             | Load  |
-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
clk_100mhz                                                                           | BUFGP                                                                                                                             | 104   |
_i000001/clk_out(_i000001/Mmux_clk_out11:O)                                          | BUFG(*)(_i000002/datapath/REG32_IR/ID_PC_31)                                                                                      | 1382  |
_i000002/ctrl/op[5]_func[5]_Select_181_o(_i000002/ctrl/op[5]_func[5]_Select_181_o3:O)| NONE(*)(_i000002/ctrl/ALUC_0)                                                                                                     | 7     |
_i000002/ctrl/op[5]_func[5]_Select_171_o(_i000002/ctrl/op[5]_func[5]_Select_171_o:O) | NONE(*)(_i000002/ctrl/M2REG)                                                                                                      | 3     |
_i000002/ctrl/op[5]_func[5]_Select_179_o(_i000002/ctrl/op[5]_func[5]_Select_179_o:O) | NONE(*)(_i000002/ctrl/WREG)                                                                                                       | 1     |
_i000002/ctrl/op[5]_func[5]_Select_167_o(_i000002/ctrl/op[5]_func[5]_Select_167_o1:O)| NONE(*)(_i000002/ctrl/ALUIMM)                                                                                                     | 3     |
_i000005/N1                                                                          | NONE(_i000005/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 4     |
_i000006/N1                                                                          | NONE(_i000006/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 4     |
-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 21.509ns (Maximum Frequency: 46.493MHz)
   Minimum input arrival time before clock: 6.573ns
   Maximum output required time after clock: 4.684ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 13.064ns (frequency: 76.549MHz)
  Total number of paths / destination ports: 5575 / 217
-------------------------------------------------------------------------
Delay:               6.532ns (Levels of Logic = 6)
  Source:            _i000006/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       _i000004/SEGMENT_6 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz falling

  Data Path: _i000006/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _i000004/SEGMENT_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA0    5   1.850   0.962  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (douta<27>)
     end scope: '_i000006:douta<27>'
     LUT6:I2->O            1   0.203   0.684  _i000004/Mmux_sel[2]_Test_data7[31]_wide_mux_0_OUT182 (_i000004/Mmux_sel[2]_Test_data7[31]_wide_mux_0_OUT181)
     LUT3:I1->O            2   0.203   0.864  _i000004/Mmux_sel[2]_Test_data7[31]_wide_mux_0_OUT183 (_i000004/sel[2]_Test_data7[31]_wide_mux_0_OUT<27>)
     LUT6:I2->O            1   0.203   0.000  _i000004/Mmux_SW[1]_sel[2]_wide_mux_4_OUT<3>_3 (_i000004/Mmux_SW[1]_sel[2]_wide_mux_4_OUT<3>_3)
     MUXF7:I1->O           7   0.140   1.118  _i000004/Mmux_SW[1]_sel[2]_wide_mux_4_OUT<3>_2_f7 (_i000004/SW[1]_sel[2]_wide_mux_4_OUT<3>)
     LUT6:I1->O            1   0.203   0.000  _i000004/Mmux_SW[1]_scanning[1]_mux_6_OUT6 (_i000004/SW[1]_scanning[1]_mux_6_OUT<5>)
     FDE_1:D                   0.102          _i000004/SEGMENT_5
    ----------------------------------------
    Total                      6.532ns (2.904ns logic, 3.628ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/clk_out'
  Clock period: 21.509ns (frequency: 46.493MHz)
  Total number of paths / destination ports: 14392557 / 2536
-------------------------------------------------------------------------
Delay:               10.754ns (Levels of Logic = 39)
  Source:            _i000002/datapath/exe_reg/EXE_SrcB_1 (FF)
  Destination:       _i000002/ctrl/state_FSM_FFd2 (FF)
  Source Clock:      _i000001/clk_out rising
  Destination Clock: _i000001/clk_out falling

  Data Path: _i000002/datapath/exe_reg/EXE_SrcB_1 to _i000002/ctrl/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.111  _i000002/datapath/exe_reg/EXE_SrcB_1 (_i000002/datapath/exe_reg/EXE_SrcB_1)
     LUT5:I2->O            1   0.205   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_lut<1> (_i000002/datapath/alu/_i000003/Madd__n0024_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<1> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<2> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<3> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<4> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<5> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<6> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<7> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<8> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<9> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<10> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<11> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<12> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<13> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<14> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<15> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<16> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<17> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<18> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<19> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<20> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<21> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<22> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/datapath/alu/_i000003/Madd__n0024_cy<23> (_i000002/datapath/alu/_i000003/Madd__n0024_cy<23>)
     XORCY:CI->O           2   0.180   0.617  _i000002/datapath/alu/_i000003/Madd__n0024_xor<24> (_i000002/datapath/alu/_i000003/_n0024<24>)
     LUT2:I1->O            1   0.205   0.580  _i000002/datapath/alu/_i000003/Madd__n002523 (_i000002/datapath/alu/_i000003/Madd__n002523)
     LUT3:I2->O            1   0.205   0.000  _i000002/datapath/alu/_i000003/Madd__n0025_lut<0>25 (_i000002/datapath/alu/_i000003/Madd__n0025_lut<0>25)
     MUXCY:S->O            1   0.172   0.000  _i000002/datapath/alu/_i000003/Madd__n0025_cy<0>_24 (_i000002/datapath/alu/_i000003/Madd__n0025_cy<0>25)
     XORCY:CI->O           1   0.180   0.580  _i000002/datapath/alu/_i000003/Madd__n0025_xor<0>_25 (_i000002/datapath/alu/_i000003/_n0025<26>)
     LUT2:I1->O            1   0.205   0.000  _i000002/datapath/alu/_i000003/Madd_S_lut<26> (_i000002/datapath/alu/_i000003/Madd_S_lut<26>)
     MUXCY:S->O            1   0.172   0.000  _i000002/datapath/alu/_i000003/Madd_S_cy<26> (_i000002/datapath/alu/_i000003/Madd_S_cy<26>)
     XORCY:CI->O           2   0.180   0.617  _i000002/datapath/alu/_i000003/Madd_S_xor<27> (_i000002/datapath/alu/S<27>)
     LUT6:I5->O            1   0.205   0.684  _i000002/datapath/alu/ALU_operation<3>_736 (_i000002/datapath/alu/ALU_operation<3>_736)
     LUT6:I4->O            4   0.203   0.684  _i000002/datapath/alu/ALU_operation<3>191 (res<27>)
     LUT6:I5->O            2   0.205   0.981  _i000002/datapath/rdataB/Mmux_O20 (_i000002/datapath/Data_B<27>)
     LUT6:I0->O            1   0.203   0.000  _i000002/datapath/equ/Mcompar_equ_lut<9> (_i000002/datapath/equ/Mcompar_equ_lut<9>)
     MUXCY:S->O            1   0.172   0.000  _i000002/datapath/equ/Mcompar_equ_cy<9> (_i000002/datapath/equ/Mcompar_equ_cy<9>)
     MUXCY:CI->O           3   0.213   0.651  _i000002/datapath/equ/Mcompar_equ_cy<10> (_i000002/RS_EQU_RT)
     LUT6:I5->O            1   0.205   0.000  _i000002/ctrl/state_FSM_FFd2-In4 (_i000002/ctrl/state_FSM_FFd2-In)
     FDC_1:D                   0.102          _i000002/ctrl/state_FSM_FFd2
    ----------------------------------------
    Total                     10.754ns (4.249ns logic, 6.505ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 817 / 69
-------------------------------------------------------------------------
Offset:              6.573ns (Levels of Logic = 4)
  Source:            SW<6> (PAD)
  Destination:       _i000003/SW_OK_7 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<6> to _i000003/SW_OK_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  SW_6_IBUF (SW_6_IBUF)
     LUT6:I0->O            1   0.203   0.944  _i000003/button[4]_SW[7]_OR_401_o2 (_i000003/button[4]_SW[7]_OR_401_o2)
     LUT6:I0->O           33   0.203   1.553  _i000003/button[4]_SW[7]_OR_401_o7 (_i000003/button[4]_SW[7]_OR_401_o)
     LUT4:I0->O           12   0.203   0.908  _i000003/_n0057_inv1 (_i000003/_n0057_inv)
     FDE:CE                    0.322          _i000003/SW_OK_0
    ----------------------------------------
    Total                      6.573ns (2.153ns logic, 4.420ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000001/clk_out'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.684ns (Levels of Logic = 1)
  Source:            _i000002/ctrl/FWDB_0 (FF)
  Destination:       LED<2> (PAD)
  Source Clock:      _i000001/clk_out falling

  Data Path: _i000002/ctrl/FWDB_0 to LED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q          68   0.447   1.666  _i000002/ctrl/FWDB_0 (_i000002/ctrl/FWDB_0)
     OBUF:I->O                 2.571          LED_2_OBUF (LED<2>)
    ----------------------------------------
    Total                      4.684ns (3.018ns logic, 1.666ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000002/ctrl/op[5]_func[5]_Select_181_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            _i000002/ctrl/ALUC_2_1 (LATCH)
  Destination:       LED<6> (PAD)
  Source Clock:      _i000002/ctrl/op[5]_func[5]_Select_181_o falling

  Data Path: _i000002/ctrl/ALUC_2_1 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  _i000002/ctrl/ALUC_2_1 (_i000002/ctrl/ALUC_2_1)
     OBUF:I->O                 2.571          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            _i000004/SEGMENT_7 (FF)
  Destination:       SEGMENT<7> (PAD)
  Source Clock:      clk_100mhz falling

  Data Path: _i000004/SEGMENT_7 to SEGMENT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.579  _i000004/SEGMENT_7 (_i000004/SEGMENT_7)
     OBUF:I->O                 2.571          SEGMENT_7_OBUF (SEGMENT<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _i000001/clk_out
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
_i000001/clk_out                        |    9.363|    6.001|   10.754|         |
_i000002/ctrl/op[5]_func[5]_Select_167_o|         |    3.338|         |         |
_i000002/ctrl/op[5]_func[5]_Select_171_o|         |    3.047|         |         |
_i000002/ctrl/op[5]_func[5]_Select_179_o|         |    1.179|         |         |
_i000002/ctrl/op[5]_func[5]_Select_181_o|         |    1.373|         |         |
clk_100mhz                              |    6.289|         |    7.428|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/ctrl/op[5]_func[5]_Select_167_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
_i000001/clk_out|         |         |   11.051|         |
clk_100mhz      |         |         |    7.725|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/ctrl/op[5]_func[5]_Select_171_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
_i000001/clk_out|         |         |    3.233|         |
clk_100mhz      |         |         |    3.185|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/ctrl/op[5]_func[5]_Select_179_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
_i000001/clk_out|         |         |    4.157|         |
clk_100mhz      |         |         |    3.185|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/ctrl/op[5]_func[5]_Select_181_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
_i000001/clk_out|         |         |    4.481|         |
clk_100mhz      |         |         |    3.185|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
_i000001/clk_out                        |    4.989|    3.560|   11.784|         |
_i000002/ctrl/op[5]_func[5]_Select_181_o|         |    2.717|         |         |
clk_100mhz                              |    5.707|         |    6.532|         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.27 secs
 
--> 

Total memory usage is 316148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  137 (   0 filtered)
Number of infos    :   15 (   0 filtered)

