{"vcs1":{"timestamp_begin":1681684439.915104024, "rt":0.68, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681684440.625346981, "rt":0.82, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681684441.468208428, "rt":0.72, "ut":0.07, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681684439.621925250}
{"VCS_COMP_START_TIME": 1681684439.621925250}
{"VCS_COMP_END_TIME": 1681684442.770646230}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340776}}
{"stitch_vcselab": {"peak_mem": 222604}}
