DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I0"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 543,0
)
(Instance
name "I1"
duLibraryName "gates"
duName "zeroUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "angleBitNb"
)
]
mwi 0
uid 558,0
)
(Instance
name "I2"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 569,0
)
(Instance
name "I3"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 584,0
)
(Instance
name "I4"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 599,0
)
(Instance
name "I5"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 614,0
)
(Instance
name "I6"
duLibraryName "gates"
duName "mux2to1Unsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "angleBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 707,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "zeroUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "angleBitNb"
)
]
mwi 0
uid 736,0
)
(Instance
name "I8"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 784,0
)
(Instance
name "I9"
duLibraryName "sequential"
duName "registerUnsigned"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "angleBitNb"
)
]
mwi 0
uid 1061,0
)
(Instance
name "I10"
duLibraryName "gates"
duName "logicValueUnsigned"
elements [
(GiElement
name "g_BIT_NB"
type "positive"
value "4"
e "The size of the output. Value truncated if size is not big enough."
)
(GiElement
name "g_VALUE"
type "natural"
value "7"
e "The value to convert."
)
]
mwi 0
uid 1112,0
)
(Instance
name "I11"
duLibraryName "gates"
duName "bufferUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "angleBitNb-1"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1150,0
)
(Instance
name "I12"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 1174,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hds\\angle@control\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hds\\angle@control\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hds\\angle@control"
)
(vvPair
variable "d_logical"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hds\\angleControl"
)
(vvPair
variable "date"
value "28.08.2025"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "angleControl"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "Axam"
)
(vvPair
variable "graphical_source_date"
value "28.08.2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10628"
)
(vvPair
variable "graphical_source_time"
value "11:07:49"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10628"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Stepper"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Stepper/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../Stepper/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "angleControl"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hds\\angle@control\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Stepper\\hds\\angleControl\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "11:07:49"
)
(vvPair
variable "unit"
value "angleControl"
)
(vvPair
variable "user"
value "Axam"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 230,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "14000,67625,15500,68375"
)
(Line
uid 12,0
sl 0
ro 270
xt "15500,68000,16000,68000"
pts [
"15500,68000"
"16000,68000"
]
)
]
)
stc 0
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "Verdana,12,0"
)
xt "9200,67300,13000,68700"
st "clock"
ju 2
blo "13000,68500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_uLogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
)
xt "-1000,10400,13900,11600"
st "clock             : std_uLogic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "14000,60625,15500,61375"
)
(Line
uid 26,0
sl 0
ro 270
xt "15500,61000,16000,61000"
pts [
"15500,61000"
"16000,61000"
]
)
]
)
stc 0
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "Verdana,12,0"
)
xt "6300,60300,13000,61700"
st "clockwise"
ju 2
blo "13000,61500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "clockwise"
t "std_uLogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
)
xt "-1000,11600,14900,12800"
st "clockwise         : std_uLogic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "14000,54625,15500,55375"
)
(Line
uid 40,0
sl 0
ro 270
xt "15500,55000,16000,55000"
pts [
"15500,55000"
"16000,55000"
]
)
]
)
stc 0
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "Verdana,12,0"
)
xt "7700,54300,13000,55700"
st "enStep"
ju 2
blo "13000,55500"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "enStep"
t "std_uLogic"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
)
xt "-1000,12800,14400,14000"
st "enStep            : std_uLogic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "14000,69625,15500,70375"
)
(Line
uid 54,0
sl 0
ro 270
xt "15500,70000,16000,70000"
pts [
"15500,70000"
"16000,70000"
]
)
]
)
stc 0
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "Verdana,12,0"
)
xt "8900,69300,13000,70700"
st "reset"
ju 2
blo "13000,70500"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "reset"
t "std_uLogic"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
)
xt "-1000,14000,13800,15200"
st "reset             : std_uLogic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "14000,62625,15500,63375"
)
(Line
uid 68,0
sl 0
ro 270
xt "15500,63000,16000,63000"
pts [
"15500,63000"
"16000,63000"
]
)
]
)
stc 0
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "Verdana,12,0"
)
xt "4700,62300,13000,63700"
st "sensorLeft"
ju 2
blo "13000,63500"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "sensorLeft"
t "std_uLogic"
o 6
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
)
xt "-1000,16400,15000,17600"
st "sensorLeft        : std_uLogic"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "14000,56625,15500,57375"
)
(Line
uid 82,0
sl 0
ro 270
xt "15500,57000,16000,57000"
pts [
"15500,57000"
"16000,57000"
]
)
]
)
stc 0
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "Verdana,12,0"
)
xt "4100,56300,13000,57700"
st "stepperEnd"
ju 2
blo "13000,57500"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "stepperEnd"
t "std_uLogic"
o 7
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
)
xt "-1000,17600,15400,18800"
st "stepperEnd        : std_uLogic"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "14000,52625,15500,53375"
)
(Line
uid 96,0
sl 0
ro 270
xt "15500,53000,16000,53000"
pts [
"15500,53000"
"16000,53000"
]
)
]
)
stc 0
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "Verdana,12,0"
)
xt "8300,52300,13000,53700"
st "target"
ju 2
blo "13000,53500"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "target"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 8
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
)
xt "-1000,18800,27400,20000"
st "target            : unsigned(angleBitNb-1 DOWNTO 0)"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "128500,70625,130000,71375"
)
(Line
uid 110,0
sl 0
ro 270
xt "128000,71000,128500,71000"
pts [
"128000,71000"
"128500,71000"
]
)
]
)
stc 0
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,70300,135600,71700"
st "actual"
blo "131000,71500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "actual"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 9
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
)
xt "-1000,20000,27500,21200"
st "actual            : unsigned(angleBitNb-1 DOWNTO 0)"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "128500,48625,130000,49375"
)
(Line
uid 124,0
sl 0
ro 270
xt "128000,49000,128500,49000"
pts [
"128000,49000"
"128500,49000"
]
)
]
)
stc 0
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,48300,134600,49700"
st "coil1"
blo "131000,49500"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "coil1"
t "std_ulogic"
o 10
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
)
xt "-1000,21200,13400,22400"
st "coil1             : std_ulogic"
)
)
*19 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "128500,52625,130000,53375"
)
(Line
uid 138,0
sl 0
ro 270
xt "128000,53000,128500,53000"
pts [
"128000,53000"
"128500,53000"
]
)
]
)
stc 0
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,52300,134600,53700"
st "coil2"
blo "131000,53500"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "coil2"
t "std_uLogic"
o 11
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
)
xt "-1000,22400,13700,23600"
st "coil2             : std_uLogic"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "128500,56625,130000,57375"
)
(Line
uid 152,0
sl 0
ro 270
xt "128000,57000,128500,57000"
pts [
"128000,57000"
"128500,57000"
]
)
]
)
stc 0
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,56300,134600,57700"
st "coil3"
blo "131000,57500"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "coil3"
t "std_uLogic"
o 12
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
)
xt "-1000,23600,13700,24800"
st "coil3             : std_uLogic"
)
)
*23 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "128500,60625,130000,61375"
)
(Line
uid 166,0
sl 0
ro 270
xt "128000,61000,128500,61000"
pts [
"128000,61000"
"128500,61000"
]
)
]
)
stc 0
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,60300,134600,61700"
st "coil4"
blo "131000,61500"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "coil4"
t "std_uLogic"
o 13
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
)
xt "-1000,24800,13700,26000"
st "coil4             : std_uLogic"
)
)
*25 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "128500,74625,130000,75375"
)
(Line
uid 180,0
sl 0
ro 270
xt "128000,75000,128500,75000"
pts [
"128000,75000"
"128500,75000"
]
)
]
)
stc 0
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,74300,136900,75700"
st "reached"
blo "131000,75500"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "reached"
t "std_ulogic"
o 15
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
)
xt "-1000,27200,14300,28400"
st "reached           : std_ulogic"
)
)
*27 (Grouping
uid 287,0
optionalChildren [
*28 (CommentText
uid 289,0
shape (Rectangle
uid 290,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,0,96000,2000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 291,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "77200,500,90000,1500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*29 (CommentText
uid 292,0
shape (Rectangle
uid 293,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,0,71000,2000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 294,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "51150,300,64850,1700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*30 (CommentText
uid 295,0
shape (Rectangle
uid 296,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,6000,71000,8000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 297,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "50200,6500,62300,7500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*31 (CommentText
uid 298,0
shape (Rectangle
uid 299,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "71000,0,77000,2000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 300,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "71200,500,74900,1500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*32 (CommentText
uid 301,0
shape (Rectangle
uid 302,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,2000,71000,4000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 303,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "50200,2500,62700,3500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*33 (CommentText
uid 304,0
shape (Rectangle
uid 305,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,2000,50000,4000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 306,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "45200,2500,47800,3500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*34 (CommentText
uid 307,0
shape (Rectangle
uid 308,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,4000,50000,6000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 309,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "45200,4500,47900,5500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*35 (CommentText
uid 310,0
shape (Rectangle
uid 311,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "71000,2000,96000,8000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 312,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "71200,2200,82800,3200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*36 (CommentText
uid 313,0
shape (Rectangle
uid 314,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,4000,71000,6000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 315,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "50200,4500,66600,5500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*37 (CommentText
uid 316,0
shape (Rectangle
uid 317,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,6000,50000,8000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 318,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Verdana,8,0"
)
xt "45200,6500,48600,7500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 288,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "45000,0,96000,8000"
)
oxt "13000,22000,64000,30000"
)
*38 (PortIoIn
uid 370,0
shape (CompositeShape
uid 371,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 372,0
sl 0
ro 270
xt "14000,71625,15500,72375"
)
(Line
uid 373,0
sl 0
ro 270
xt "15500,72000,16000,72000"
pts [
"15500,72000"
"16000,72000"
]
)
]
)
stc 0
tg (WTG
uid 374,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 375,0
va (VaSet
font "Verdana,12,0"
)
xt "7900,71500,13000,72900"
st "restart"
ju 2
blo "13000,72700"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 382,0
decl (Decl
n "restart"
t "std_ulogic"
o 5
suid 14,0
)
declText (MLText
uid 383,0
va (VaSet
)
xt "-1000,15200,13700,16400"
st "restart           : std_ulogic"
)
)
*40 (SaComponent
uid 543,0
optionalChildren [
*41 (CptPort
uid 539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 540,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "95625,78250,96375,79000"
)
tg (CPTG
uid 541,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 542,0
va (VaSet
isHidden 1
)
xt "95100,79000,99500,80200"
st "logic_0"
ju 2
blo "99500,80000"
)
s (Text
uid 553,0
va (VaSet
)
xt "99500,80200,99500,80200"
ju 2
blo "99500,80200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 544,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "93000,79000,98000,85000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 545,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 546,0
va (VaSet
font "Verdana,8,1"
)
xt "92910,84700,96010,85700"
st "gates"
blo "92910,85500"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 547,0
va (VaSet
font "Verdana,8,1"
)
xt "92910,85700,96410,86700"
st "logic0"
blo "92910,86500"
tm "CptNameMgr"
)
*44 (Text
uid 548,0
va (VaSet
font "Verdana,8,1"
)
xt "92910,86700,94510,87700"
st "I0"
blo "92910,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 549,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 550,0
text (MLText
uid 551,0
va (VaSet
font "Verdana,8,0"
)
xt "93000,87600,93000,87600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 552,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "93250,83250,94750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*45 (SaComponent
uid 558,0
optionalChildren [
*46 (CptPort
uid 554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 555,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "87625,78250,88375,79000"
)
tg (CPTG
uid 556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 557,0
va (VaSet
isHidden 1
)
xt "88700,79000,91500,80200"
st "zero"
ju 2
blo "91500,80000"
)
s (Text
uid 568,0
va (VaSet
)
xt "91500,80200,91500,80200"
ju 2
blo "91500,80200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zero"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 559,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,79000,90000,85000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 560,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 561,0
va (VaSet
font "Verdana,8,1"
)
xt "84910,84700,88010,85700"
st "gates"
blo "84910,85500"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 562,0
va (VaSet
font "Verdana,8,1"
)
xt "84910,85700,92510,86700"
st "zeroUnsigned"
blo "84910,86500"
tm "CptNameMgr"
)
*49 (Text
uid 563,0
va (VaSet
font "Verdana,8,1"
)
xt "84910,86700,86510,87700"
st "I1"
blo "84910,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 564,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 565,0
text (MLText
uid 566,0
va (VaSet
font "Verdana,8,0"
)
xt "74000,88000,91800,89000"
st "dataBitNb = angleBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "angleBitNb"
)
]
)
viewicon (ZoomableIcon
uid 567,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,83250,86750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*50 (SaComponent
uid 569,0
optionalChildren [
*51 (CptPort
uid 579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 580,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "59625,78250,60375,79000"
)
tg (CPTG
uid 581,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 582,0
va (VaSet
isHidden 1
)
xt "59100,79000,63500,80200"
st "logic_0"
ju 2
blo "63500,80000"
)
s (Text
uid 583,0
va (VaSet
)
xt "63500,80200,63500,80200"
ju 2
blo "63500,80200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 570,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "57000,79000,62000,85000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 571,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 572,0
va (VaSet
font "Verdana,8,1"
)
xt "56910,84700,60010,85700"
st "gates"
blo "56910,85500"
tm "BdLibraryNameMgr"
)
*53 (Text
uid 573,0
va (VaSet
font "Verdana,8,1"
)
xt "56910,85700,60410,86700"
st "logic0"
blo "56910,86500"
tm "CptNameMgr"
)
*54 (Text
uid 574,0
va (VaSet
font "Verdana,8,1"
)
xt "56910,86700,58510,87700"
st "I2"
blo "56910,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 575,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 576,0
text (MLText
uid 577,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,87600,57000,87600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 578,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "57250,83250,58750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*55 (SaComponent
uid 584,0
optionalChildren [
*56 (CptPort
uid 594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 595,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "52625,78250,53375,79000"
)
tg (CPTG
uid 596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 597,0
va (VaSet
isHidden 1
)
xt "52100,79000,56500,80200"
st "logic_0"
ju 2
blo "56500,80000"
)
s (Text
uid 598,0
va (VaSet
)
xt "56500,80200,56500,80200"
ju 2
blo "56500,80200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 585,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,79000,55000,85000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 586,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 587,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,84700,53010,85700"
st "gates"
blo "49910,85500"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 588,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,85700,53410,86700"
st "logic0"
blo "49910,86500"
tm "CptNameMgr"
)
*59 (Text
uid 589,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,86700,51510,87700"
st "I3"
blo "49910,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 590,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 591,0
text (MLText
uid 592,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,87600,50000,87600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 593,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,83250,51750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 599,0
optionalChildren [
*61 (CptPort
uid 609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 610,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "45625,78250,46375,79000"
)
tg (CPTG
uid 611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 612,0
va (VaSet
isHidden 1
)
xt "45100,79000,49500,80200"
st "logic_0"
ju 2
blo "49500,80000"
)
s (Text
uid 613,0
va (VaSet
)
xt "49500,80200,49500,80200"
ju 2
blo "49500,80200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 600,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,79000,48000,85000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 601,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 602,0
va (VaSet
font "Verdana,8,1"
)
xt "42910,84700,46010,85700"
st "gates"
blo "42910,85500"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 603,0
va (VaSet
font "Verdana,8,1"
)
xt "42910,85700,46410,86700"
st "logic0"
blo "42910,86500"
tm "CptNameMgr"
)
*64 (Text
uid 604,0
va (VaSet
font "Verdana,8,1"
)
xt "42910,86700,44510,87700"
st "I4"
blo "42910,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 605,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 606,0
text (MLText
uid 607,0
va (VaSet
font "Verdana,8,0"
)
xt "43000,87600,43000,87600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 608,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "43250,83250,44750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*65 (SaComponent
uid 614,0
optionalChildren [
*66 (CptPort
uid 624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 625,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38625,78250,39375,79000"
)
tg (CPTG
uid 626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 627,0
va (VaSet
isHidden 1
)
xt "38100,79000,42500,80200"
st "logic_0"
ju 2
blo "42500,80000"
)
s (Text
uid 628,0
va (VaSet
)
xt "42500,80200,42500,80200"
ju 2
blo "42500,80200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 615,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,79000,41000,85000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 616,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 617,0
va (VaSet
font "Verdana,8,1"
)
xt "35910,84700,39010,85700"
st "gates"
blo "35910,85500"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 618,0
va (VaSet
font "Verdana,8,1"
)
xt "35910,85700,39410,86700"
st "logic0"
blo "35910,86500"
tm "CptNameMgr"
)
*69 (Text
uid 619,0
va (VaSet
font "Verdana,8,1"
)
xt "35910,86700,37510,87700"
st "I5"
blo "35910,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 620,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 621,0
text (MLText
uid 622,0
va (VaSet
font "Verdana,8,0"
)
xt "36000,87600,36000,87600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 623,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "36250,83250,37750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*70 (SaComponent
uid 707,0
optionalChildren [
*71 (CptPort
uid 716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 717,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144250,22625,145000,23375"
)
tg (CPTG
uid 718,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 719,0
va (VaSet
)
xt "145000,22500,147300,23700"
st "in0"
blo "145000,23500"
)
s (Text
uid 720,0
va (VaSet
)
xt "145000,23700,145000,23700"
blo "145000,23700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
*72 (CptPort
uid 721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 722,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "151000,26625,151750,27375"
)
tg (CPTG
uid 723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 724,0
va (VaSet
)
xt "146300,26400,151000,27600"
st "muxOut"
blo "146300,27400"
)
s (Text
uid 725,0
va (VaSet
)
xt "146300,27600,146300,27600"
blo "146300,27600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "muxOut"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 3
)
)
)
*73 (CptPort
uid 726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 727,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "147625,32333,148375,33083"
)
tg (CPTG
uid 728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 729,0
ro 270
va (VaSet
)
xt "147500,29800,148700,32000"
st "sel"
blo "148500,32000"
)
s (Text
uid 730,0
ro 270
va (VaSet
)
xt "148700,32000,148700,32000"
blo "148700,32000"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 2
)
)
)
*74 (CptPort
uid 731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 732,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144250,30625,145000,31375"
)
tg (CPTG
uid 733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 734,0
va (VaSet
)
xt "145000,30500,147300,31700"
st "in1"
blo "145000,31500"
)
s (Text
uid 735,0
va (VaSet
)
xt "145000,31700,145000,31700"
blo "145000,31700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 4
)
)
)
]
shape (Mux
uid 708,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "145000,19000,151000,35000"
)
showPorts 0
oxt "38000,2000,44000,18000"
ttg (MlTextGroup
uid 709,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 710,0
va (VaSet
font "Verdana,8,1"
)
xt "149600,30700,152700,31700"
st "gates"
blo "149600,31500"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 711,0
va (VaSet
font "Verdana,8,1"
)
xt "149600,31700,159300,32700"
st "mux2to1Unsigned"
blo "149600,32500"
tm "CptNameMgr"
)
*77 (Text
uid 712,0
va (VaSet
font "Verdana,8,1"
)
xt "149600,32700,151200,33700"
st "I6"
blo "149600,33500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 713,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 714,0
text (MLText
uid 715,0
va (VaSet
font "Verdana,8,0"
)
xt "150000,33800,167800,35800"
st "dataBitNb = angleBitNb    ( positive )  
delay     = gateDelay     ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "angleBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*78 (SaComponent
uid 736,0
optionalChildren [
*79 (CptPort
uid 745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 746,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "131625,15250,132375,16000"
)
tg (CPTG
uid 747,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 748,0
va (VaSet
isHidden 1
)
xt "132700,16000,135500,17200"
st "zero"
ju 2
blo "135500,17000"
)
s (Text
uid 749,0
va (VaSet
)
xt "135500,17200,135500,17200"
ju 2
blo "135500,17200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zero"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
]
shape (Pd
uid 737,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,16000,134000,22000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 738,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 739,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,21700,132010,22700"
st "gates"
blo "128910,22500"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 740,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,22700,136510,23700"
st "zeroUnsigned"
blo "128910,23500"
tm "CptNameMgr"
)
*82 (Text
uid 741,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,23700,130510,24700"
st "I7"
blo "128910,24500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 742,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 743,0
text (MLText
uid 744,0
va (VaSet
font "Verdana,8,0"
)
xt "126000,25000,143800,26000"
st "dataBitNb = angleBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "angleBitNb"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*83 (Net
uid 750,0
decl (Decl
n "zero"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 18
suid 15,0
)
declText (MLText
uid 751,0
va (VaSet
)
xt "-1000,31600,31600,32800"
st "SIGNAL zero              : unsigned(angleBitNb-1 DOWNTO 0)"
)
)
*84 (Net
uid 782,0
decl (Decl
n "target_double"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 17
suid 16,0
)
declText (MLText
uid 783,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,29400,26400,30400"
st "SIGNAL target_double     : unsigned(angleBitNb-1 DOWNTO 0)"
)
)
*85 (SaComponent
uid 784,0
optionalChildren [
*86 (CptPort
uid 794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 795,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "103625,79250,104375,80000"
)
tg (CPTG
uid 796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 797,0
va (VaSet
isHidden 1
)
xt "103100,80000,107500,81200"
st "logic_0"
ju 2
blo "107500,81000"
)
s (Text
uid 798,0
va (VaSet
)
xt "107500,81200,107500,81200"
ju 2
blo "107500,81200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 785,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "101000,80000,106000,86000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 786,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 787,0
va (VaSet
font "Verdana,8,1"
)
xt "100910,85700,104010,86700"
st "gates"
blo "100910,86500"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 788,0
va (VaSet
font "Verdana,8,1"
)
xt "100910,86700,104410,87700"
st "logic0"
blo "100910,87500"
tm "CptNameMgr"
)
*89 (Text
uid 789,0
va (VaSet
font "Verdana,8,1"
)
xt "100910,87700,102510,88700"
st "I8"
blo "100910,88500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 790,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 791,0
text (MLText
uid 792,0
va (VaSet
font "Verdana,8,0"
)
xt "101000,88600,101000,88600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 793,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "101250,84250,102750,85750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*90 (Net
uid 813,0
decl (Decl
n "zeroingValue"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 19
suid 19,0
)
declText (MLText
uid 814,0
va (VaSet
)
xt "-1000,32800,33600,34000"
st "SIGNAL zeroingValue      : unsigned(angleBitNb-1 DOWNTO 0)"
)
)
*91 (PortIoOut
uid 875,0
shape (CompositeShape
uid 876,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 877,0
sl 0
ro 270
xt "128500,66625,130000,67375"
)
(Line
uid 878,0
sl 0
ro 270
xt "128000,67000,128500,67000"
pts [
"128000,67000"
"128500,67000"
]
)
]
)
stc 0
tg (WTG
uid 879,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 880,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,66500,145100,67900"
st "magnetizing_power"
blo "131000,67700"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 887,0
decl (Decl
n "magnetizing_power"
t "unsigned"
b "(3 DOWNTO 0)"
o 19
suid 20,0
)
declText (MLText
uid 888,0
va (VaSet
)
xt "-1000,26000,24600,27200"
st "magnetizing_power : unsigned(3 DOWNTO 0)"
)
)
*93 (SaComponent
uid 1061,0
optionalChildren [
*94 (CptPort
uid 1041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,28625,42000,29375"
)
tg (CPTG
uid 1043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "43000,28500,46400,29700"
st "clock"
blo "43000,29500"
)
s (Text
uid 1071,0
va (VaSet
)
xt "43000,29700,43000,29700"
blo "43000,29700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*95 (CptPort
uid 1045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,22625,42000,23375"
)
tg (CPTG
uid 1047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1048,0
va (VaSet
)
xt "43000,22500,47000,23700"
st "dataIn"
blo "43000,23500"
)
s (Text
uid 1072,0
va (VaSet
)
xt "43000,23700,43000,23700"
blo "43000,23700"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "unsigned"
b "(registerBitNb-1 DOWNTO 0)"
o 1
suid 2,0
)
)
)
*96 (CptPort
uid 1049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,22625,58750,23375"
)
tg (CPTG
uid 1051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1052,0
va (VaSet
)
xt "52200,22400,57000,23600"
st "dataOut"
ju 2
blo "57000,23400"
)
s (Text
uid 1073,0
va (VaSet
)
xt "57000,23600,57000,23600"
ju 2
blo "57000,23600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "unsigned"
b "(registerBitNb-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*97 (CptPort
uid 1053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,26625,42000,27375"
)
tg (CPTG
uid 1055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1056,0
va (VaSet
)
xt "43000,26500,47000,27700"
st "enable"
blo "43000,27500"
)
s (Text
uid 1074,0
va (VaSet
)
xt "43000,27700,43000,27700"
blo "43000,27700"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*98 (CptPort
uid 1057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,30625,42000,31375"
)
tg (CPTG
uid 1059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1060,0
va (VaSet
)
xt "43000,30500,46300,31700"
st "reset"
blo "43000,31500"
)
s (Text
uid 1075,0
va (VaSet
)
xt "43000,31700,43000,31700"
blo "43000,31700"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 5,0
)
)
)
]
shape (Rectangle
uid 1062,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,19000,58000,33000"
)
oxt "38000,10000,54000,24000"
ttg (MlTextGroup
uid 1063,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 1064,0
va (VaSet
font "Verdana,8,1"
)
xt "41910,33700,47910,34700"
st "sequential"
blo "41910,34500"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 1065,0
va (VaSet
font "Verdana,8,1"
)
xt "41910,34700,51110,35700"
st "registerUnsigned"
blo "41910,35500"
tm "CptNameMgr"
)
*101 (Text
uid 1066,0
va (VaSet
font "Verdana,8,1"
)
xt "41910,35700,43510,36700"
st "I9"
blo "41910,36500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1067,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1068,0
text (MLText
uid 1069,0
va (VaSet
font "Verdana,8,0"
)
xt "42000,36800,61000,38800"
st "delay         = gateDelay     ( time     )  
registerBitNb = angleBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "angleBitNb"
)
]
)
viewicon (ZoomableIcon
uid 1070,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,31250,43750,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*102 (SaComponent
uid 1112,0
optionalChildren [
*103 (CptPort
uid 1108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,66625,82750,67375"
)
tg (CPTG
uid 1110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1111,0
va (VaSet
font "Verdana,12,0"
)
xt "64200,66300,81000,67700"
st "value : (g_BIT_NB-1:0)"
ju 2
blo "81000,67500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "value"
t "unsigned"
b "(g_BIT_NB-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
]
shape (Rectangle
uid 1113,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,65000,82000,69000"
)
oxt "15000,22000,33000,26000"
ttg (MlTextGroup
uid 1114,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 1115,0
va (VaSet
font "Verdana,9,1"
)
xt "63800,69800,67200,71000"
st "gates"
blo "63800,70800"
tm "BdLibraryNameMgr"
)
*105 (Text
uid 1116,0
va (VaSet
font "Verdana,9,1"
)
xt "63800,71000,74600,72200"
st "logicValueUnsigned"
blo "63800,72000"
tm "CptNameMgr"
)
*106 (Text
uid 1117,0
va (VaSet
font "Verdana,9,1"
)
xt "63800,72200,66100,73400"
st "I10"
blo "63800,73200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1118,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1119,0
text (MLText
uid 1120,0
va (VaSet
font "Courier New,8,0"
)
xt "64000,63400,115000,65000"
st "g_BIT_NB = 4    ( positive ) --The size of the output. Value truncated if size is not big enough. 
g_VALUE  = 7    ( natural  ) --The value to convert.                                              "
)
header ""
)
elements [
(GiElement
name "g_BIT_NB"
type "positive"
value "4"
e "The size of the output. Value truncated if size is not big enough."
)
(GiElement
name "g_VALUE"
type "natural"
value "7"
e "The value to convert."
)
]
)
viewicon (ZoomableIcon
uid 1121,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "64250,67250,65750,68750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*107 (Net
uid 1130,0
decl (Decl
n "target_registered"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 20
suid 22,0
)
declText (MLText
uid 1131,0
va (VaSet
)
xt "-1000,30400,34300,31600"
st "SIGNAL target_registered : unsigned(angleBitNb-1 DOWNTO 0)"
)
)
*108 (SaComponent
uid 1150,0
optionalChildren [
*109 (CptPort
uid 1142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1143,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "89250,20625,90000,21375"
)
tg (CPTG
uid 1144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1145,0
va (VaSet
isHidden 1
)
xt "90000,20700,92300,21900"
st "in1"
blo "90000,21700"
)
s (Text
uid 1160,0
va (VaSet
isHidden 1
)
xt "90000,21900,90000,21900"
blo "90000,21900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*110 (CptPort
uid 1146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1147,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "95000,20625,95750,21375"
)
tg (CPTG
uid 1148,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1149,0
va (VaSet
isHidden 1
)
xt "92000,20700,95000,21900"
st "out1"
ju 2
blo "95000,21700"
)
s (Text
uid 1161,0
va (VaSet
isHidden 1
)
xt "95000,21900,95000,21900"
ju 2
blo "95000,21900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 1151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "90000,18000,95000,24000"
)
showPorts 0
oxt "36000,16000,41000,22000"
ttg (MlTextGroup
uid 1152,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 1153,0
va (VaSet
font "Verdana,8,1"
)
xt "91910,14700,95010,15700"
st "gates"
blo "91910,15500"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 1154,0
va (VaSet
font "Verdana,8,1"
)
xt "91910,15700,100210,16700"
st "bufferUnsigned"
blo "91910,16500"
tm "CptNameMgr"
)
*113 (Text
uid 1155,0
va (VaSet
font "Verdana,8,1"
)
xt "91910,16700,94110,17700"
st "I11"
blo "91910,17500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1156,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1157,0
text (MLText
uid 1158,0
va (VaSet
font "Verdana,8,0"
)
xt "83000,25000,101700,27000"
st "dataBitNb = angleBitNb-1    ( positive )  
delay     = gateDelay       ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "angleBitNb-1"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1159,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,22250,91750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*114 (SaComponent
uid 1174,0
optionalChildren [
*115 (CptPort
uid 1184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1185,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120625,15250,121375,16000"
)
tg (CPTG
uid 1186,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1187,0
va (VaSet
isHidden 1
)
xt "120100,16000,124500,17200"
st "logic_0"
blo "120100,17000"
)
s (Text
uid 1188,0
va (VaSet
)
xt "120100,17200,120100,17200"
blo "120100,17200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 1175,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "118000,16000,123000,22000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1176,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 1177,0
va (VaSet
font "Verdana,8,1"
)
xt "117910,21700,121010,22700"
st "gates"
blo "117910,22500"
tm "BdLibraryNameMgr"
)
*117 (Text
uid 1178,0
va (VaSet
font "Verdana,8,1"
)
xt "117910,22700,121410,23700"
st "logic0"
blo "117910,23500"
tm "CptNameMgr"
)
*118 (Text
uid 1179,0
va (VaSet
font "Verdana,8,1"
)
xt "117910,23700,120110,24700"
st "I12"
blo "117910,24500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1180,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1181,0
text (MLText
uid 1182,0
va (VaSet
font "Verdana,8,0"
)
xt "118000,24600,118000,24600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1183,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "118250,20250,119750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*119 (Net
uid 1212,0
decl (Decl
n "zeroing_source"
t "std_ulogic"
o 16
suid 24,0
)
declText (MLText
uid 1213,0
va (VaSet
)
xt "-1000,34000,20300,35200"
st "SIGNAL zeroing_source    : std_ulogic"
)
)
*120 (CommentText
uid 1331,0
shape (Rectangle
uid 1332,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "65535,65535,0"
lineStyle 2
)
xt "87000,12000,95000,14000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1333,0
va (VaSet
bg "65535,65535,0"
font "Verdana,12,0"
)
xt "87200,12200,95100,13600"
st "
target * 2
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
*121 (CommentText
uid 1334,0
shape (Rectangle
uid 1335,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "65535,65535,0"
lineStyle 2
)
xt "34000,12000,71000,14000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1336,0
va (VaSet
bg "65535,65535,0"
font "Verdana,12,0"
)
xt "34200,12200,71000,13600"
st "
Update target_registered only when in restart phase
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 37000
)
)
*122 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "16000,68000,24000,68000"
pts [
"16000,68000"
"24000,68000"
]
)
start &1
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,66600,19800,68000"
st "clock"
blo "16000,67800"
tm "WireNameMgr"
)
)
on &2
)
*123 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "16000,61000,24000,61000"
pts [
"16000,61000"
"24000,61000"
]
)
start &3
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,59600,22700,61000"
st "clockwise"
blo "16000,60800"
tm "WireNameMgr"
)
)
on &4
)
*124 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "16000,55000,24000,55000"
pts [
"16000,55000"
"24000,55000"
]
)
start &5
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,53600,21300,55000"
st "enStep"
blo "16000,54800"
tm "WireNameMgr"
)
)
on &6
)
*125 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "16000,70000,24000,70000"
pts [
"16000,70000"
"24000,70000"
]
)
start &7
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,68600,20100,70000"
st "reset"
blo "16000,69800"
tm "WireNameMgr"
)
)
on &8
)
*126 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "16000,63000,24000,63000"
pts [
"16000,63000"
"24000,63000"
]
)
start &9
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,61600,24300,63000"
st "sensorLeft"
blo "16000,62800"
tm "WireNameMgr"
)
)
on &10
)
*127 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "16000,57000,24000,57000"
pts [
"16000,57000"
"24000,57000"
]
)
start &11
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,55600,24900,57000"
st "stepperEnd"
blo "16000,56800"
tm "WireNameMgr"
)
)
on &12
)
*128 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,53000,24000,53000"
pts [
"16000,53000"
"24000,53000"
]
)
start &13
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,51600,20700,53000"
st "target"
blo "16000,52800"
tm "WireNameMgr"
)
)
on &14
)
*129 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,71000,128000,79000"
pts [
"128000,71000"
"88000,71000"
"88000,79000"
]
)
start &15
end &46
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,69600,131600,71000"
st "actual"
blo "127000,70800"
tm "WireNameMgr"
)
)
on &16
)
*130 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "39000,49000,128000,79000"
pts [
"128000,49000"
"39000,49000"
"39000,79000"
]
)
start &17
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,47600,130600,49000"
st "coil1"
blo "127000,48800"
tm "WireNameMgr"
)
)
on &18
)
*131 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "46000,53000,128000,79000"
pts [
"128000,53000"
"46000,53000"
"46000,79000"
]
)
start &19
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,51600,130600,53000"
st "coil2"
blo "127000,52800"
tm "WireNameMgr"
)
)
on &20
)
*132 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "53000,57000,128000,79000"
pts [
"128000,57000"
"53000,57000"
"53000,79000"
]
)
start &21
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,55600,130600,57000"
st "coil3"
blo "127000,56800"
tm "WireNameMgr"
)
)
on &22
)
*133 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "60000,61000,128000,79000"
pts [
"128000,61000"
"60000,61000"
"60000,79000"
]
)
start &23
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,59600,130600,61000"
st "coil4"
blo "127000,60800"
tm "WireNameMgr"
)
)
on &24
)
*134 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "96000,75000,128000,79000"
pts [
"128000,75000"
"96000,75000"
"96000,79000"
]
)
start &25
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "92000,75000,97900,76400"
st "reached"
blo "92000,76200"
tm "WireNameMgr"
)
)
on &26
)
*135 (Wire
uid 376,0
shape (OrthoPolyLine
uid 377,0
va (VaSet
vasetType 3
)
xt "16000,72000,24000,72000"
pts [
"16000,72000"
"24000,72000"
]
)
start &38
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 381,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,70600,21100,72000"
st "restart"
blo "16000,71800"
tm "WireNameMgr"
)
)
on &39
)
*136 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,12000,145000,23000"
pts [
"132000,16000"
"132000,12000"
"142000,12000"
"142000,23000"
"145000,23000"
]
)
start &79
end &71
sat 32
eat 32
sty 1
sf 1
si 0
tg (WTG
uid 754,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,8600,134600,10000"
st "zero"
blo "131000,9800"
tm "WireNameMgr"
)
s (Text
uid 862,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,10000,149600,11400"
st "unsigned(angleBitNb-1:0)"
blo "131000,11200"
tm "SignalTypeMgr"
)
)
on &83
)
*137 (Wire
uid 801,0
shape (OrthoPolyLine
uid 802,0
va (VaSet
vasetType 3
)
xt "104000,32333,148000,80000"
pts [
"104000,80000"
"104000,78000"
"148000,78000"
"148000,32333"
]
)
start &86
end &73
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 804,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "146600,34700,148000,46000"
st "zeroing_source"
blo "147800,46000"
tm "WireNameMgr"
)
s (Text
uid 869,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "148000,46000,148000,46000"
blo "148000,46000"
tm "SignalTypeMgr"
)
)
on &119
)
*138 (Wire
uid 807,0
shape (OrthoPolyLine
uid 808,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151000,27000,163000,27000"
pts [
"151000,27000"
"163000,27000"
]
)
start &72
sat 32
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 811,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 812,0
va (VaSet
font "Verdana,12,0"
)
xt "153000,25600,162800,27000"
st "zeroingValue"
blo "153000,26800"
tm "WireNameMgr"
)
s (Text
uid 872,0
va (VaSet
font "Verdana,12,0"
)
xt "153000,27000,153000,27000"
blo "153000,27000"
tm "SignalTypeMgr"
)
)
on &90
)
*139 (Wire
uid 881,0
shape (OrthoPolyLine
uid 882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,67000,128000,67000"
pts [
"82750,67000"
"128000,67000"
]
)
start &103
end &91
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "120000,65600,134100,67000"
st "magnetizing_power"
blo "120000,66800"
tm "WireNameMgr"
)
)
on &92
)
*140 (Wire
uid 1076,0
shape (OrthoPolyLine
uid 1077,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,23000,41250,23000"
pts [
"35000,23000"
"41250,23000"
]
)
end &95
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1083,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,21600,40700,23000"
st "target"
blo "36000,22800"
tm "WireNameMgr"
)
)
on &14
)
*141 (Wire
uid 1084,0
shape (OrthoPolyLine
uid 1085,0
va (VaSet
vasetType 3
)
xt "35000,27000,41250,27000"
pts [
"35000,27000"
"41250,27000"
]
)
end &97
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1091,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,25600,41100,27000"
st "restart"
blo "36000,26800"
tm "WireNameMgr"
)
)
on &39
)
*142 (Wire
uid 1092,0
shape (OrthoPolyLine
uid 1093,0
va (VaSet
vasetType 3
)
xt "35000,29000,41250,29000"
pts [
"35000,29000"
"41250,29000"
]
)
end &94
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1099,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,27600,39800,29000"
st "clock"
blo "36000,28800"
tm "WireNameMgr"
)
)
on &2
)
*143 (Wire
uid 1100,0
shape (OrthoPolyLine
uid 1101,0
va (VaSet
vasetType 3
)
xt "35000,31000,41250,31000"
pts [
"35000,31000"
"41250,31000"
]
)
end &98
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1107,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,29600,40100,31000"
st "reset"
blo "36000,30800"
tm "WireNameMgr"
)
)
on &8
)
*144 (Wire
uid 1124,0
optionalChildren [
*145 (Ripper
uid 1199,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"73000,23000"
"74000,22000"
]
uid 1200,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73000,22000,74000,23000"
)
)
]
shape (OrthoPolyLine
uid 1125,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,23000,79000,23000"
pts [
"58750,23000"
"79000,23000"
]
)
start &96
sat 32
eat 16
sty 1
stc 0
sf 1
tg (WTG
uid 1128,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1129,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,21600,71800,23000"
st "target_registered"
blo "59000,22800"
tm "WireNameMgr"
)
s (Text
uid 1267,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,23000,59000,23000"
blo "59000,23000"
tm "SignalTypeMgr"
)
)
on &107
)
*146 (Wire
uid 1134,0
optionalChildren [
*147 (Ripper
uid 1172,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"111000,31000"
"110000,30000"
]
uid 1173,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110000,30000,111000,31000"
)
)
*148 (Ripper
uid 1195,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"116000,31000"
"115000,30000"
]
uid 1196,0
va (VaSet
vasetType 3
)
xt "115000,30000,116000,31000"
)
)
]
shape (OrthoPolyLine
uid 1135,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,31000,145000,31000"
pts [
"105000,31000"
"145000,31000"
]
)
end &74
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1141,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,29600,144600,31000"
st "target_double"
blo "134000,30800"
tm "WireNameMgr"
)
)
on &84
)
*149 (Wire
uid 1162,0
shape (OrthoPolyLine
uid 1163,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,21000,90000,22000"
pts [
"74000,22000"
"74000,21000"
"90000,21000"
]
)
start &145
end &109
sat 32
eat 32
sty 1
sl "(angleBitNb-2 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1165,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,18600,91000,20000"
st "target_registered(angleBitNb-2:0)"
blo "67000,19800"
tm "WireNameMgr"
)
)
on &107
)
*150 (Wire
uid 1168,0
shape (OrthoPolyLine
uid 1169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,21000,110000,30000"
pts [
"110000,30000"
"110000,21000"
"95000,21000"
]
)
start &147
end &110
sat 32
eat 32
sty 1
sl "(angleBitNb-1 DOWNTO 1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1171,0
va (VaSet
font "Verdana,12,0"
)
xt "94000,18600,115800,20000"
st "target_double(angleBitNb-1:1)"
blo "94000,19800"
tm "WireNameMgr"
)
)
on &84
)
*151 (Wire
uid 1189,0
shape (OrthoPolyLine
uid 1190,0
va (VaSet
vasetType 3
)
xt "115000,12000,121000,30000"
pts [
"115000,30000"
"115000,12000"
"121000,12000"
"121000,16000"
]
)
start &148
end &115
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1194,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,10600,127400,12000"
st "target_double(0)"
blo "115000,11800"
tm "WireNameMgr"
)
)
on &84
)
*152 (Wire
uid 1203,0
shape (OrthoPolyLine
uid 1204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,65000,24000,65000"
pts [
"13000,65000"
"24000,65000"
]
)
sat 16
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 1209,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1210,0
va (VaSet
font "Verdana,12,0"
)
xt "14000,63600,23800,65000"
st "zeroingValue"
blo "14000,64800"
tm "WireNameMgr"
)
s (Text
uid 1211,0
va (VaSet
font "Verdana,12,0"
)
xt "14000,65000,14000,65000"
blo "14000,65000"
tm "SignalTypeMgr"
)
)
on &90
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *153 (PackageList
uid 219,0
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 220,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,0,3900,1000"
st "Package List"
blo "-3000,800"
)
*155 (MLText
uid 221,0
va (VaSet
font "Verdana,8,0"
)
xt "-3000,1000,10600,6000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 222,0
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 223,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,0,30200,1000"
st "Compiler Directives"
blo "20000,800"
)
*157 (Text
uid 224,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,1000,32200,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*158 (MLText
uid 225,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "20000,2000,29300,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*159 (Text
uid 226,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,4000,32800,5000"
st "Post-module directives:"
blo "20000,4800"
)
*160 (MLText
uid 227,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*161 (Text
uid 228,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,5000,32400,6000"
st "End-module directives:"
blo "20000,5800"
)
*162 (MLText
uid 229,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1160"
viewArea "-5506,-2603,170753,104721"
cachedDiagramExtent "-3000,0,167800,89000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
scale 50
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 1336,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,5600,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
)
xt "1350,3200,6650,4400"
st "<library>"
blo "1350,4200"
tm "BdLibraryNameMgr"
)
*164 (Text
va (VaSet
)
xt "1350,4400,6150,5600"
st "<block>"
blo "1350,5400"
tm "BlkNameMgr"
)
*165 (Text
va (VaSet
)
xt "1350,5600,3250,6800"
st "I0"
blo "1350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1350,13200,1350,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-950,0,8950,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
)
xt "-450,3200,3750,4400"
st "Library"
blo "-450,4200"
)
*167 (Text
va (VaSet
)
xt "-450,4400,8450,5600"
st "MWComponent"
blo "-450,5400"
)
*168 (Text
va (VaSet
)
xt "-450,5600,1450,6800"
st "I0"
blo "-450,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7450,1200,-7450,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
)
xt "-200,3200,4000,4400"
st "Library"
blo "-200,4200"
tm "BdLibraryNameMgr"
)
*170 (Text
va (VaSet
)
xt "-200,4400,8200,5600"
st "SaComponent"
blo "-200,5400"
tm "CptNameMgr"
)
*171 (Text
va (VaSet
)
xt "-200,5600,1700,6800"
st "I0"
blo "-200,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7200,1200,-7200,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
)
xt "-700,3200,3500,4400"
st "Library"
blo "-700,4200"
)
*173 (Text
va (VaSet
)
xt "-700,4400,8700,5600"
st "VhdlComponent"
blo "-700,5400"
)
*174 (Text
va (VaSet
)
xt "-700,5600,1200,6800"
st "I0"
blo "-700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7700,1200,-7700,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1850,0,9850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
)
xt "-1350,3200,2850,4400"
st "Library"
blo "-1350,4200"
)
*176 (Text
va (VaSet
)
xt "-1350,4400,9350,5600"
st "VerilogComponent"
blo "-1350,5400"
)
*177 (Text
va (VaSet
)
xt "-1350,5600,550,6800"
st "I0"
blo "-1350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8350,1200,-8350,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3000,4000,5000,5000"
st "eb1"
blo "3000,4800"
tm "HdlTextNameMgr"
)
*179 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3000,5000,4000,6000"
st "1"
blo "3000,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,-1100,14200,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "250,250,1250,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "Verdana,8,1"
)
xt "12000,20000,22000,21000"
st "Frame Declarations"
blo "12000,20800"
)
*181 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "12000,21000,12000,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,-1100,8800,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "250,250,1250,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
va (VaSet
font "Verdana,8,1"
)
xt "12000,20000,22000,21000"
st "Frame Declarations"
blo "12000,20800"
)
*183 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "12000,21000,12000,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,8400,4000,9400"
st "Declarations"
blo "-3000,9200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,9400,400,10400"
st "Ports:"
blo "-3000,10200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,8400,1800,9400"
st "Pre User:"
blo "-3000,9200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "-3000,8400,-3000,8400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,28400,6000,29400"
st "Diagram Signals:"
blo "-3000,29200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,8400,3000,9400"
st "Post User:"
blo "-3000,9200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-3000,8400,-3000,8400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 24,0
usingSuid 1
emptyRow *184 (LEmptyRow
)
uid 232,0
optionalChildren [
*185 (RefLabelRowHdr
)
*186 (TitleRowHdr
)
*187 (FilterRowHdr
)
*188 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*189 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*190 (GroupColHdr
tm "GroupColHdrMgr"
)
*191 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*192 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*193 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*194 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*195 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*196 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*197 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_uLogic"
o 1
suid 1,0
)
)
uid 191,0
)
*198 (LeafLogPort
port (LogicalPort
decl (Decl
n "clockwise"
t "std_uLogic"
o 2
suid 2,0
)
)
uid 193,0
)
*199 (LeafLogPort
port (LogicalPort
decl (Decl
n "enStep"
t "std_uLogic"
o 3
suid 3,0
)
)
uid 195,0
)
*200 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_uLogic"
o 4
suid 4,0
)
)
uid 197,0
)
*201 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensorLeft"
t "std_uLogic"
o 6
suid 5,0
)
)
uid 199,0
)
*202 (LeafLogPort
port (LogicalPort
decl (Decl
n "stepperEnd"
t "std_uLogic"
o 7
suid 6,0
)
)
uid 201,0
)
*203 (LeafLogPort
port (LogicalPort
decl (Decl
n "target"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 8
suid 7,0
)
)
uid 203,0
)
*204 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "actual"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 9
suid 8,0
)
)
uid 205,0
)
*205 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 10
suid 9,0
)
)
uid 207,0
)
*206 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 11
suid 10,0
)
)
uid 209,0
)
*207 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 12
suid 11,0
)
)
uid 211,0
)
*208 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 13
suid 12,0
)
)
uid 213,0
)
*209 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reached"
t "std_ulogic"
o 15
suid 13,0
)
)
uid 215,0
)
*210 (LeafLogPort
port (LogicalPort
decl (Decl
n "restart"
t "std_ulogic"
o 5
suid 14,0
)
)
uid 369,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zero"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 18
suid 15,0
)
)
uid 815,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "target_double"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 17
suid 16,0
)
)
uid 817,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zeroingValue"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 19
suid 19,0
)
)
uid 821,0
)
*214 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "magnetizing_power"
t "unsigned"
b "(3 DOWNTO 0)"
o 19
suid 20,0
)
)
uid 874,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "target_registered"
t "unsigned"
b "(angleBitNb-1 DOWNTO 0)"
o 20
suid 22,0
)
)
uid 1201,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zeroing_source"
t "std_ulogic"
o 16
suid 24,0
)
)
uid 1214,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 245,0
optionalChildren [
*217 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *218 (MRCItem
litem &184
pos 20
dimension 20
)
uid 247,0
optionalChildren [
*219 (MRCItem
litem &185
pos 0
dimension 20
uid 248,0
)
*220 (MRCItem
litem &186
pos 1
dimension 23
uid 249,0
)
*221 (MRCItem
litem &187
pos 2
hidden 1
dimension 20
uid 250,0
)
*222 (MRCItem
litem &197
pos 8
dimension 20
uid 192,0
)
*223 (MRCItem
litem &198
pos 11
dimension 20
uid 194,0
)
*224 (MRCItem
litem &199
pos 7
dimension 20
uid 196,0
)
*225 (MRCItem
litem &200
pos 9
dimension 20
uid 198,0
)
*226 (MRCItem
litem &201
pos 12
dimension 20
uid 200,0
)
*227 (MRCItem
litem &202
pos 10
dimension 20
uid 202,0
)
*228 (MRCItem
litem &203
pos 4
dimension 20
uid 204,0
)
*229 (MRCItem
litem &204
pos 6
dimension 20
uid 206,0
)
*230 (MRCItem
litem &205
pos 0
dimension 20
uid 208,0
)
*231 (MRCItem
litem &206
pos 1
dimension 20
uid 210,0
)
*232 (MRCItem
litem &207
pos 2
dimension 20
uid 212,0
)
*233 (MRCItem
litem &208
pos 3
dimension 20
uid 214,0
)
*234 (MRCItem
litem &209
pos 5
dimension 20
uid 216,0
)
*235 (MRCItem
litem &210
pos 13
dimension 20
uid 368,0
)
*236 (MRCItem
litem &211
pos 15
dimension 20
uid 816,0
)
*237 (MRCItem
litem &212
pos 16
dimension 20
uid 818,0
)
*238 (MRCItem
litem &213
pos 17
dimension 20
uid 822,0
)
*239 (MRCItem
litem &214
pos 14
dimension 20
uid 873,0
)
*240 (MRCItem
litem &215
pos 18
dimension 20
uid 1202,0
)
*241 (MRCItem
litem &216
pos 19
dimension 20
uid 1215,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 251,0
optionalChildren [
*242 (MRCItem
litem &188
pos 0
dimension 20
uid 252,0
)
*243 (MRCItem
litem &190
pos 1
dimension 50
uid 253,0
)
*244 (MRCItem
litem &191
pos 2
dimension 100
uid 254,0
)
*245 (MRCItem
litem &192
pos 3
dimension 50
uid 255,0
)
*246 (MRCItem
litem &193
pos 4
dimension 100
uid 256,0
)
*247 (MRCItem
litem &194
pos 5
dimension 100
uid 257,0
)
*248 (MRCItem
litem &195
pos 6
dimension 50
uid 258,0
)
*249 (MRCItem
litem &196
pos 7
dimension 80
uid 259,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 246,0
vaOverrides [
]
)
]
)
uid 231,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *250 (LEmptyRow
)
uid 261,0
optionalChildren [
*251 (RefLabelRowHdr
)
*252 (TitleRowHdr
)
*253 (FilterRowHdr
)
*254 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*255 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*256 (GroupColHdr
tm "GroupColHdrMgr"
)
*257 (NameColHdr
tm "GenericNameColHdrMgr"
)
*258 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*259 (InitColHdr
tm "GenericValueColHdrMgr"
)
*260 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*261 (EolColHdr
tm "GenericEolColHdrMgr"
)
*262 (LogGeneric
generic (GiElement
name "angleBitNb"
type "positive"
value "8"
)
uid 385,0
)
]
)
pdm (PhysicalDM
uid 273,0
optionalChildren [
*263 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *264 (MRCItem
litem &250
pos 1
dimension 20
)
uid 275,0
optionalChildren [
*265 (MRCItem
litem &251
pos 0
dimension 20
uid 276,0
)
*266 (MRCItem
litem &252
pos 1
dimension 23
uid 277,0
)
*267 (MRCItem
litem &253
pos 2
hidden 1
dimension 20
uid 278,0
)
*268 (MRCItem
litem &262
pos 0
dimension 20
uid 384,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 279,0
optionalChildren [
*269 (MRCItem
litem &254
pos 0
dimension 20
uid 280,0
)
*270 (MRCItem
litem &256
pos 1
dimension 50
uid 281,0
)
*271 (MRCItem
litem &257
pos 2
dimension 100
uid 282,0
)
*272 (MRCItem
litem &258
pos 3
dimension 100
uid 283,0
)
*273 (MRCItem
litem &259
pos 4
dimension 50
uid 284,0
)
*274 (MRCItem
litem &260
pos 5
dimension 50
uid 285,0
)
*275 (MRCItem
litem &261
pos 6
dimension 80
uid 286,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 274,0
vaOverrides [
]
)
]
)
uid 260,0
type 1
)
activeModelName "BlockDiag"
)
