module module_0 (
    id_1,
    id_2,
    input [1 'b0 : 1] id_3,
    id_4,
    id_5,
    id_6,
    input logic [1 : id_5] id_7,
    input [id_3 : id_5] id_8,
    id_9
);
  input signed id_10;
  id_11 id_12 (
      .id_5(1),
      .id_7(1),
      .id_5(id_2),
      .id_3(id_11)
  );
endmodule
`define id_13 0
`resetall
