Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  3 13:19:28 2021
| Host         : LAPTOP-ONAOKO7P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.313     -414.480                     33                   97        0.151        0.000                      0                   97        3.000        0.000                       0                   103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      -14.313     -414.480                     33                   97        0.151        0.000                      0                   97        4.500        0.000                       0                    99  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           33  Failing Endpoints,  Worst Slack      -14.313ns,  Total Violation     -414.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.313ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.243ns  (logic 8.551ns (35.272%)  route 15.692ns (64.728%))
  Logic Levels:           41  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=7 LUT6=12)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.619    21.345    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I2_O)        0.124    21.469 r  design_1_i/fadd_wrap_0/inst/u1/y[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.990    22.459    design_1_i/fadd_wrap_0/inst/u1/y[24]_INST_0_i_1_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.583 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.154    22.737    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_4_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I3_O)        0.124    22.861 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0/O
                         net (fo=1, routed)           0.000    22.861    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[31]
    SLICE_X63Y61         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.506     7.952    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y61         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.638     8.591    
                         clock uncertainty           -0.074     8.516    
    SLICE_X63Y61         FDRE (Setup_fdre_C_D)        0.032     8.548    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                         -22.861    
  -------------------------------------------------------------------
                         slack                                -14.313    

Slack (VIOLATED) :        -14.049ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.976ns  (logic 8.551ns (35.665%)  route 15.425ns (64.335%))
  Logic Levels:           41  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 7.950 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.749    21.475    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.599 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_1/O
                         net (fo=2, routed)           0.465    22.064    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_1_n_0
    SLICE_X63Y63         LUT5 (Prop_lut5_I0_O)        0.124    22.188 f  design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0_i_1/O
                         net (fo=1, routed)           0.282    22.470    design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0_i_1_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.124    22.594 r  design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0/O
                         net (fo=1, routed)           0.000    22.594    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[0]
    SLICE_X65Y63         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.504     7.950    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X65Y63         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.638     8.589    
                         clock uncertainty           -0.074     8.514    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.031     8.545    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                -14.049    

Slack (VIOLATED) :        -13.973ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.987ns  (logic 8.455ns (35.249%)  route 15.532ns (64.751%))
  Logic Levels:           40  (CARRY4=15 LUT2=5 LUT3=2 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 7.950 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.749    21.475    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.599 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_1/O
                         net (fo=2, routed)           0.854    22.453    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_1_n_0
    SLICE_X64Y63         LUT2 (Prop_lut2_I0_O)        0.152    22.605 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0/O
                         net (fo=1, routed)           0.000    22.605    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[30]
    SLICE_X64Y63         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.504     7.950    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X64Y63         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.638     8.589    
                         clock uncertainty           -0.074     8.514    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.118     8.632    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                -13.973    

Slack (VIOLATED) :        -13.712ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.688ns  (logic 8.427ns (35.575%)  route 15.261ns (64.425%))
  Logic Levels:           40  (CARRY4=15 LUT2=5 LUT3=2 LUT4=1 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 7.950 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.533    21.259    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I2_O)        0.124    21.383 r  design_1_i/fadd_wrap_0/inst/u1/y[28]_INST_0_i_1/O
                         net (fo=2, routed)           0.800    22.183    design_1_i/fadd_wrap_0/inst/u1/y[28]_INST_0_i_1_n_0
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.124    22.307 r  design_1_i/fadd_wrap_0/inst/u1/y[28]_INST_0/O
                         net (fo=1, routed)           0.000    22.307    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[28]
    SLICE_X64Y64         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.504     7.950    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X64Y64         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.638     8.589    
                         clock uncertainty           -0.074     8.514    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.081     8.595    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                         -22.307    
  -------------------------------------------------------------------
                         slack                                -13.712    

Slack (VIOLATED) :        -13.598ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.575ns  (logic 8.427ns (35.746%)  route 15.148ns (64.254%))
  Logic Levels:           40  (CARRY4=15 LUT2=5 LUT3=2 LUT4=1 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 7.950 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.619    21.345    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I2_O)        0.124    21.469 r  design_1_i/fadd_wrap_0/inst/u1/y[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.600    22.069    design_1_i/fadd_wrap_0/inst/u1/y[24]_INST_0_i_1_n_0
    SLICE_X64Y63         LUT2 (Prop_lut2_I0_O)        0.124    22.193 r  design_1_i/fadd_wrap_0/inst/u1/y[24]_INST_0/O
                         net (fo=1, routed)           0.000    22.193    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[24]
    SLICE_X64Y63         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.504     7.950    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X64Y63         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.638     8.589    
                         clock uncertainty           -0.074     8.514    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.081     8.595    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                         -22.193    
  -------------------------------------------------------------------
                         slack                                -13.598    

Slack (VIOLATED) :        -13.513ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.438ns  (logic 8.427ns (35.955%)  route 15.011ns (64.045%))
  Logic Levels:           40  (CARRY4=15 LUT2=5 LUT3=2 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 7.950 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.347    21.073    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I0_O)        0.124    21.197 r  design_1_i/fadd_wrap_0/inst/u1/y[25]_INST_0_i_1/O
                         net (fo=3, routed)           0.735    21.932    design_1_i/fadd_wrap_0/inst/u1/y[25]_INST_0_i_1_n_0
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124    22.056 r  design_1_i/fadd_wrap_0/inst/u1/y[25]_INST_0/O
                         net (fo=1, routed)           0.000    22.056    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[25]
    SLICE_X65Y64         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.504     7.950    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X65Y64         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.638     8.589    
                         clock uncertainty           -0.074     8.514    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.029     8.543    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                         -22.056    
  -------------------------------------------------------------------
                         slack                                -13.513    

Slack (VIOLATED) :        -13.426ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.397ns  (logic 8.421ns (35.992%)  route 14.976ns (64.008%))
  Logic Levels:           40  (CARRY4=15 LUT2=5 LUT3=2 LUT4=1 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 7.950 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.456    21.181    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.124    21.305 r  design_1_i/fadd_wrap_0/inst/u1/y[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.592    21.897    design_1_i/fadd_wrap_0/inst/u1/y[27]_INST_0_i_1_n_0
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.118    22.015 r  design_1_i/fadd_wrap_0/inst/u1/y[27]_INST_0/O
                         net (fo=1, routed)           0.000    22.015    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[27]
    SLICE_X65Y64         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.504     7.950    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X65Y64         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.638     8.589    
                         clock uncertainty           -0.074     8.514    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.075     8.589    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                -13.426    

Slack (VIOLATED) :        -13.364ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.337ns  (logic 8.427ns (36.109%)  route 14.910ns (63.891%))
  Logic Levels:           40  (CARRY4=15 LUT2=5 LUT3=2 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 7.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.510    21.236    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.360 r  design_1_i/fadd_wrap_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=3, routed)           0.472    21.832    design_1_i/fadd_wrap_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    21.956 r  design_1_i/fadd_wrap_0/inst/u1/y[26]_INST_0/O
                         net (fo=1, routed)           0.000    21.956    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[26]
    SLICE_X64Y62         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.505     7.951    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.638     8.590    
                         clock uncertainty           -0.074     8.515    
    SLICE_X64Y62         FDRE (Setup_fdre_C_D)        0.077     8.592    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                         -21.956    
  -------------------------------------------------------------------
                         slack                                -13.364    

Slack (VIOLATED) :        -13.263ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 8.420ns (36.174%)  route 14.857ns (63.826%))
  Logic Levels:           40  (CARRY4=15 LUT2=5 LUT3=2 LUT4=1 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 7.950 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.348    21.074    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I2_O)        0.124    21.198 r  design_1_i/fadd_wrap_0/inst/u1/y[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.580    21.778    design_1_i/fadd_wrap_0/inst/u1/y[29]_INST_0_i_1_n_0
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.117    21.895 r  design_1_i/fadd_wrap_0/inst/u1/y[29]_INST_0/O
                         net (fo=1, routed)           0.000    21.895    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[29]
    SLICE_X64Y64         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.504     7.950    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X64Y64         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.638     8.589    
                         clock uncertainty           -0.074     8.514    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.118     8.632    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                -13.263    

Slack (VIOLATED) :        -13.255ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.180ns  (logic 8.427ns (36.354%)  route 14.753ns (63.646%))
  Logic Levels:           40  (CARRY4=15 LUT2=5 LUT3=2 LUT4=2 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 7.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.626    -1.381    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y54         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.925 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=7, routed)           0.675    -0.250    design_1_i/fadd_wrap_0/inst/u1/x2[27]
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.126 r  design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.308     0.182    design_1_i/fadd_wrap_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.306 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_56/O
                         net (fo=3, routed)           0.593     0.899    design_1_i/fadd_wrap_0/inst/u1/p_0_in__0[0]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.124     1.023 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_34_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.555 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.555    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_23_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.669    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_22_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.940 f  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17/CO[0]
                         net (fo=17, routed)          0.697     2.637    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_17_n_3
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.373     3.010 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_24_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.586 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20/O
                         net (fo=40, routed)          0.391     3.977    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_20_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8/O
                         net (fo=73, routed)          0.977     5.078    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_8_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.202 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42/O
                         net (fo=3, routed)           0.584     5.786    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_42_n_0
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.124     5.910 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44/O
                         net (fo=3, routed)           0.604     6.514    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_44_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16/O
                         net (fo=2, routed)           0.483     7.121    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_16_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.245 r  design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22/O
                         net (fo=2, routed)           0.456     7.701    design_1_i/fadd_wrap_0/inst/u1/y[19]_INST_0_i_22_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.825 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173/O
                         net (fo=2, routed)           0.712     8.537    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_173_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.044 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_117_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_122_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_91_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_36_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_29_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_16/O[2]
                         net (fo=131, routed)         0.966    10.705    design_1_i/fadd_wrap_0/inst/u1/p_2_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.302    11.007 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128/O
                         net (fo=1, routed)           0.151    11.159    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_128_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.283 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49/O
                         net (fo=4, routed)           0.936    12.218    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_49_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144/O
                         net (fo=1, routed)           0.560    12.902    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_144_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.026 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69/O
                         net (fo=1, routed)           0.279    13.305    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_69_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.429 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_22/O
                         net (fo=37, routed)          0.691    14.120    design_1_i/fadd_wrap_0/inst/u1_n_33
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.244 r  design_1_i/fadd_wrap_0/inst/eyf_carry_i_8/O
                         net (fo=1, routed)           0.000    14.244    design_1_i/fadd_wrap_0/inst/u1/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.776 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.161 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/CO[0]
                         net (fo=1, routed)           0.398    15.559    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.373    15.932 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5/O
                         net (fo=55, routed)          0.572    16.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_5_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I1_O)        0.124    16.628 r  design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5/O
                         net (fo=12, routed)          0.464    17.092    design_1_i/fadd_wrap_0/inst/u1/y[7]_INST_0_i_5_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.766 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.766    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.880    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.193 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/O[3]
                         net (fo=1, routed)           0.586    18.779    design_1_i/fadd_wrap_0/inst/u1/myr0[12]
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.306    19.085 r  design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.590    19.676    design_1_i/fadd_wrap_0/inst/u1/y[12]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.802    20.602    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.726 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.399    21.125    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I3_O)        0.124    21.249 r  design_1_i/fadd_wrap_0/inst/u1/y[23]_INST_0_i_1/O
                         net (fo=3, routed)           0.426    21.675    design_1_i/fadd_wrap_0/inst/u1/y[23]_INST_0_i_1_n_0
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.124    21.799 r  design_1_i/fadd_wrap_0/inst/u1/y[23]_INST_0/O
                         net (fo=1, routed)           0.000    21.799    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[23]
    SLICE_X63Y62         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.505     7.951    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y62         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.638     8.590    
                         clock uncertainty           -0.074     8.515    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029     8.544    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                         -21.799    
  -------------------------------------------------------------------
                         slack                                -13.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.351%)  route 0.082ns (36.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.594    -0.623    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/Q
                         net (fo=4, routed)           0.082    -0.400    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[23]
    SLICE_X63Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.864    -0.858    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.235    -0.623    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.072    -0.551    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.593    -0.624    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/Q
                         net (fo=8, routed)           0.080    -0.403    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[12]
    SLICE_X63Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.863    -0.859    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.235    -0.624    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.070    -0.554    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.592    -0.625    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y57         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/Q
                         net (fo=8, routed)           0.080    -0.404    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[16]
    SLICE_X63Y57         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.862    -0.860    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y57         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.235    -0.625    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.070    -0.555    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (62.924%)  route 0.083ns (37.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.592    -0.625    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y56         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/Q
                         net (fo=8, routed)           0.083    -0.401    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[6]
    SLICE_X58Y56         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.861    -0.861    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y56         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.236    -0.625    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.070    -0.555    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.098%)  route 0.082ns (36.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.592    -0.625    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X61Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/Q
                         net (fo=8, routed)           0.082    -0.402    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[14]
    SLICE_X61Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.861    -0.861    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X61Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.236    -0.625    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.066    -0.559    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.141ns (62.587%)  route 0.084ns (37.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.592    -0.625    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y55         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/Q
                         net (fo=8, routed)           0.084    -0.400    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[1]
    SLICE_X58Y55         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.861    -0.861    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y55         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.236    -0.625    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.066    -0.559    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.128%)  route 0.090ns (38.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.592    -0.625    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y55         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/Q
                         net (fo=8, routed)           0.090    -0.394    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[7]
    SLICE_X58Y55         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.861    -0.861    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y55         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.236    -0.625    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.070    -0.555    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.180%)  route 0.093ns (39.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.592    -0.625    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X61Y56         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/Q
                         net (fo=8, routed)           0.093    -0.391    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[13]
    SLICE_X61Y56         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.861    -0.861    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X61Y56         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.236    -0.625    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.072    -0.553    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.672%)  route 0.091ns (39.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.594    -0.623    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X65Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=9, routed)           0.091    -0.391    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[29]
    SLICE_X65Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.864    -0.858    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X65Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.235    -0.623    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.070    -0.553    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.593    -0.624    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/Q
                         net (fo=10, routed)          0.092    -0.391    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[28]
    SLICE_X63Y53         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.863    -0.859    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.235    -0.624    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.070    -0.554    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y57     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y57     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y54     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y54     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y54     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y54     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y53     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



