

================================================================
== Synthesis Summary Report of 'convolution5_hls'
================================================================
+ General Information: 
    * Date:           Fri Dec 13 16:50:29 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lenet_ip_gen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                                     Modules                                    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                                     & Loops                                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ convolution5_hls                                                              |     -|  0.00|   146266|  1.463e+06|         -|   146267|     -|        no|  16 (5%)|  8 (~0%)|  7698 (3%)|  8604 (7%)|    -|
    | o VITIS_LOOP_18_1                                                              |     -|  7.30|   146265|  1.463e+06|      9751|        -|    15|        no|        -|        -|          -|          -|    -|
    |  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4   |     -|  0.00|     1207|  1.207e+04|         -|     1207|     -|        no|        -|        -|  147 (~0%)|  139 (~0%)|    -|
    |   o VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4                            |    II|  7.30|     1205|  1.205e+04|         9|        3|   400|       yes|        -|        -|          -|          -|    -|
    |  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41  |     -|  0.00|     1207|  1.207e+04|         -|     1207|     -|        no|        -|        -|  147 (~0%)|  139 (~0%)|    -|
    |   o VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4                            |    II|  7.30|     1205|  1.205e+04|         9|        3|   400|       yes|        -|        -|          -|          -|    -|
    |  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42  |     -|  0.00|     1207|  1.207e+04|         -|     1207|     -|        no|        -|        -|  147 (~0%)|  139 (~0%)|    -|
    |   o VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4                            |    II|  7.30|     1205|  1.205e+04|         9|        3|   400|       yes|        -|        -|          -|          -|    -|
    |  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43  |     -|  0.00|     1207|  1.207e+04|         -|     1207|     -|        no|        -|        -|  147 (~0%)|  139 (~0%)|    -|
    |   o VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4                            |    II|  7.30|     1205|  1.205e+04|         9|        3|   400|       yes|        -|        -|          -|          -|    -|
    |  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44  |     -|  0.00|     1207|  1.207e+04|         -|     1207|     -|        no|        -|        -|  147 (~0%)|  139 (~0%)|    -|
    |   o VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4                            |    II|  7.30|     1205|  1.205e+04|         9|        3|   400|       yes|        -|        -|          -|          -|    -|
    |  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45  |     -|  0.00|     1207|  1.207e+04|         -|     1207|     -|        no|        -|        -|  147 (~0%)|  139 (~0%)|    -|
    |   o VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4                            |    II|  7.30|     1205|  1.205e+04|         9|        3|   400|       yes|        -|        -|          -|          -|    -|
    |  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46  |     -|  0.00|     1207|  1.207e+04|         -|     1207|     -|        no|        -|        -|  147 (~0%)|  139 (~0%)|    -|
    |   o VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4                            |    II|  7.30|     1205|  1.205e+04|         9|        3|   400|       yes|        -|        -|          -|          -|    -|
    |  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47  |     -|  0.00|     1207|  1.207e+04|         -|     1207|     -|        no|        -|        -|  147 (~0%)|  139 (~0%)|    -|
    |   o VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4                            |    II|  7.30|     1205|  1.205e+04|         9|        3|   400|       yes|        -|        -|          -|          -|    -|
    +--------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_BIAS     | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_INPUT_r  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_OUTPUT_r | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_WEIGHTS  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_CTRL_BUS | 32         | 4             |        |          |
| s_axi_control  | 32         | 6             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface      | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL_BUS | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL_BUS | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL_BUS | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL_BUS | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control  | input_r_r_1  | 0x10   | 32    | W      | Data signal of input_r_r         |                                                                      |
| s_axi_control  | input_r_r_2  | 0x14   | 32    | W      | Data signal of input_r_r         |                                                                      |
| s_axi_control  | weights_r_1  | 0x1c   | 32    | W      | Data signal of weights_r         |                                                                      |
| s_axi_control  | weights_r_2  | 0x20   | 32    | W      | Data signal of weights_r         |                                                                      |
| s_axi_control  | bias_r_1     | 0x28   | 32    | W      | Data signal of bias_r            |                                                                      |
| s_axi_control  | bias_r_2     | 0x2c   | 32    | W      | Data signal of bias_r            |                                                                      |
| s_axi_control  | output_r_r_1 | 0x34   | 32    | W      | Data signal of output_r_r        |                                                                      |
| s_axi_control  | output_r_r_2 | 0x38   | 32    | W      | Data signal of output_r_r        |                                                                      |
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | float*   |
| weights  | in        | float*   |
| bias     | in        | float*   |
| output   | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+-----------+----------+---------------------------------------+
| Argument | HW Interface   | HW Type   | HW Usage | HW Info                               |
+----------+----------------+-----------+----------+---------------------------------------+
| input    | m_axi_INPUT_r  | interface |          |                                       |
| input    | s_axi_control  | interface | offset   |                                       |
| weights  | m_axi_WEIGHTS  | interface |          |                                       |
| weights  | s_axi_control  | register  | offset   | name=weights_r_1 offset=0x1c range=32 |
| weights  | s_axi_control  | register  | offset   | name=weights_r_2 offset=0x20 range=32 |
| bias     | m_axi_BIAS     | interface |          |                                       |
| bias     | s_axi_control  | register  | offset   | name=bias_r_1 offset=0x28 range=32    |
| bias     | s_axi_control  | register  | offset   | name=bias_r_2 offset=0x2c range=32    |
| output   | m_axi_OUTPUT_r | interface |          |                                       |
| output   | s_axi_control  | interface | offset   |                                       |
+----------+----------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+-----------+--------+-------+-----------------+-----------------------------------------------------------------------------------------+
| HW Interface  | Direction | Length | Width | Loop            | Loop Location                                                                           |
+---------------+-----------+--------+-------+-----------------+-----------------------------------------------------------------------------------------+
| m_axi_INPUT_r | read      | 400    | 32    | VITIS_LOOP_24_2 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26 |
| m_axi_WEIGHTS | read      | 400    | 32    | VITIS_LOOP_24_2 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26 |
+---------------+-----------+--------+-------+-----------------+-----------------------------------------------------------------------------------------+

* All M_AXI Variable Accesses
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface  | Variable | Access Location                                                                         | Direction | Burst Status | Length | Loop            | Loop Location                                                                           | Resolution | Problem                                                                                                 |
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_BIAS    | bias     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36:34 | read      | Fail         |        | VITIS_LOOP_18_1 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18:19 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_INPUT   | input    | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:28:20 | read      | Widen Fail   |        | VITIS_LOOP_26_4 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_INPUT   | input    | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:28:20 | read      | Fail         |        | VITIS_LOOP_18_1 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18:19 | 214-229    | Could not analyze pattern                                                                               |
| m_axi_INPUT   | input    | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:28:20 | read      | Inferred     | 400    | VITIS_LOOP_24_2 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26 |            |                                                                                                         |
| m_axi_OUTPUT  | output   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36:26 | write     | Fail         |        | VITIS_LOOP_18_1 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18:19 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_WEIGHTS | weights  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:29:40 | read      | Widen Fail   |        | VITIS_LOOP_26_4 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_WEIGHTS | weights  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:29:40 | read      | Fail         |        | VITIS_LOOP_18_1 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18:19 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_WEIGHTS | weights  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:29:40 | read      | Inferred     | 400    | VITIS_LOOP_24_2 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26 |            |                                                                                                         |
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                                                          | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + convolution5_hls                                                            | 8   |        |             |      |         |         |
|   mul_7ns_12ns_18_1_1_U58                                                     | 1   |        | mul_ln24    | mul  | auto    | 0       |
|   add_ln24_fu_649_p2                                                          |     |        | add_ln24    | add  | fabric  | 0       |
|   add_ln24_1_fu_747_p2                                                        |     |        | add_ln24_1  | add  | fabric  | 0       |
|   add_ln24_2_fu_756_p2                                                        |     |        | add_ln24_2  | add  | fabric  | 0       |
|   add_ln36_fu_676_p2                                                          |     |        | add_ln36    | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U57                                          | 2   |        | add1        | fadd | fulldsp | 3       |
|   add_ln36_1_fu_701_p2                                                        |     |        | add_ln36_1  | add  | fabric  | 0       |
|   add_ln24_3_fu_853_p2                                                        |     |        | add_ln24_3  | add  | fabric  | 0       |
|   add_ln24_4_fu_862_p2                                                        |     |        | add_ln24_4  | add  | fabric  | 0       |
|   add_ln36_2_fu_780_p2                                                        |     |        | add_ln36_2  | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U57                                          | 2   |        | add33_1     | fadd | fulldsp | 3       |
|   add_ln36_3_fu_805_p2                                                        |     |        | add_ln36_3  | add  | fabric  | 0       |
|   add_ln24_5_fu_1276_p2                                                       |     |        | add_ln24_5  | add  | fabric  | 0       |
|   add_ln24_6_fu_1285_p2                                                       |     |        | add_ln24_6  | add  | fabric  | 0       |
|   add_ln36_4_fu_880_p2                                                        |     |        | add_ln36_4  | add  | fabric  | 0       |
|   add_ln36_5_fu_890_p2                                                        |     |        | add_ln36_5  | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U57                                          | 2   |        | add33_2     | fadd | fulldsp | 3       |
|   add_ln36_6_fu_915_p2                                                        |     |        | add_ln36_6  | add  | fabric  | 0       |
|   add_ln24_7_fu_1315_p2                                                       |     |        | add_ln24_7  | add  | fabric  | 0       |
|   add_ln24_8_fu_1324_p2                                                       |     |        | add_ln24_8  | add  | fabric  | 0       |
|   add_ln36_7_fu_959_p2                                                        |     |        | add_ln36_7  | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U57                                          | 2   |        | add33_3     | fadd | fulldsp | 3       |
|   add_ln36_8_fu_984_p2                                                        |     |        | add_ln36_8  | add  | fabric  | 0       |
|   add_ln24_9_fu_1362_p2                                                       |     |        | add_ln24_9  | add  | fabric  | 0       |
|   add_ln24_10_fu_1371_p2                                                      |     |        | add_ln24_10 | add  | fabric  | 0       |
|   add_ln36_9_fu_1018_p2                                                       |     |        | add_ln36_9  | add  | fabric  | 0       |
|   add_ln36_10_fu_1028_p2                                                      |     |        | add_ln36_10 | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U57                                          | 2   |        | add33_4     | fadd | fulldsp | 3       |
|   add_ln36_11_fu_1053_p2                                                      |     |        | add_ln36_11 | add  | fabric  | 0       |
|   add_ln24_11_fu_1409_p2                                                      |     |        | add_ln24_11 | add  | fabric  | 0       |
|   add_ln24_12_fu_1418_p2                                                      |     |        | add_ln24_12 | add  | fabric  | 0       |
|   add_ln36_12_fu_1078_p2                                                      |     |        | add_ln36_12 | add  | fabric  | 0       |
|   add_ln36_13_fu_1087_p2                                                      |     |        | add_ln36_13 | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U57                                          | 2   |        | add33_5     | fadd | fulldsp | 3       |
|   add_ln36_14_fu_1112_p2                                                      |     |        | add_ln36_14 | add  | fabric  | 0       |
|   add_ln24_13_fu_1433_p2                                                      |     |        | add_ln24_13 | add  | fabric  | 0       |
|   add_ln24_14_fu_1442_p2                                                      |     |        | add_ln24_14 | add  | fabric  | 0       |
|   add_ln36_15_fu_1146_p2                                                      |     |        | add_ln36_15 | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U57                                          | 2   |        | add33_6     | fadd | fulldsp | 3       |
|   add_ln36_16_fu_1171_p2                                                      |     |        | add_ln36_16 | add  | fabric  | 0       |
|   add_ln36_17_fu_1205_p2                                                      |     |        | add_ln36_17 | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U57                                          | 2   |        | add33_7     | fadd | fulldsp | 3       |
|   add_ln36_18_fu_1230_p2                                                      |     |        | add_ln36_18 | add  | fabric  | 0       |
|   add_ln18_fu_726_p2                                                          |     |        | add_ln18    | add  | fabric  | 0       |
|  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4  | 0   |        |             |      |         |         |
|    add_ln24_fu_132_p2                                                         |     |        | add_ln24    | add  | fabric  | 0       |
|  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41 | 0   |        |             |      |         |         |
|    add_ln24_fu_132_p2                                                         |     |        | add_ln24    | add  | fabric  | 0       |
|  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42 | 0   |        |             |      |         |         |
|    add_ln24_fu_132_p2                                                         |     |        | add_ln24    | add  | fabric  | 0       |
|  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43 | 0   |        |             |      |         |         |
|    add_ln24_fu_132_p2                                                         |     |        | add_ln24    | add  | fabric  | 0       |
|  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44 | 0   |        |             |      |         |         |
|    add_ln24_fu_132_p2                                                         |     |        | add_ln24    | add  | fabric  | 0       |
|  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45 | 0   |        |             |      |         |         |
|    add_ln24_fu_132_p2                                                         |     |        | add_ln24    | add  | fabric  | 0       |
|  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46 | 0   |        |             |      |         |         |
|    add_ln24_fu_132_p2                                                         |     |        | add_ln24    | add  | fabric  | 0       |
|  + convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47 | 0   |        |             |      |         |         |
|    add_ln24_fu_132_p2                                                         |     |        | add_ln24    | add  | fabric  | 0       |
+-------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name               | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                    |           |           |      |      |        |          |      |         | Banks            |
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + convolution5_hls |           |           | 16   | 0    |        |          |      |         |                  |
|   CTRL_BUS_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_s_axi_U  | interface | s_axilite |      |      |        |          |      |         |                  |
|   BIAS_m_axi_U     | interface | m_axi     | 4    |      |        |          |      |         |                  |
|   INPUT_r_m_axi_U  | interface | m_axi     | 4    |      |        |          |      |         |                  |
|   OUTPUT_r_m_axi_U | interface | m_axi     | 4    |      |        |          |      |         |                  |
|   WEIGHTS_m_axi_U  | interface | m_axi     | 4    |      |        |          |      |         |                  |
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
| Type      | Options                                                    | Location                                                                                                          |
+-----------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
| interface | s_axilite port=return bundle=CTRL_BUS                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:11 in convolution5_hls, return  |
| interface | m_axi depth=400 port=input offset=slave bundle=INPUT       | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:12 in convolution5_hls, input   |
| interface | m_axi depth=48000 port=weights offset=slave bundle=WEIGHTS | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:13 in convolution5_hls, weights |
| interface | m_axi depth=120 port=bias offset=slave bundle=BIAS         | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:14 in convolution5_hls, bias    |
| interface | m_axi depth=120 port=output offset=slave bundle=OUTPUT     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:15 in convolution5_hls, output  |
| unroll    | factor=8                                                   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:19 in convolution5_hls          |
| pipeline  | II=1                                                       | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:27 in convolution5_hls          |
+-----------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


