Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jul  7 15:20:05 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.663        0.000                      0                 5577        0.041        0.000                      0                 5577        3.000        0.000                       0                  2350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
  s_clk_clkfbout       {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                         3.000        0.000                       0                     1  
  s_clk_20mhz          28.082        0.000                      0                 5418        0.041        0.000                      0                 5418       24.500        0.000                       0                  2282  
  s_clk_7_37mhz       131.172        0.000                      0                  122        0.213        0.000                      0                  122       67.320        0.000                       0                    65  
  s_clk_clkfbout                                                                                                                                                   48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 47.478        0.000                      0                    2        0.366        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.623        0.000                      0                    2        0.399        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.717        0.000                      0                   11        0.277        0.000                      0                   11  
s_clk_20mhz            wiz_20mhz_virt_out           5.663        0.000                      0                   22       33.214        0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       40.293        0.000                      0                    1       84.984        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             40.308        0.000                      0                    3        2.460        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       28.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.082ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.606ns  (logic 7.798ns (36.092%)  route 13.808ns (63.908%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 55.890 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X42Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=20, routed)          1.252     8.023    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y103        LUT1 (Prop_lut1_I0_O)        0.124     8.147 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.190     8.337    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.917 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.917    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[1]
                         net (fo=12, routed)          1.459    10.710    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[6]
    SLICE_X42Y104        LUT5 (Prop_lut5_I1_O)        0.303    11.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    11.013    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.501    12.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X43Y104        LUT5 (Prop_lut5_I0_O)        0.329    12.421 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.674    13.096    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.332    13.428 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.632    14.060    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.184    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.734 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.734    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.047 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.326    16.372    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.678 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.537    17.216    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.742    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.546    18.621    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_6
    SLICE_X38Y109        LUT4 (Prop_lut4_I0_O)        0.303    18.924 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.552    19.476    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.686    20.618    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.358    20.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.618    21.594    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.326    21.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.428    22.347    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.124    22.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_15/O
                         net (fo=4, routed)           0.812    23.284    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.124    23.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.658    24.066    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    24.190 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.320    24.510    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.634 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.657    25.292    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.416 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.151    26.566    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1_n_0
    SLICE_X32Y106        LUT4 (Prop_lut4_I2_O)        0.152    26.718 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[93]_INST_0/O
                         net (fo=2, routed)           0.810    27.528    s_adxl_txt_ascii_line1[93]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.332    27.860 r  s_cls_txt_ascii_line1[93]_i_1/O
                         net (fo=1, routed)           0.000    27.860    s_cls_txt_ascii_line1[93]_i_1_n_0
    SLICE_X32Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.504    55.890    s_clk_20mhz_BUFG
    SLICE_X32Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[93]/C
                         clock pessimism              0.232    56.122    
                         clock uncertainty           -0.210    55.912    
    SLICE_X32Y104        FDRE (Setup_fdre_C_D)        0.029    55.941    s_cls_txt_ascii_line1_reg[93]
  -------------------------------------------------------------------
                         required time                         55.941    
                         arrival time                         -27.860    
  -------------------------------------------------------------------
                         slack                                 28.082    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.380ns  (logic 7.798ns (36.473%)  route 13.582ns (63.527%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 55.890 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X42Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=20, routed)          1.252     8.023    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y103        LUT1 (Prop_lut1_I0_O)        0.124     8.147 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.190     8.337    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.917 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.917    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[1]
                         net (fo=12, routed)          1.459    10.710    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[6]
    SLICE_X42Y104        LUT5 (Prop_lut5_I1_O)        0.303    11.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    11.013    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.501    12.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X43Y104        LUT5 (Prop_lut5_I0_O)        0.329    12.421 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.674    13.096    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.332    13.428 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.632    14.060    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.184    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.734 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.734    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.047 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.326    16.372    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.678 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.537    17.216    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.742    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.546    18.621    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_6
    SLICE_X38Y109        LUT4 (Prop_lut4_I0_O)        0.303    18.924 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.552    19.476    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.686    20.618    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.358    20.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.618    21.594    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.326    21.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.428    22.347    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.124    22.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_15/O
                         net (fo=4, routed)           0.812    23.284    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.124    23.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.658    24.066    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    24.190 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.320    24.510    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.634 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.657    25.292    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.416 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.151    26.566    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1_n_0
    SLICE_X32Y106        LUT4 (Prop_lut4_I2_O)        0.152    26.718 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[93]_INST_0/O
                         net (fo=2, routed)           0.584    27.302    s_adxl_txt_ascii_line1[93]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.332    27.634 r  s_uart_dat_ascii_line[237]_i_1/O
                         net (fo=1, routed)           0.000    27.634    s_uart_dat_ascii_line[237]_i_1_n_0
    SLICE_X32Y104        FDRE                                         r  s_uart_dat_ascii_line_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.504    55.890    s_clk_20mhz_BUFG
    SLICE_X32Y104        FDRE                                         r  s_uart_dat_ascii_line_reg[237]/C
                         clock pessimism              0.232    56.122    
                         clock uncertainty           -0.210    55.912    
    SLICE_X32Y104        FDRE (Setup_fdre_C_D)        0.031    55.943    s_uart_dat_ascii_line_reg[237]
  -------------------------------------------------------------------
                         required time                         55.943    
                         arrival time                         -27.634    
  -------------------------------------------------------------------
                         slack                                 28.310    

Slack (MET) :             28.383ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.306ns  (logic 7.788ns (36.553%)  route 13.518ns (63.447%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 55.891 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X42Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=20, routed)          1.252     8.023    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y103        LUT1 (Prop_lut1_I0_O)        0.124     8.147 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.190     8.337    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.917 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.917    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[1]
                         net (fo=12, routed)          1.459    10.710    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[6]
    SLICE_X42Y104        LUT5 (Prop_lut5_I1_O)        0.303    11.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    11.013    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.501    12.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X43Y104        LUT5 (Prop_lut5_I0_O)        0.329    12.421 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.674    13.096    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.332    13.428 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.632    14.060    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.184    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.734 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.734    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.047 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.326    16.372    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.678 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.537    17.216    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.742    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.546    18.621    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_6
    SLICE_X38Y109        LUT4 (Prop_lut4_I0_O)        0.303    18.924 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.552    19.476    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.686    20.618    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.358    20.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.618    21.594    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.326    21.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.428    22.347    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.124    22.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_15/O
                         net (fo=4, routed)           0.812    23.284    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.124    23.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.658    24.066    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    24.190 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.320    24.510    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.634 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.509    25.144    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.124    25.268 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.173    26.441    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X34Y107        LUT5 (Prop_lut5_I1_O)        0.146    26.587 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           0.645    27.232    s_adxl_txt_ascii_line1[90]
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.328    27.560 r  s_cls_txt_ascii_line1[90]_i_1/O
                         net (fo=1, routed)           0.000    27.560    s_cls_txt_ascii_line1[90]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  s_cls_txt_ascii_line1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.505    55.891    s_clk_20mhz_BUFG
    SLICE_X31Y100        FDRE                                         r  s_cls_txt_ascii_line1_reg[90]/C
                         clock pessimism              0.232    56.123    
                         clock uncertainty           -0.210    55.913    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)        0.029    55.942    s_cls_txt_ascii_line1_reg[90]
  -------------------------------------------------------------------
                         required time                         55.942    
                         arrival time                         -27.560    
  -------------------------------------------------------------------
                         slack                                 28.383    

Slack (MET) :             28.388ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.303ns  (logic 7.788ns (36.558%)  route 13.515ns (63.442%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 55.891 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X42Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=20, routed)          1.252     8.023    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y103        LUT1 (Prop_lut1_I0_O)        0.124     8.147 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.190     8.337    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.917 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.917    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[1]
                         net (fo=12, routed)          1.459    10.710    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[6]
    SLICE_X42Y104        LUT5 (Prop_lut5_I1_O)        0.303    11.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    11.013    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.501    12.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X43Y104        LUT5 (Prop_lut5_I0_O)        0.329    12.421 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.674    13.096    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.332    13.428 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.632    14.060    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.184    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.734 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.734    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.047 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.326    16.372    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.678 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.537    17.216    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.742    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.546    18.621    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_6
    SLICE_X38Y109        LUT4 (Prop_lut4_I0_O)        0.303    18.924 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.552    19.476    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.686    20.618    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.358    20.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.618    21.594    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.326    21.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.428    22.347    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.124    22.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_15/O
                         net (fo=4, routed)           0.812    23.284    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.124    23.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.658    24.066    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    24.190 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.320    24.510    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.634 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.509    25.144    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.124    25.268 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.173    26.441    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X34Y107        LUT5 (Prop_lut5_I1_O)        0.146    26.587 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           0.642    27.229    s_adxl_txt_ascii_line1[90]
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.328    27.557 r  s_uart_dat_ascii_line[234]_i_1/O
                         net (fo=1, routed)           0.000    27.557    s_uart_dat_ascii_line[234]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  s_uart_dat_ascii_line_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.505    55.891    s_clk_20mhz_BUFG
    SLICE_X31Y100        FDRE                                         r  s_uart_dat_ascii_line_reg[234]/C
                         clock pessimism              0.232    56.123    
                         clock uncertainty           -0.210    55.913    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)        0.031    55.944    s_uart_dat_ascii_line_reg[234]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                         -27.557    
  -------------------------------------------------------------------
                         slack                                 28.388    

Slack (MET) :             28.536ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.153ns  (logic 7.221ns (34.137%)  route 13.932ns (65.863%))
  Logic Levels:           22  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 55.898 - 50.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.644     6.263    s_clk_20mhz_BUFG
    SLICE_X12Y89         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.518     6.781 f  s_hex_3axis_temp_measurements_display_reg[14]/Q
                         net (fo=20, routed)          1.338     8.119    u_adxl362_readings_to_ascii/i_3axis_temp[14]
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     8.243 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.243    u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_75_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.776 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.776    u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_46_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.995 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[49]_INST_0_i_4/O[0]
                         net (fo=9, routed)           1.456    10.450    u_adxl362_readings_to_ascii/s_txt_temp_u160[9]
    SLICE_X7Y91          LUT5 (Prop_lut5_I1_O)        0.295    10.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    10.745    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_118_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.292 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_53/O[2]
                         net (fo=3, routed)           0.847    12.139    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_53_n_5
    SLICE_X10Y91         LUT5 (Prop_lut5_I0_O)        0.328    12.467 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_70/O
                         net (fo=2, routed)           1.345    13.812    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_70_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.328    14.140 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    14.140    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_23_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.684 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[2]
                         net (fo=17, routed)          1.133    15.816    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_5
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.301    16.117 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_82/O
                         net (fo=1, routed)           0.486    16.604    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_82_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.000 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.000    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_34_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.219 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[0]
                         net (fo=3, routed)           0.568    17.787    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_7
    SLICE_X8Y94          LUT4 (Prop_lut4_I0_O)        0.295    18.082 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28/O
                         net (fo=1, routed)           0.707    18.788    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.314 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.314    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.965    20.436    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.357    20.793 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.470    21.264    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.326    21.590 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.657    22.246    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.150    22.396 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.656    23.052    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.326    23.378 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.689    24.068    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124    24.192 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.843    25.035    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    25.159 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_2/O
                         net (fo=5, routed)           1.044    26.202    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_2_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    26.354 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0/O
                         net (fo=2, routed)           0.730    27.084    s_adxl_txt_ascii_line2[46]
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.332    27.416 r  s_cls_txt_ascii_line2[46]_i_1/O
                         net (fo=1, routed)           0.000    27.416    s_cls_txt_ascii_line2[46]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  s_cls_txt_ascii_line2_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.512    55.898    s_clk_20mhz_BUFG
    SLICE_X11Y100        FDRE                                         r  s_cls_txt_ascii_line2_reg[46]/C
                         clock pessimism              0.232    56.130    
                         clock uncertainty           -0.210    55.920    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.031    55.951    s_cls_txt_ascii_line2_reg[46]
  -------------------------------------------------------------------
                         required time                         55.951    
                         arrival time                         -27.416    
  -------------------------------------------------------------------
                         slack                                 28.536    

Slack (MET) :             28.571ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.119ns  (logic 7.562ns (35.807%)  route 13.557ns (64.193%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 55.890 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X42Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=20, routed)          1.252     8.023    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y103        LUT1 (Prop_lut1_I0_O)        0.124     8.147 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.190     8.337    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.917 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.917    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[1]
                         net (fo=12, routed)          1.459    10.710    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[6]
    SLICE_X42Y104        LUT5 (Prop_lut5_I1_O)        0.303    11.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    11.013    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.501    12.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X43Y104        LUT5 (Prop_lut5_I0_O)        0.329    12.421 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.674    13.096    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.332    13.428 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.632    14.060    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.184    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.734 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.734    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.047 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.326    16.372    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.678 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.537    17.216    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.742    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.546    18.621    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_6
    SLICE_X38Y109        LUT4 (Prop_lut4_I0_O)        0.303    18.924 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.552    19.476    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.686    20.618    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.358    20.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.618    21.594    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.326    21.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.428    22.347    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.124    22.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_15/O
                         net (fo=4, routed)           0.812    23.284    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.124    23.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.658    24.066    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    24.190 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.320    24.510    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.634 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.514    25.149    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I0_O)        0.124    25.273 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_3/O
                         net (fo=6, routed)           0.972    26.245    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_3_n_0
    SLICE_X34Y107        LUT4 (Prop_lut4_I1_O)        0.124    26.369 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[89]_INST_0/O
                         net (fo=2, routed)           0.880    27.249    s_adxl_txt_ascii_line1[89]
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    27.373 r  s_cls_txt_ascii_line1[89]_i_1/O
                         net (fo=1, routed)           0.000    27.373    s_cls_txt_ascii_line1[89]_i_1_n_0
    SLICE_X31Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.504    55.890    s_clk_20mhz_BUFG
    SLICE_X31Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[89]/C
                         clock pessimism              0.232    56.122    
                         clock uncertainty           -0.210    55.912    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.031    55.943    s_cls_txt_ascii_line1_reg[89]
  -------------------------------------------------------------------
                         required time                         55.943    
                         arrival time                         -27.373    
  -------------------------------------------------------------------
                         slack                                 28.571    

Slack (MET) :             28.586ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 7.792ns (36.926%)  route 13.310ns (63.074%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 55.890 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X42Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=20, routed)          1.252     8.023    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y103        LUT1 (Prop_lut1_I0_O)        0.124     8.147 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.190     8.337    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.917 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.917    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[1]
                         net (fo=12, routed)          1.459    10.710    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[6]
    SLICE_X42Y104        LUT5 (Prop_lut5_I1_O)        0.303    11.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    11.013    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.501    12.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X43Y104        LUT5 (Prop_lut5_I0_O)        0.329    12.421 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.674    13.096    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.332    13.428 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.632    14.060    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.184    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.734 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.734    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.047 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.326    16.372    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.678 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.537    17.216    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.742    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.546    18.621    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_6
    SLICE_X38Y109        LUT4 (Prop_lut4_I0_O)        0.303    18.924 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.552    19.476    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.686    20.618    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.358    20.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.618    21.594    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.326    21.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.428    22.347    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.124    22.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_15/O
                         net (fo=4, routed)           0.812    23.284    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.124    23.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.658    24.066    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    24.190 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.320    24.510    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.634 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.657    25.292    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.148    26.563    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1_n_0
    SLICE_X32Y106        LUT4 (Prop_lut4_I1_O)        0.152    26.715 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0/O
                         net (fo=2, routed)           0.314    27.030    s_adxl_txt_ascii_line1[94]
    SLICE_X31Y105        LUT6 (Prop_lut6_I5_O)        0.326    27.356 r  s_cls_txt_ascii_line1[94]_i_1/O
                         net (fo=1, routed)           0.000    27.356    s_cls_txt_ascii_line1[94]_i_1_n_0
    SLICE_X31Y105        FDRE                                         r  s_cls_txt_ascii_line1_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.504    55.890    s_clk_20mhz_BUFG
    SLICE_X31Y105        FDRE                                         r  s_cls_txt_ascii_line1_reg[94]/C
                         clock pessimism              0.232    56.122    
                         clock uncertainty           -0.210    55.912    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.029    55.941    s_cls_txt_ascii_line1_reg[94]
  -------------------------------------------------------------------
                         required time                         55.941    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                 28.586    

Slack (MET) :             28.591ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.099ns  (logic 7.792ns (36.931%)  route 13.307ns (63.069%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 55.890 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X42Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=20, routed)          1.252     8.023    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y103        LUT1 (Prop_lut1_I0_O)        0.124     8.147 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.190     8.337    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.917 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.917    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[1]
                         net (fo=12, routed)          1.459    10.710    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[6]
    SLICE_X42Y104        LUT5 (Prop_lut5_I1_O)        0.303    11.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    11.013    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.501    12.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X43Y104        LUT5 (Prop_lut5_I0_O)        0.329    12.421 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.674    13.096    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.332    13.428 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.632    14.060    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.184    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.734 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.734    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.047 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.326    16.372    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.678 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.537    17.216    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.742    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.546    18.621    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_6
    SLICE_X38Y109        LUT4 (Prop_lut4_I0_O)        0.303    18.924 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.552    19.476    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.686    20.618    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.358    20.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.618    21.594    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.326    21.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.428    22.347    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.124    22.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_15/O
                         net (fo=4, routed)           0.812    23.284    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.124    23.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.658    24.066    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    24.190 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.320    24.510    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.634 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.657    25.292    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.148    26.563    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1_n_0
    SLICE_X32Y106        LUT4 (Prop_lut4_I1_O)        0.152    26.715 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0/O
                         net (fo=2, routed)           0.311    27.027    s_adxl_txt_ascii_line1[94]
    SLICE_X31Y105        LUT6 (Prop_lut6_I5_O)        0.326    27.353 r  s_uart_dat_ascii_line[238]_i_1/O
                         net (fo=1, routed)           0.000    27.353    s_uart_dat_ascii_line[238]_i_1_n_0
    SLICE_X31Y105        FDRE                                         r  s_uart_dat_ascii_line_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.504    55.890    s_clk_20mhz_BUFG
    SLICE_X31Y105        FDRE                                         r  s_uart_dat_ascii_line_reg[238]/C
                         clock pessimism              0.232    56.122    
                         clock uncertainty           -0.210    55.912    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.031    55.943    s_uart_dat_ascii_line_reg[238]
  -------------------------------------------------------------------
                         required time                         55.943    
                         arrival time                         -27.353    
  -------------------------------------------------------------------
                         slack                                 28.591    

Slack (MET) :             28.615ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.075ns  (logic 7.221ns (34.264%)  route 13.854ns (65.736%))
  Logic Levels:           22  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 55.898 - 50.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.644     6.263    s_clk_20mhz_BUFG
    SLICE_X12Y89         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.518     6.781 f  s_hex_3axis_temp_measurements_display_reg[14]/Q
                         net (fo=20, routed)          1.338     8.119    u_adxl362_readings_to_ascii/i_3axis_temp[14]
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     8.243 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.243    u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_75_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.776 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.776    u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_46_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.995 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[49]_INST_0_i_4/O[0]
                         net (fo=9, routed)           1.456    10.450    u_adxl362_readings_to_ascii/s_txt_temp_u160[9]
    SLICE_X7Y91          LUT5 (Prop_lut5_I1_O)        0.295    10.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    10.745    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_118_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.292 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_53/O[2]
                         net (fo=3, routed)           0.847    12.139    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_53_n_5
    SLICE_X10Y91         LUT5 (Prop_lut5_I0_O)        0.328    12.467 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_70/O
                         net (fo=2, routed)           1.345    13.812    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_70_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.328    14.140 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    14.140    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_23_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.684 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[2]
                         net (fo=17, routed)          1.133    15.816    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_5
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.301    16.117 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_82/O
                         net (fo=1, routed)           0.486    16.604    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_82_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.000 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.000    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_34_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.219 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[0]
                         net (fo=3, routed)           0.568    17.787    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_7
    SLICE_X8Y94          LUT4 (Prop_lut4_I0_O)        0.295    18.082 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28/O
                         net (fo=1, routed)           0.707    18.788    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.314 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.314    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.965    20.436    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.357    20.793 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.470    21.264    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.326    21.590 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.657    22.246    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.150    22.396 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.656    23.052    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.326    23.378 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.689    24.068    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124    24.192 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.843    25.035    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    25.159 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_2/O
                         net (fo=5, routed)           1.044    26.202    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_2_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    26.354 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0/O
                         net (fo=2, routed)           0.651    27.005    s_adxl_txt_ascii_line2[46]
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.332    27.337 r  s_uart_dat_ascii_line[62]_i_1/O
                         net (fo=1, routed)           0.000    27.337    s_uart_dat_ascii_line[62]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  s_uart_dat_ascii_line_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.512    55.898    s_clk_20mhz_BUFG
    SLICE_X11Y100        FDRE                                         r  s_uart_dat_ascii_line_reg[62]/C
                         clock pessimism              0.232    56.130    
                         clock uncertainty           -0.210    55.920    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.032    55.952    s_uart_dat_ascii_line_reg[62]
  -------------------------------------------------------------------
                         required time                         55.952    
                         arrival time                         -27.337    
  -------------------------------------------------------------------
                         slack                                 28.615    

Slack (MET) :             28.674ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.014ns  (logic 7.562ns (35.986%)  route 13.452ns (64.014%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 55.890 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X42Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=20, routed)          1.252     8.023    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y103        LUT1 (Prop_lut1_I0_O)        0.124     8.147 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.190     8.337    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.917 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.917    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[1]
                         net (fo=12, routed)          1.459    10.710    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[6]
    SLICE_X42Y104        LUT5 (Prop_lut5_I1_O)        0.303    11.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    11.013    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_141_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.501    12.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X43Y104        LUT5 (Prop_lut5_I0_O)        0.329    12.421 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.674    13.096    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_108_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.332    13.428 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.632    14.060    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_47_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.184    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_51_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.734 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.734    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.047 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.326    16.372    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.678 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.537    17.216    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.742    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.546    18.621    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_6
    SLICE_X38Y109        LUT4 (Prop_lut4_I0_O)        0.303    18.924 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.552    19.476    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_5_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.686    20.618    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.358    20.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.618    21.594    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.326    21.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.428    22.347    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.124    22.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_15/O
                         net (fo=4, routed)           0.812    23.284    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.124    23.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.658    24.066    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    24.190 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.320    24.510    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.634 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.657    25.292    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.148    26.563    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1_n_0
    SLICE_X32Y106        LUT4 (Prop_lut4_I0_O)        0.124    26.687 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0/O
                         net (fo=2, routed)           0.456    27.143    s_adxl_txt_ascii_line1[91]
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    27.267 r  s_cls_txt_ascii_line1[91]_i_1/O
                         net (fo=1, routed)           0.000    27.267    s_cls_txt_ascii_line1[91]_i_1_n_0
    SLICE_X32Y103        FDRE                                         r  s_cls_txt_ascii_line1_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.504    55.890    s_clk_20mhz_BUFG
    SLICE_X32Y103        FDRE                                         r  s_cls_txt_ascii_line1_reg[91]/C
                         clock pessimism              0.232    56.122    
                         clock uncertainty           -0.210    55.912    
    SLICE_X32Y103        FDRE (Setup_fdre_C_D)        0.029    55.941    s_cls_txt_ascii_line1_reg[91]
  -------------------------------------------------------------------
                         required time                         55.941    
                         arrival time                         -27.267    
  -------------------------------------------------------------------
                         slack                                 28.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.311%)  route 0.224ns (54.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.565     1.829    s_clk_20mhz_BUFG
    SLICE_X31Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  s_cls_txt_ascii_line1_reg[88]/Q
                         net (fo=1, routed)           0.224     2.195    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[88]
    SLICE_X31Y97         LUT4 (Prop_lut4_I0_O)        0.045     2.240 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[88]_i_1/O
                         net (fo=1, routed)           0.000     2.240    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[88]
    SLICE_X31Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.843     2.386    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X31Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[88]/C
                         clock pessimism             -0.278     2.107    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.092     2.199    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.251%)  route 0.225ns (54.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.565     1.829    s_clk_20mhz_BUFG
    SLICE_X32Y103        FDRE                                         r  s_cls_txt_ascii_line1_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  s_cls_txt_ascii_line1_reg[91]/Q
                         net (fo=1, routed)           0.225     2.195    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[91]
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.240 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[91]_i_1/O
                         net (fo=1, routed)           0.000     2.240    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[91]
    SLICE_X31Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.843     2.386    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X31Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/C
                         clock pessimism             -0.278     2.107    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     2.199    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.197%)  route 0.226ns (54.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.567     1.831    s_clk_20mhz_BUFG
    SLICE_X29Y100        FDRE                                         r  s_cls_txt_ascii_line2_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  s_cls_txt_ascii_line2_reg[106]/Q
                         net (fo=1, routed)           0.226     2.198    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[106]
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.045     2.243 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[106]_i_1/O
                         net (fo=1, routed)           0.000     2.243    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[106]
    SLICE_X29Y99         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.843     2.386    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X29Y99         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/C
                         clock pessimism             -0.278     2.107    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     2.199    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[98]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.815%)  route 0.202ns (47.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.570     1.834    s_clk_20mhz_BUFG
    SLICE_X13Y100        FDSE                                         r  s_cls_txt_ascii_line2_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDSE (Prop_fdse_C_Q)         0.128     1.962 r  s_cls_txt_ascii_line2_reg[98]/Q
                         net (fo=1, routed)           0.202     2.164    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[98]
    SLICE_X13Y99         LUT4 (Prop_lut4_I1_O)        0.098     2.262 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[98]_i_1/O
                         net (fo=1, routed)           0.000     2.262    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[98]
    SLICE_X13Y99         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.847     2.390    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X13Y99         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[98]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.092     2.203    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[98]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.195%)  route 0.255ns (57.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.565     1.829    s_clk_20mhz_BUFG
    SLICE_X31Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  s_cls_txt_ascii_line1_reg[92]/Q
                         net (fo=1, routed)           0.255     2.225    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[92]
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.270 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[92]_i_1/O
                         net (fo=1, routed)           0.000     2.270    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[92]
    SLICE_X31Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.843     2.386    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X31Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[92]/C
                         clock pessimism             -0.278     2.107    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     2.199    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[92]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.493%)  route 0.268ns (65.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.575     1.839    s_clk_20mhz_BUFG
    SLICE_X15Y96         FDRE                                         r  s_uart_dat_ascii_line_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  s_uart_dat_ascii_line_reg[161]/Q
                         net (fo=1, routed)           0.268     2.248    u_uart_tx_feed/i_dat_ascii_line[161]
    SLICE_X15Y103        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.840     2.383    u_uart_tx_feed/i_clk_20mhz
    SLICE_X15Y103        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[161]/C
                         clock pessimism             -0.278     2.104    
    SLICE_X15Y103        FDRE (Hold_fdre_C_D)         0.072     2.176    u_uart_tx_feed/s_uart_line_aux_reg[161]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.009%)  route 0.257ns (57.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.567     1.831    s_clk_20mhz_BUFG
    SLICE_X29Y102        FDRE                                         r  s_cls_txt_ascii_line1_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  s_cls_txt_ascii_line1_reg[85]/Q
                         net (fo=1, routed)           0.257     2.229    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[85]
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.274 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[85]_i_1/O
                         net (fo=1, routed)           0.000     2.274    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[85]
    SLICE_X29Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.843     2.386    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X29Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[85]/C
                         clock pessimism             -0.278     2.107    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.092     2.199    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[85]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.448%)  route 0.257ns (64.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.576     1.840    s_clk_20mhz_BUFG
    SLICE_X15Y99         FDRE                                         r  s_uart_dat_ascii_line_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  s_uart_dat_ascii_line_reg[153]/Q
                         net (fo=1, routed)           0.257     2.238    u_uart_tx_feed/i_dat_ascii_line[153]
    SLICE_X15Y103        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.840     2.383    u_uart_tx_feed/i_clk_20mhz
    SLICE_X15Y103        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[153]/C
                         clock pessimism             -0.278     2.104    
    SLICE_X15Y103        FDRE (Hold_fdre_C_D)         0.059     2.163    u_uart_tx_feed/s_uart_line_aux_reg[153]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.666%)  route 0.270ns (56.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.570     1.834    s_clk_20mhz_BUFG
    SLICE_X12Y101        FDRE                                         r  s_cls_txt_ascii_line1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  s_cls_txt_ascii_line1_reg[28]/Q
                         net (fo=1, routed)           0.270     2.268    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[28]
    SLICE_X12Y96         LUT4 (Prop_lut4_I0_O)        0.045     2.313 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[28]_i_1/O
                         net (fo=1, routed)           0.000     2.313    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[28]
    SLICE_X12Y96         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.846     2.389    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X12Y96         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[28]/C
                         clock pessimism             -0.278     2.110    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.121     2.231    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.704%)  route 0.271ns (59.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.565     1.829    s_clk_20mhz_BUFG
    SLICE_X32Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  s_cls_txt_ascii_line1_reg[93]/Q
                         net (fo=1, routed)           0.271     2.241    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[93]
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.286 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[93]_i_1/O
                         net (fo=1, routed)           0.000     2.286    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[93]
    SLICE_X31Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.843     2.386    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X31Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[93]/C
                         clock pessimism             -0.278     2.107    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     2.199    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[93]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y28     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y28     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y42     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y33      u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y26      u_led_pwm_driver/basicloop[3].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y76     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y77     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y77     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y106    u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y108    u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y108    u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y76     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y76     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y76     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y77     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y76     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y78     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y78     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y78     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y78     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y73     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y73     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y73     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y73     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y107    u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      131.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             131.172ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.828ns (19.577%)  route 3.401ns (80.423%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.705     6.323    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.817     7.597    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[23]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.124     7.721 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6/O
                         net (fo=1, routed)           0.636     8.357    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.481 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=32, routed)          1.948    10.429    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X7Y107         LUT5 (Prop_lut5_I0_O)        0.124    10.553 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    10.553    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X7Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism              0.328   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.029   141.724    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        141.724    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                131.172    

Slack (MET) :             131.175ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.828ns (19.582%)  route 3.400ns (80.418%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.705     6.323    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.817     7.597    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[23]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.124     7.721 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6/O
                         net (fo=1, routed)           0.636     8.357    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.481 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=32, routed)          1.947    10.428    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X7Y107         LUT5 (Prop_lut5_I0_O)        0.124    10.552 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    10.552    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]
    SLICE_X7Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                         clock pessimism              0.328   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.031   141.726    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        141.726    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                131.175    

Slack (MET) :             131.315ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 2.212ns (54.178%)  route 1.871ns (45.822%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 141.610 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.708     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y106         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     6.782 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.741     7.524    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.181 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.298    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.415    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.532    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.649 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.649    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.766    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.985 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2/O[0]
                         net (fo=1, routed)           1.129    10.114    u_uart_tx_only/u_baud_1x_ce_divider/data0[25]
    SLICE_X7Y111         LUT5 (Prop_lut5_I4_O)        0.295    10.409 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000    10.409    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[25]
    SLICE_X7Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.584   141.610    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/C
                         clock pessimism              0.328   141.938    
                         clock uncertainty           -0.245   141.693    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.031   141.724    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        141.724    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                131.315    

Slack (MET) :             131.324ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.828ns (20.298%)  route 3.251ns (79.702%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.705     6.323    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.817     7.597    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[23]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.124     7.721 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6/O
                         net (fo=1, routed)           0.636     8.357    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.481 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=32, routed)          1.798    10.279    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I0_O)        0.124    10.403 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    10.403    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[10]
    SLICE_X7Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
                         clock pessimism              0.328   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.031   141.726    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        141.726    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                131.324    

Slack (MET) :             131.468ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.044%)  route 3.107ns (78.956%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.704     6.322    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y112         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     6.778 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.800     7.578    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X7Y112         LUT4 (Prop_lut4_I3_O)        0.124     7.702 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.263     7.965    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X7Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.089 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          2.044    10.133    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I1_O)        0.124    10.257 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    10.257    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X7Y105         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y105         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism              0.328   141.941    
                         clock uncertainty           -0.245   141.696    
    SLICE_X7Y105         FDRE (Setup_fdre_C_D)        0.029   141.725    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        141.725    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                131.468    

Slack (MET) :             131.471ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.050%)  route 3.106ns (78.950%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.704     6.322    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y112         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     6.778 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.800     7.578    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X7Y112         LUT4 (Prop_lut4_I3_O)        0.124     7.702 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.263     7.965    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X7Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.089 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          2.043    10.132    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I1_O)        0.124    10.256 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    10.256    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[8]
    SLICE_X7Y105         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y105         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]/C
                         clock pessimism              0.328   141.941    
                         clock uncertainty           -0.245   141.696    
    SLICE_X7Y105         FDRE (Setup_fdre_C_D)        0.031   141.727    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        141.727    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                131.471    

Slack (MET) :             131.479ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.828ns (21.115%)  route 3.093ns (78.885%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 141.611 - 135.640 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.705     6.323    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.817     7.597    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[23]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.124     7.721 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6/O
                         net (fo=1, routed)           0.636     8.357    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.481 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=32, routed)          1.640    10.121    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    10.245 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    10.245    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[13]
    SLICE_X7Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.585   141.611    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/C
                         clock pessimism              0.328   141.939    
                         clock uncertainty           -0.245   141.694    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)        0.029   141.723    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        141.723    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                131.479    

Slack (MET) :             131.482ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.828ns (21.121%)  route 3.092ns (78.879%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 141.611 - 135.640 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.705     6.323    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.817     7.597    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[23]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.124     7.721 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6/O
                         net (fo=1, routed)           0.636     8.357    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.481 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=32, routed)          1.639    10.120    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    10.244 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000    10.244    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[14]
    SLICE_X7Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.585   141.611    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/C
                         clock pessimism              0.328   141.939    
                         clock uncertainty           -0.245   141.694    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)        0.031   141.725    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        141.725    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                131.482    

Slack (MET) :             131.487ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 2.444ns (62.511%)  route 1.466ns (37.489%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 141.609 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.708     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y106         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     6.782 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.741     7.524    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.181 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.298    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.415    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.532    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.649 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.649    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.766    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.206 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.724     9.930    u_uart_tx_only/u_baud_1x_ce_divider/data0[30]
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.306    10.236 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    10.236    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]
    SLICE_X5Y112         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.583   141.609    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y112         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                         clock pessimism              0.328   141.937    
                         clock uncertainty           -0.245   141.692    
    SLICE_X5Y112         FDRE (Setup_fdre_C_D)        0.031   141.723    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        141.723    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                131.487    

Slack (MET) :             131.517ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.337%)  route 3.053ns (78.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 141.609 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.707     6.325    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.872     7.653    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X7Y107         LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.636     8.413    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I4_O)        0.124     8.537 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.545    10.082    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X7Y112         LUT5 (Prop_lut5_I2_O)        0.124    10.206 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000    10.206    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]
    SLICE_X7Y112         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.583   141.609    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y112         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                         clock pessimism              0.328   141.937    
                         clock uncertainty           -0.245   141.692    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)        0.031   141.723    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        141.723    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                131.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.425%)  route 0.162ns (46.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.569     1.833    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=4, routed)           0.162     2.137    u_uart_tx_only/sel0[2]
    SLICE_X8Y107         LUT5 (Prop_lut5_I1_O)        0.045     2.182 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.182    u_uart_tx_only/so_uart_tx
    SLICE_X8Y107         FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.382    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y107         FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.533     1.848    
    SLICE_X8Y107         FDSE (Hold_fdse_C_D)         0.120     1.968    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.860    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDPE (Prop_fdpe_C_Q)         0.164     2.024 r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.143     2.168    u_reset_synch_7_37mhz/p_0_in[2]
    SLICE_X6Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.410    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X6Y108         FDPE (Hold_fdpe_C_D)         0.083     1.943    u_reset_synch_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.171%)  route 0.210ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.595     1.859    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDPE (Prop_fdpe_C_Q)         0.141     2.000 r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.210     2.210    u_reset_synch_7_37mhz/p_0_in[10]
    SLICE_X6Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.409    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.533     1.875    
    SLICE_X6Y111         FDPE (Hold_fdpe_C_D)         0.090     1.965    u_reset_synch_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.595     1.859    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDPE (Prop_fdpe_C_Q)         0.141     2.000 r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.174     2.174    u_reset_synch_7_37mhz/p_0_in[9]
    SLICE_X4Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.409    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.549     1.859    
    SLICE_X4Y111         FDPE (Hold_fdpe_C_D)         0.066     1.925    u_reset_synch_7_37mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.788%)  route 0.194ns (54.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.860    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDPE (Prop_fdpe_C_Q)         0.164     2.024 r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.194     2.219    u_reset_synch_7_37mhz/p_0_in[4]
    SLICE_X6Y109         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.410    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y109         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.533     1.876    
    SLICE_X6Y109         FDPE (Hold_fdpe_C_D)         0.087     1.963    u_reset_synch_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.569     1.833    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.180     2.155    u_uart_tx_only/sel0[0]
    SLICE_X9Y106         LUT3 (Prop_lut3_I2_O)        0.042     2.197 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.197    u_uart_tx_only/s_i_val[1]
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.383    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.107     1.940    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.534%)  route 0.196ns (54.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.595     1.859    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDPE (Prop_fdpe_C_Q)         0.164     2.023 r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/Q
                         net (fo=1, routed)           0.196     2.220    u_reset_synch_7_37mhz/p_0_in[11]
    SLICE_X6Y110         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.409    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y110         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
                         clock pessimism             -0.533     1.875    
    SLICE_X6Y110         FDPE (Hold_fdpe_C_D)         0.087     1.962    u_reset_synch_7_37mhz/s_rst_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.027%)  route 0.185ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.595     1.859    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y110         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDPE (Prop_fdpe_C_Q)         0.164     2.023 r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.185     2.208    u_reset_synch_7_37mhz/p_0_in[8]
    SLICE_X4Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.409    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.533     1.875    
    SLICE_X4Y111         FDPE (Hold_fdpe_C_D)         0.070     1.945    u_reset_synch_7_37mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.860    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDPE (Prop_fdpe_C_Q)         0.164     2.024 r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/Q
                         net (fo=1, routed)           0.190     2.215    u_reset_synch_7_37mhz/p_0_in[3]
    SLICE_X6Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.410    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X6Y108         FDPE (Hold_fdpe_C_D)         0.086     1.946    u_reset_synch_7_37mhz/s_rst_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.569     1.833    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.180     2.155    u_uart_tx_only/sel0[0]
    SLICE_X9Y106         LUT2 (Prop_lut2_I1_O)        0.045     2.200 r  u_uart_tx_only/s_i_aux[0]_i_1/O
                         net (fo=1, routed)           0.000     2.200    u_uart_tx_only/s_i_aux[0]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.383    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.091     1.924    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y42     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y110     u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y110     u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y110     u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X5Y106     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y106     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y106     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y106     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y110     u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y110     u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y110     u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y108     u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y109     u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y109     u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_clkfbout
  To Clock:  s_clk_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.478ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.146ns (10.099%)  route 1.300ns (89.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 55.981 - 50.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.708     6.327    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.673     7.518    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.146     7.664 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.626     8.290    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.594    55.981    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.213    
                         clock uncertainty           -0.210    56.003    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.235    55.768    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.768    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                 47.478    

Slack (MET) :             47.855ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.124ns (8.979%)  route 1.257ns (91.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 55.978 - 50.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.708     6.327    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.257     8.102    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.226    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.591    55.978    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.210    
                         clock uncertainty           -0.210    56.000    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)        0.081    56.081    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.081    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 47.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.045ns (7.589%)  route 0.548ns (92.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.594     1.858    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.548     2.570    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.045     2.615 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.615    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.864     2.407    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.128    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.121     2.249    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.511ns  (logic 0.044ns (8.615%)  route 0.467ns (91.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 102.410 - 100.000 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 102.022 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.594   101.858    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164   102.022 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.235   102.258    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.044   102.302 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.231   102.533    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y69          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.867   102.410    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.131    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)        -0.007   102.124    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.124    
                         arrival time                         102.533    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.623ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.124ns (7.638%)  route 1.499ns (92.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 55.991 - 50.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.724     6.343    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.499     8.298    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.124     8.422 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.422    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.604    55.991    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y91          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.223    
                         clock uncertainty           -0.210    56.013    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.032    56.045    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.045    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 47.623    

Slack (MET) :             47.878ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@850.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        1.365ns  (logic 0.124ns (9.081%)  route 1.241ns (90.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 855.991 - 850.000 ) 
    Source Clock Delay      (SCD):    6.799ns = ( 806.799 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   801.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719   804.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.724   806.343    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456   806.799 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.241   808.040    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.124   808.164 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   808.164    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X3Y92          FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    850.000   850.000 r  
    E3                                                0.000   850.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   850.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   851.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   852.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   852.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   854.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   854.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.604   855.991    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232   856.223    
                         clock uncertainty           -0.210   856.013    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.029   856.042    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                        856.042    
                         arrival time                        -808.164    
  -------------------------------------------------------------------
                         slack                                 47.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.045ns (7.229%)  route 0.577ns (92.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.603     1.867    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.577     2.586    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     2.631 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.631    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.876     2.419    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.140    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     2.231    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.361%)  route 0.662ns (93.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.603     1.867    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.662     2.671    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     2.716 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.716    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.876     2.419    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y91          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.140    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092     2.232    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.465ns (29.220%)  route 1.126ns (70.780%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.126    21.591    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.801ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.490ns (32.532%)  route 1.017ns (67.468%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B8                                                0.000    20.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    20.490 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.017    21.508    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y143         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y143         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.508    
  -------------------------------------------------------------------
                         slack                                 29.801    

Slack (MET) :             29.801ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.497ns (32.882%)  route 1.015ns (67.117%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.015    21.512    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.512    
  -------------------------------------------------------------------
                         slack                                 29.801    

Slack (MET) :             29.850ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.472ns (32.269%)  route 0.991ns (67.731%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B9                                                0.000    20.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    20.472 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.991    21.463    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y143         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y143         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.463    
  -------------------------------------------------------------------
                         slack                                 29.850    

Slack (MET) :             29.940ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.468ns (34.047%)  route 0.906ns (65.953%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C10                                               0.000    20.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    20.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.906    21.373    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.373    
  -------------------------------------------------------------------
                         slack                                 29.940    

Slack (MET) :             29.977ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.487ns (36.347%)  route 0.852ns (63.653%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A10                                               0.000    20.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    20.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.852    21.339    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.011    51.316    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.316    
                         arrival time                         -21.339    
  -------------------------------------------------------------------
                         slack                                 29.977    

Slack (MET) :             30.028ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.443ns (32.389%)  route 0.925ns (67.611%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    D9                                                0.000    20.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    20.443 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.925    21.368    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -21.368    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.041ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.474ns (37.237%)  route 0.799ns (62.763%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C9                                                0.000    20.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    20.474 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.799    21.273    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.599    51.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -21.273    
  -------------------------------------------------------------------
                         slack                                 30.041    

Slack (MET) :             30.179ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.453ns (40.897%)  route 0.655ns (59.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    20.453 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.655    21.108    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.596    51.860    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.038    51.287    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.287    
                         arrival time                         -21.108    
  -------------------------------------------------------------------
                         slack                                 30.179    

Slack (MET) :             30.320ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.455ns (45.764%)  route 0.539ns (54.236%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    20.455 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.539    20.994    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y66          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.599    51.863    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y66          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.014    51.314    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -20.994    
  -------------------------------------------------------------------
                         slack                                 30.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.453ns (61.995%)  route 0.891ns (38.005%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.891     7.344    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y62          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.721     6.340    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y62          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.340    
                         clock uncertainty            0.535     6.875    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.192     7.067    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.067    
                         arrival time                           7.344    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.429ns (59.404%)  route 0.976ns (40.596%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.976     7.405    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y66          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.717     6.336    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y66          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.336    
                         clock uncertainty            0.535     6.871    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.192     7.063    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.063    
                         arrival time                           7.405    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.427ns (53.988%)  route 1.216ns (46.012%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.216     7.643    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.713     6.332    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.332    
                         clock uncertainty            0.535     6.867    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.246     7.113    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.113    
                         arrival time                           7.643    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 1.447ns (50.425%)  route 1.423ns (49.575%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C9                                                0.000     5.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447     6.447 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.423     7.870    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y149         FDRE (Hold_fdre_C_D)         0.192     7.055    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                           7.870    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 1.417ns (45.855%)  route 1.673ns (54.145%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    D9                                                0.000     5.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417     6.417 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.673     8.090    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                           8.090    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.460ns (49.152%)  route 1.510ns (50.848%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A10                                               0.000     5.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460     6.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.510     7.970    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.199     7.061    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.061    
                         arrival time                           7.970    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 1.441ns (47.019%)  route 1.624ns (52.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C10                                               0.000     5.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441     6.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.624     8.065    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.196     7.058    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           8.065    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.446ns (44.677%)  route 1.790ns (55.323%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B9                                                0.000     5.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446     6.446 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.790     8.236    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y143         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y143         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.192     7.054    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.236    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.464ns (45.233%)  route 1.772ns (54.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B8                                                0.000     5.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464     6.464 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.772     8.236    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y143         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y143         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.180     7.042    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           8.236    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.470ns (45.252%)  route 1.779ns (54.748%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.779     8.249    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.192     7.054    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.249    
  -------------------------------------------------------------------
                         slack                                  1.195    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        5.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 4.054ns (53.604%)  route 3.509ns (46.396%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.621     6.240    u_led_pwm_driver/i_clk
    SLICE_X56Y85         FDRE                                         r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     6.758 r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           3.509    10.266    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.802 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.802    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 3.998ns (53.562%)  route 3.466ns (46.438%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.625     6.244    u_led_pwm_driver/i_clk
    SLICE_X53Y95         FDRE                                         r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     6.700 r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           3.466    10.166    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.708 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.708    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.986ns (53.597%)  route 3.451ns (46.403%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.614     6.233    u_led_pwm_driver/i_clk
    SLICE_X57Y80         FDRE                                         r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     6.689 r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.451    10.139    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.669 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.669    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 4.026ns (55.187%)  route 3.270ns (44.813%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.628     6.247    u_led_pwm_driver/i_clk
    SLICE_X60Y90         FDRE                                         r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     6.765 r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           3.270    10.034    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.543 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.543    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 4.047ns (55.824%)  route 3.203ns (44.176%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.615     6.233    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.518     6.751 r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           3.203     9.954    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.483 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.483    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 3.991ns (55.214%)  route 3.237ns (44.786%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.630     6.249    u_led_pwm_driver/i_clk
    SLICE_X59Y95         FDRE                                         r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.237     9.942    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.476 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.476    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.476    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 4.128ns (58.501%)  route 2.929ns (41.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.724     6.343    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     6.762 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           2.929     9.690    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.709    13.400 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000    13.400    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 4.062ns (57.419%)  route 3.012ns (42.581%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.608     6.226    u_led_pwm_driver/i_clk
    SLICE_X56Y110        FDRE                                         r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.518     6.744 r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           3.012     9.757    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.301 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.301    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.301    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 4.064ns (58.675%)  route 2.862ns (41.325%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.720     6.339    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X6Y87          FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     6.857 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           2.862     9.719    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.265 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.265    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 3.995ns (58.002%)  route 2.893ns (41.998%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.724     6.343    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           2.893     9.691    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.539    13.230 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.230    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  6.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.214ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 1.443ns (76.400%)  route 0.446ns (23.600%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.596     1.860    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.446     2.470    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.279     3.749 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.749    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                 33.214    

Slack (MET) :             33.235ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 1.380ns (72.310%)  route 0.529ns (27.690%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.596     1.860    u_led_pwm_driver/i_clk
    SLICE_X80Y105        FDRE                                         r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.529     2.553    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.770 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.770    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                 33.235    

Slack (MET) :             33.247ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 1.433ns (74.577%)  route 0.489ns (25.423%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.596     1.860    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.489     2.513    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.782 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.782    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                 33.247    

Slack (MET) :             33.249ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 1.435ns (74.565%)  route 0.489ns (25.435%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.595     1.859    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y70          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     2.023 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.489     2.513    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.784 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.784    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                 33.249    

Slack (MET) :             33.275ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.380ns (70.601%)  route 0.575ns (29.399%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X76Y105        FDRE                                         r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y105        FDRE (Prop_fdre_C_Q)         0.164     2.019 r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.575     2.594    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.810 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.810    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                 33.275    

Slack (MET) :             33.282ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 1.383ns (70.842%)  route 0.569ns (29.158%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.601     1.865    u_led_pwm_driver/i_clk
    SLICE_X78Y99         FDRE                                         r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDRE (Prop_fdre_C_Q)         0.164     2.029 r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           0.569     2.598    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.817 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.817    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                 33.282    

Slack (MET) :             33.429ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 1.376ns (65.391%)  route 0.728ns (34.609%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.596     1.860    u_led_pwm_driver/i_clk
    SLICE_X78Y85         FDRE                                         r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y85         FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           0.728     2.752    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.964 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000     3.964    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                 33.429    

Slack (MET) :             33.432ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 1.441ns (67.538%)  route 0.693ns (32.462%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.568     1.832    u_led_pwm_driver/i_clk
    SLICE_X8Y68          FDRE                                         r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.996 r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.693     2.689    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.967 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.967    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                 33.432    

Slack (MET) :             33.465ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.416ns (65.178%)  route 0.756ns (34.822%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.563     1.827    u_led_pwm_driver/i_clk
    SLICE_X9Y73          FDRE                                         r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.756     2.725    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.000 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     4.000    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                 33.465    

Slack (MET) :             33.467ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 1.380ns (64.462%)  route 0.761ns (35.538%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.596     1.860    u_led_pwm_driver/i_clk
    SLICE_X76Y90         FDRE                                         r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.761     2.785    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     4.002 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     4.002    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                 33.467    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       40.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       84.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.293ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 4.041ns (56.514%)  route 3.109ns (43.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.629     6.247    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y107         FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDSE (Prop_fdse_C_Q)         0.518     6.765 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.109     9.874    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.397 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.397    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                 40.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.984ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.387ns (59.205%)  route 0.956ns (40.795%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.832    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y107         FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDSE (Prop_fdse_C_Q)         0.164     1.996 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.956     2.952    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.176 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.176    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                 84.984    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       40.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.308ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 0.518ns (7.284%)  route 6.593ns (92.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.634     6.253    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X46Y93         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDPE (Prop_fdpe_C_Q)         0.518     6.771 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1140, routed)        6.593    13.364    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.552    55.938    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.672    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                 40.308    

Slack (MET) :             41.634ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 0.518ns (8.954%)  route 5.267ns (91.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.634     6.253    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X46Y93         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDPE (Prop_fdpe_C_Q)         0.518     6.771 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1140, routed)        5.267    12.038    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y28         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.552    55.938    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y28         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y28         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.672    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                 41.634    

Slack (MET) :             43.155ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.518ns (12.121%)  route 3.756ns (87.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 55.948 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.634     6.253    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X46Y93         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDPE (Prop_fdpe_C_Q)         0.518     6.771 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1140, routed)        3.756    10.526    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        1.562    55.948    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.259    
                         clock uncertainty           -0.210    56.050    
    RAMB18_X0Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.682    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.682    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                 43.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.164ns (8.377%)  route 1.794ns (91.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.566     1.830    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X46Y93         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDPE (Prop_fdpe_C_Q)         0.164     1.994 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1140, routed)        1.794     3.788    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.886     2.429    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.328    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             3.152ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.164ns (6.214%)  route 2.475ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.566     1.830    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X46Y93         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDPE (Prop_fdpe_C_Q)         0.164     1.994 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1140, routed)        2.475     4.470    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y28         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.876     2.419    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y28         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y28         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.318    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.850ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.164ns (4.914%)  route 3.173ns (95.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.566     1.830    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X46Y93         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDPE (Prop_fdpe_C_Q)         0.164     1.994 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1140, routed)        3.173     5.168    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2280, routed)        0.876     2.419    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.318    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           5.168    
  -------------------------------------------------------------------
                         slack                                  3.850    





