# compile vhdl design source files
vhdl xil_defaultlib  "../../../if_ornek_process.srcs/sources_1/new/if_ornek_process.vhd"
