<stg><name>buf_getv</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %select_ln555_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="select_ln555_loc"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %current_read_byte_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_read_byte_load_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %p_03_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_03_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
entry:4 %temp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %read_position_load = load i32 %read_position

]]></Node>
<StgValue><ssdm name="read_position_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %n_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="8">
<![CDATA[
entry:5 %zext_ln589 = zext i8 %n_read

]]></Node>
<StgValue><ssdm name="zext_ln589"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %add_ln592 = add i9 %zext_ln589, i9 511

]]></Node>
<StgValue><ssdm name="add_ln592"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="9">
<![CDATA[
entry:7 %sext_ln589 = sext i9 %add_ln592

]]></Node>
<StgValue><ssdm name="sext_ln589"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %p = sub i32 %sext_ln589, i32 %read_position_load

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="32">
<![CDATA[
entry:10 %trunc_ln590 = trunc i32 %p

]]></Node>
<StgValue><ssdm name="trunc_ln590"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %icmp_ln594 = icmp_sgt  i32 %p, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:12 %br_ln594 = br i1 %icmp_ln594, void %while.end, void %while.body.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
while.body.lr.ph:0 %CurHuffReadBuf_load = load i8 %CurHuffReadBuf

]]></Node>
<StgValue><ssdm name="CurHuffReadBuf_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="8" op_3_bw="31" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="32" op_9_bw="32" op_10_bw="0">
<![CDATA[
while.body.lr.ph:1 %targetBlock = call i1 @buf_getv_Pipeline_VITIS_LOOP_594_1, i32 %read_position_load, i8 %CurHuffReadBuf_load, i31 %trunc_ln590, i8 %temp_loc, i32 %p_03_loc, i32 %current_read_byte_load_loc, i8 %select_ln555_loc, i32 %current_read_byte, i32 %read_position

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="8" op_3_bw="31" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="32" op_9_bw="32" op_10_bw="0">
<![CDATA[
while.body.lr.ph:1 %targetBlock = call i1 @buf_getv_Pipeline_VITIS_LOOP_594_1, i32 %read_position_load, i8 %CurHuffReadBuf_load, i31 %trunc_ln590, i8 %temp_loc, i32 %p_03_loc, i32 %current_read_byte_load_loc, i8 %select_ln555_loc, i32 %current_read_byte, i32 %read_position

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
while.body.lr.ph:2 %temp_loc_load = load i8 %temp_loc

]]></Node>
<StgValue><ssdm name="temp_loc_load"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body.lr.ph:3 %p_03_loc_load = load i32 %p_03_loc

]]></Node>
<StgValue><ssdm name="p_03_loc_load"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body.lr.ph:4 %current_read_byte_load = load i32 %current_read_byte_load_loc

]]></Node>
<StgValue><ssdm name="current_read_byte_load"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
while.body.lr.ph:5 %select_ln555_loc_load = load i8 %select_ln555_loc

]]></Node>
<StgValue><ssdm name="select_ln555_loc_load"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.lr.ph:6 %br_ln593 = br i1 %targetBlock, void %if.then, void %while.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln593"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:1 %store_ln0 = store i8 %select_ln555_loc_load, i8 %CurHuffReadBuf

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:7 %sub_ln600 = sub i32 7, i32 %p_03_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln600"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:8 %store_ln600 = store i32 %sub_ln600, i32 %read_position

]]></Node>
<StgValue><ssdm name="store_ln600"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="9">
<![CDATA[
if.then:9 %trunc_ln601 = trunc i9 %add_ln592

]]></Node>
<StgValue><ssdm name="trunc_ln601"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
if.then:10 %zext_ln601 = zext i5 %trunc_ln601

]]></Node>
<StgValue><ssdm name="zext_ln601"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:11 %lmask_addr = getelementptr i32 %lmask, i64 0, i64 %zext_ln601

]]></Node>
<StgValue><ssdm name="lmask_addr"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
if.then:12 %lmask_load = load i5 %lmask_addr

]]></Node>
<StgValue><ssdm name="lmask_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.end.loopexit:0 %store_ln0 = store i8 %temp_loc_load, i8 %CurHuffReadBuf

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
while.end.loopexit:1 %br_ln609 = br void %while.end

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="9">
<![CDATA[
while.end:2 %trunc_ln612 = trunc i9 %add_ln592

]]></Node>
<StgValue><ssdm name="trunc_ln612"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
while.end:3 %zext_ln612 = zext i5 %trunc_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.end:4 %lmask_addr_1 = getelementptr i32 %lmask, i64 0, i64 %zext_ln612

]]></Node>
<StgValue><ssdm name="lmask_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
while.end:6 %lmask_load_1 = load i5 %lmask_addr_1

]]></Node>
<StgValue><ssdm name="lmask_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
if.then:0 %zext_ln555 = zext i8 %temp_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln555"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:2 %rv = shl i32 %current_read_byte_load, i32 %p_03_loc_load

]]></Node>
<StgValue><ssdm name="rv"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then:3 %store_ln597 = store i32 %zext_ln555, i32 %current_read_byte

]]></Node>
<StgValue><ssdm name="store_ln597"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %sub_ln599 = sub i32 8, i32 %p_03_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln599"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:5 %lshr_ln599 = lshr i32 %zext_ln555, i32 %sub_ln599

]]></Node>
<StgValue><ssdm name="lshr_ln599"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:6 %rv_1 = or i32 %lshr_ln599, i32 %rv

]]></Node>
<StgValue><ssdm name="rv_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
if.then:12 %lmask_load = load i5 %lmask_addr

]]></Node>
<StgValue><ssdm name="lmask_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:13 %and_ln601 = and i32 %lmask_load, i32 %rv_1

]]></Node>
<StgValue><ssdm name="and_ln601"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
if.then:14 %br_ln601 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln601"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end:0 %p_0_lcssa = phi i32 %p_03_loc_load, void %while.end.loopexit, i32 %p, void %entry

]]></Node>
<StgValue><ssdm name="p_0_lcssa"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:1 %icmp_ln609 = icmp_eq  i32 %p_0_lcssa, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln609"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.end:5 %current_read_byte_load_1 = load i32 %current_read_byte

]]></Node>
<StgValue><ssdm name="current_read_byte_load_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
while.end:6 %lmask_load_1 = load i5 %lmask_addr_1

]]></Node>
<StgValue><ssdm name="lmask_load_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end:7 %br_ln609 = br i1 %icmp_ln609, void %if.end12, void %if.then8

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="0"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end12:0 %p_10 = sub i32 0, i32 %p_0_lcssa

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="0"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end12:1 %xor_ln617 = xor i32 %p_0_lcssa, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="0"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end12:2 %store_ln617 = store i32 %xor_ln617, i32 %read_position

]]></Node>
<StgValue><ssdm name="store_ln617"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="0"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end12:3 %lshr_ln618 = lshr i32 %current_read_byte_load_1, i32 %p_10

]]></Node>
<StgValue><ssdm name="lshr_ln618"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="0"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end12:4 %and_ln618 = and i32 %lmask_load_1, i32 %lshr_ln618

]]></Node>
<StgValue><ssdm name="and_ln618"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="0"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.end12:5 %br_ln618 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln618"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then8:0 %store_ln610 = store i32 4294967295, i32 %read_position

]]></Node>
<StgValue><ssdm name="store_ln610"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then8:1 %and_ln612 = and i32 %lmask_load_1, i32 %current_read_byte_load_1

]]></Node>
<StgValue><ssdm name="and_ln612"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="icmp_ln609" val="1"/>
</and_exp><and_exp><literal name="icmp_ln594" val="0"/>
<literal name="icmp_ln609" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
if.then8:2 %br_ln612 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln612"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
cleanup:0 %retval_0 = phi i32 %and_ln601, void %if.then, i32 %and_ln618, void %if.end12, i32 %and_ln612, void %if.then8

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32">
<![CDATA[
cleanup:1 %ret_ln619 = ret i32 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln619"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
