m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/18.1/modelsim_ase/win32aloem
vbitty_riscv
Z0 !s110 1588085175
!i10b 1
!s100 3GF9[m1h[HAl_MhSX=FjK2
IG2Rz5XR?9m:D?JH_z<i=F0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/work/GitHub/bittyCore_RISC-V/rtl/sim
w1588078510
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v
Z3 L0 28
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1588085175.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbitty_riscv_sopc
R0
!i10b 1
!s100 PNKk@4ZhRmnKlY`dH62m82
ID_9m3[H2`AVfL?GYHPBo82
R1
R2
w1588079987
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v|
!i113 1
R6
R7
vbitty_riscv_sopc_tb
R0
!i10b 1
!s100 kX@LiWiJRRU_;]_4SNo6_3
Ig^b[iZkaK^:nXNiflNiA80
R1
R2
w1587718695
8E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v
R3
R4
r1
!s85 0
31
R5
!s107 E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v|
!i113 1
R6
R7
vdata_ram
Z8 !s110 1588085176
!i10b 1
!s100 `h1I4FH;egoD2UVbg8mV[1
IEGYd[Y5UgWUnz6]U07LIN0
R1
R2
w1588080240
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v
R3
R4
r1
!s85 0
31
Z9 !s108 1588085176.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v|
!i113 1
R6
R7
vex
R8
!i10b 1
!s100 gYF]QVaWFmF[X]E<`nHhg2
I`8lWbI:L:L2MI]DYYH4ID0
R1
R2
w1588067302
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v|
!i113 1
R6
R7
vex_mem
R8
!i10b 1
!s100 MD`zm1mlh0]KmMl0:oohG2
IJl91[nF6OG^jdbO>LUneh2
R1
R2
w1588062846
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v|
!i113 1
R6
R7
vid
R8
!i10b 1
!s100 >IfVoXcJ8=TiiTL<LemBz3
IHDAO?UIFRC3N86RgDnDB03
R1
R2
w1588084441
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v|
!i113 1
R6
R7
vid_ex
R8
!i10b 1
!s100 ^NJ05GK>_SNJ[8FfzYZz=2
IfIO<SzGEk]6o>k^I@@Q@m0
R1
R2
w1587835078
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v|
!i113 1
R6
R7
vif_id
R8
!i10b 1
!s100 hhd3A6oKhDTc5VO`e4YQ13
IMTVdXB;cco[;6[?Ion9971
R1
R2
w1587471300
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v|
!i113 1
R6
R7
vinst_rom
R8
!i10b 1
!s100 9AjJT0mfYP^JA=>m2FG<S3
I0dgkDf3>4X<P4bCN_A]hB2
R1
R2
w1587494900
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v|
!i113 1
R6
R7
vmem
R8
!i10b 1
!s100 VR`i[ln[zVY6z9ff:Lk@^0
IgF]QYcD@P=6?zFXd7m4gO2
R1
R2
w1588070731
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v|
!i113 1
R6
R7
vmem_wb
R8
!i10b 1
!s100 I^hcgNEH>m:U9MYA^GSK>0
I;1Ci<:T@_L4@^GA9SF@fC2
R1
R2
w1587480203
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v|
!i113 1
R6
R7
vpc_reg
!s110 1588085177
!i10b 1
!s100 1WJC;WblGVS:imGEEi2UI1
I>_zE:_KgG@nPGG9lXW=O02
R1
R2
w1588082837
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
R3
R4
r1
!s85 0
31
!s108 1588085177.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v|
!i113 1
R6
R7
vregsfile
R0
!i10b 1
!s100 k81@3Q?ZPza4jRgB:h8FK0
IjBm@>WhJ^`HL?kno09`XF0
R1
R2
w1587471665
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v|
!i113 1
R6
R7
