0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/atomi/GitHub/hw-viv/div_archive/div32p2.v,1717587075,verilog,,,,div32p2,,uvm,../../../../../div32p2check.srcs/sources_1/bd/design_1/ipshared/d0f7,,,,,
C:/Users/atomi/GitHub/hw-viv/div_archive/div32p2check/div32p2check.sim/sim_1/impl/timing/xsim/test_divider_p2_time_impl.v,1717587115,verilog,,C:/Users/atomi/GitHub/hw-viv/div_archive/div32p2.v,,design_1;design_1_c_shift_ram_0_0;design_1_c_shift_ram_0_0_c_reg_fd_v12_0_6_viv;design_1_c_shift_ram_0_0_c_shift_ram_v12_0_14;design_1_c_shift_ram_0_0_c_shift_ram_v12_0_14_legacy;design_1_c_shift_ram_0_0_c_shift_ram_v12_0_14_viv;design_1_c_shift_ram_0_1;design_1_c_shift_ram_0_2;design_1_c_shift_ram_0_2_c_reg_fd_v12_0_6_viv;design_1_c_shift_ram_0_2_c_shift_ram_v12_0_14;design_1_c_shift_ram_0_2_c_shift_ram_v12_0_14_legacy;design_1_c_shift_ram_0_2_c_shift_ram_v12_0_14_viv;design_1_c_shift_ram_0_3;design_1_c_shift_ram_0_3_c_reg_fd_v12_0_6_viv;design_1_c_shift_ram_0_3_c_shift_ram_v12_0_14;design_1_c_shift_ram_0_3_c_shift_ram_v12_0_14_legacy;design_1_c_shift_ram_0_3_c_shift_ram_v12_0_14_viv;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz;design_1_div32p2_0_0;design_1_div32p2_0_0_div32p2;design_1_util_reduced_logic_0_0;design_1_util_reduced_logic_0_0_util_reduced_logic_v2_0_4_util_reduced_logic;design_1_util_reduced_logic_0_1;design_1_util_reduced_logic_0_1_util_reduced_logic_v2_0_4_util_reduced_logic;design_1_wrapper;glbl,,uvm,../../../../../div32p2check.srcs/sources_1/bd/design_1/ipshared/d0f7,,,,,
C:/Users/atomi/GitHub/hw-viv/div_archive/test_divider_p2.sv,1716373703,systemVerilog,,,,test_divider_p2,,uvm,../../../../../div32p2check.srcs/sources_1/bd/design_1/ipshared/d0f7,,,,,
