;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @101, 3
	JMN <1, -1
	SUB @-117, 105
	MOV #71, @-200
	SUB @-117, 105
	JMZ <-127, 100
	MOV -1, <-27
	JMZ <-126, 106
	SUB @0, @2
	SUB -207, <-124
	ADD 210, 60
	SUB #300, 96
	ADD 210, 60
	JMP 0, <922
	DAT #121, #106
	DAT #121, #106
	DJN -1, @-20
	DJN -1, @-20
	JMN <1, -1
	JMZ -7, @-20
	JMP <127, 106
	SUB -7, <-20
	ADD 210, 60
	SUB @127, 106
	SUB @0, @2
	MOV -7, <-20
	ADD @-30, 9
	SUB -207, <-124
	SUB -207, <-124
	SUB 31, 4
	ADD -210, -60
	SPL 0, <922
	DAT #100, <302
	SUB -7, <-20
	ADD 210, 60
	DAT #100, <302
	JMP 0, <922
	DJN 0, <922
	SUB #72, @200
	SPL 0, <922
	CMP -207, <-120
	SUB #72, @200
	SPL -100, -600
	SPL 0, <922
	SPL 0, <922
	CMP -207, <-120
