--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml rc5dup.twx rc5dup.ncd -o rc5dup.twr rc5dup.pcf -ucf
Nexys4DDR_Master.ucf

Design file:              rc5dup.ncd
Physical constraint file: rc5dup.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3469964119 paths analyzed, 4497 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.429ns.
--------------------------------------------------------------------------------

Paths for end point key_gen_comp/lArr_3_6 (SLICE_X33Y59.A2), 12773040 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_0 (FF)
  Destination:          key_gen_comp/lArr_3_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.357ns (Levels of Logic = 19)
  Clock Path Skew:      -0.037ns (0.575 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_0 to key_gen_comp/lArr_3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_0
    SLICE_X29Y49.A1      net (fanout=248)      1.731   key_gen_comp/jCnt<0>
    SLICE_X29Y49.A       Tilo                  0.097   key_gen_comp/sArr_3<11>
                                                       key_gen_comp/jCnt<0>81
    SLICE_X31Y51.C3      net (fanout=1)        1.125   key_gen_comp/jCnt<0>18
    SLICE_X31Y51.CMUX    Tilo                  0.415   key_gen_comp/mux7_7
                                                       key_gen_comp/mux7_3
                                                       key_gen_comp/mux7_2_f7
    SLICE_X36Y54.A3      net (fanout=1)        0.839   key_gen_comp/n0608<16>
    SLICE_X36Y54.AMUX    Tilo                  0.253   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd16
    SLICE_X36Y54.B5      net (fanout=2)        0.319   key_gen_comp/Madd_sAdd16
    SLICE_X36Y54.COUT    Topcyb                0.509   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd_lut<0>17
                                                       key_gen_comp/Madd_sAdd_cy<0>_18
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>19
    SLICE_X36Y55.COUT    Tbyp                  0.089   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X31Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X31Y56.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<19>
                                                       key_gen_comp/Madd_lAdd_cy<19>
    SLICE_X31Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<19>
    SLICE_X31Y57.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<23>
                                                       key_gen_comp/Madd_lAdd_cy<23>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<23>
    SLICE_X31Y58.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<27>
                                                       key_gen_comp/Madd_lAdd_cy<27>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<27>
    SLICE_X31Y59.DMUX    Tcind                 0.371   key_gen_comp/lAdd<31>
                                                       key_gen_comp/Madd_lAdd_xor<31>
    SLICE_X32Y57.A2      net (fanout=4)        0.883   key_gen_comp/lAdd<31>
    SLICE_X32Y57.A       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out17
                                                       key_gen_comp/bAShAdd<1>241
    SLICE_X14Y60.B5      net (fanout=12)       0.672   key_gen_comp/bAShAdd<1>_mmx_out30
    SLICE_X14Y60.B       Tilo                  0.097   key_gen_comp/lArr_3<23>
                                                       key_gen_comp/bAShAdd<3>301
    SLICE_X33Y59.A2      net (fanout=8)        1.037   key_gen_comp/bAShAdd<3>_mmx_out8
    SLICE_X33Y59.CLK     Tas                   0.067   key_gen_comp/lArr_3<9>
                                                       key_gen_comp/Mmux_lArr[3][31]_lArr[3][31]_mux_65_OUT291
                                                       key_gen_comp/lArr_3_6
    -------------------------------------------------  ---------------------------
    Total                                     12.357ns (4.588ns logic, 7.769ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_0 (FF)
  Destination:          key_gen_comp/lArr_3_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.354ns (Levels of Logic = 19)
  Clock Path Skew:      -0.037ns (0.575 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_0 to key_gen_comp/lArr_3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_0
    SLICE_X29Y49.A1      net (fanout=248)      1.731   key_gen_comp/jCnt<0>
    SLICE_X29Y49.A       Tilo                  0.097   key_gen_comp/sArr_3<11>
                                                       key_gen_comp/jCnt<0>81
    SLICE_X31Y51.C3      net (fanout=1)        1.125   key_gen_comp/jCnt<0>18
    SLICE_X31Y51.CMUX    Tilo                  0.415   key_gen_comp/mux7_7
                                                       key_gen_comp/mux7_3
                                                       key_gen_comp/mux7_2_f7
    SLICE_X36Y54.A3      net (fanout=1)        0.839   key_gen_comp/n0608<16>
    SLICE_X36Y54.AMUX    Tilo                  0.253   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd16
    SLICE_X36Y54.B5      net (fanout=2)        0.319   key_gen_comp/Madd_sAdd16
    SLICE_X36Y54.COUT    Topcyb                0.509   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd_lut<0>17
                                                       key_gen_comp/Madd_sAdd_cy<0>_18
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>19
    SLICE_X36Y55.COUT    Tbyp                  0.089   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X31Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X31Y56.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<19>
                                                       key_gen_comp/Madd_lAdd_cy<19>
    SLICE_X31Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<19>
    SLICE_X31Y57.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<23>
                                                       key_gen_comp/Madd_lAdd_cy<23>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<23>
    SLICE_X31Y58.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<27>
                                                       key_gen_comp/Madd_lAdd_cy<27>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<27>
    SLICE_X31Y59.BMUX    Tcinb                 0.358   key_gen_comp/lAdd<31>
                                                       key_gen_comp/Madd_lAdd_xor<31>
    SLICE_X30Y59.B2      net (fanout=4)        0.613   key_gen_comp/lAdd<29>
    SLICE_X30Y59.B       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out26
                                                       key_gen_comp/bAShAdd<1>251
    SLICE_X14Y60.B2      net (fanout=12)       0.952   key_gen_comp/bAShAdd<1>_mmx_out31
    SLICE_X14Y60.B       Tilo                  0.097   key_gen_comp/lArr_3<23>
                                                       key_gen_comp/bAShAdd<3>301
    SLICE_X33Y59.A2      net (fanout=8)        1.037   key_gen_comp/bAShAdd<3>_mmx_out8
    SLICE_X33Y59.CLK     Tas                   0.067   key_gen_comp/lArr_3<9>
                                                       key_gen_comp/Mmux_lArr[3][31]_lArr[3][31]_mux_65_OUT291
                                                       key_gen_comp/lArr_3_6
    -------------------------------------------------  ---------------------------
    Total                                     12.354ns (4.575ns logic, 7.779ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_1 (FF)
  Destination:          key_gen_comp/lArr_3_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.332ns (Levels of Logic = 21)
  Clock Path Skew:      -0.037ns (0.575 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_1 to key_gen_comp/lArr_3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.BQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_1
    SLICE_X27Y35.C2      net (fanout=221)      1.754   key_gen_comp/jCnt<1>
    SLICE_X27Y35.C       Tilo                  0.097   key_gen_comp/mux30_8
                                                       key_gen_comp/mux30_8
    SLICE_X29Y50.C4      net (fanout=1)        0.860   key_gen_comp/mux30_8
    SLICE_X29Y50.CMUX    Tilo                  0.415   key_gen_comp/mux30_7
                                                       key_gen_comp/mux30_3
                                                       key_gen_comp/mux30_2_f7
    SLICE_X36Y52.A4      net (fanout=1)        0.876   key_gen_comp/n0608<8>
    SLICE_X36Y52.AMUX    Tilo                  0.255   key_gen_comp/sAdd<11>
                                                       key_gen_comp/Madd_sAdd8
    SLICE_X36Y52.B5      net (fanout=2)        0.319   key_gen_comp/Madd_sAdd8
    SLICE_X36Y52.COUT    Topcyb                0.509   key_gen_comp/sAdd<11>
                                                       key_gen_comp/Madd_sAdd_lut<0>9
                                                       key_gen_comp/Madd_sAdd_cy<0>_10
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>11
    SLICE_X36Y53.COUT    Tbyp                  0.089   key_gen_comp/sAdd<15>
                                                       key_gen_comp/Madd_sAdd_cy<0>_14
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>15
    SLICE_X36Y54.COUT    Tbyp                  0.089   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd_cy<0>_18
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>19
    SLICE_X36Y55.COUT    Tbyp                  0.089   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X31Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X31Y56.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<19>
                                                       key_gen_comp/Madd_lAdd_cy<19>
    SLICE_X31Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<19>
    SLICE_X31Y57.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<23>
                                                       key_gen_comp/Madd_lAdd_cy<23>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<23>
    SLICE_X31Y58.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<27>
                                                       key_gen_comp/Madd_lAdd_cy<27>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<27>
    SLICE_X31Y59.DMUX    Tcind                 0.371   key_gen_comp/lAdd<31>
                                                       key_gen_comp/Madd_lAdd_xor<31>
    SLICE_X32Y57.A2      net (fanout=4)        0.883   key_gen_comp/lAdd<31>
    SLICE_X32Y57.A       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out17
                                                       key_gen_comp/bAShAdd<1>241
    SLICE_X14Y60.B5      net (fanout=12)       0.672   key_gen_comp/bAShAdd<1>_mmx_out30
    SLICE_X14Y60.B       Tilo                  0.097   key_gen_comp/lArr_3<23>
                                                       key_gen_comp/bAShAdd<3>301
    SLICE_X33Y59.A2      net (fanout=8)        1.037   key_gen_comp/bAShAdd<3>_mmx_out8
    SLICE_X33Y59.CLK     Tas                   0.067   key_gen_comp/lArr_3<9>
                                                       key_gen_comp/Mmux_lArr[3][31]_lArr[3][31]_mux_65_OUT291
                                                       key_gen_comp/lArr_3_6
    -------------------------------------------------  ---------------------------
    Total                                     12.332ns (4.768ns logic, 7.564ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point key_gen_comp/lArr_1_2 (SLICE_X9Y65.C3), 4807218 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_0 (FF)
  Destination:          key_gen_comp/lArr_1_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.345ns (Levels of Logic = 15)
  Clock Path Skew:      -0.037ns (0.575 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_0 to key_gen_comp/lArr_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_0
    SLICE_X29Y49.A1      net (fanout=248)      1.731   key_gen_comp/jCnt<0>
    SLICE_X29Y49.A       Tilo                  0.097   key_gen_comp/sArr_3<11>
                                                       key_gen_comp/jCnt<0>81
    SLICE_X31Y51.C3      net (fanout=1)        1.125   key_gen_comp/jCnt<0>18
    SLICE_X31Y51.CMUX    Tilo                  0.415   key_gen_comp/mux7_7
                                                       key_gen_comp/mux7_3
                                                       key_gen_comp/mux7_2_f7
    SLICE_X36Y54.A3      net (fanout=1)        0.839   key_gen_comp/n0608<16>
    SLICE_X36Y54.AMUX    Tilo                  0.253   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd16
    SLICE_X36Y54.B5      net (fanout=2)        0.319   key_gen_comp/Madd_sAdd16
    SLICE_X36Y54.COUT    Topcyb                0.509   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd_lut<0>17
                                                       key_gen_comp/Madd_sAdd_cy<0>_18
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>19
    SLICE_X36Y55.COUT    Tbyp                  0.089   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.BMUX    Tcinb                 0.358   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X30Y57.A1      net (fanout=4)        1.160   key_gen_comp/lAdd<13>
    SLICE_X30Y57.A       Tilo                  0.097   key_gen_comp/b<12>
                                                       key_gen_comp/bAShAdd<1>261
    SLICE_X28Y58.D1      net (fanout=6)        0.644   key_gen_comp/bAShAdd<1>_mmx_out4
    SLICE_X28Y58.D       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out1
                                                       key_gen_comp/bAShAdd<3>11
    SLICE_X9Y65.C3       net (fanout=10)       1.147   key_gen_comp/bAShAdd<3>_mmx_out1
    SLICE_X9Y65.CLK      Tas                   0.065   key_gen_comp/lArr_1<3>
                                                       key_gen_comp/Mmux_lArr[1][31]_lArr[1][31]_mux_51_OUT231
                                                       key_gen_comp/lArr_1_2
    -------------------------------------------------  ---------------------------
    Total                                     12.345ns (4.217ns logic, 8.128ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_1 (FF)
  Destination:          key_gen_comp/lArr_1_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.320ns (Levels of Logic = 17)
  Clock Path Skew:      -0.037ns (0.575 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_1 to key_gen_comp/lArr_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.BQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_1
    SLICE_X27Y35.C2      net (fanout=221)      1.754   key_gen_comp/jCnt<1>
    SLICE_X27Y35.C       Tilo                  0.097   key_gen_comp/mux30_8
                                                       key_gen_comp/mux30_8
    SLICE_X29Y50.C4      net (fanout=1)        0.860   key_gen_comp/mux30_8
    SLICE_X29Y50.CMUX    Tilo                  0.415   key_gen_comp/mux30_7
                                                       key_gen_comp/mux30_3
                                                       key_gen_comp/mux30_2_f7
    SLICE_X36Y52.A4      net (fanout=1)        0.876   key_gen_comp/n0608<8>
    SLICE_X36Y52.AMUX    Tilo                  0.255   key_gen_comp/sAdd<11>
                                                       key_gen_comp/Madd_sAdd8
    SLICE_X36Y52.B5      net (fanout=2)        0.319   key_gen_comp/Madd_sAdd8
    SLICE_X36Y52.COUT    Topcyb                0.509   key_gen_comp/sAdd<11>
                                                       key_gen_comp/Madd_sAdd_lut<0>9
                                                       key_gen_comp/Madd_sAdd_cy<0>_10
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>11
    SLICE_X36Y53.COUT    Tbyp                  0.089   key_gen_comp/sAdd<15>
                                                       key_gen_comp/Madd_sAdd_cy<0>_14
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>15
    SLICE_X36Y54.COUT    Tbyp                  0.089   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd_cy<0>_18
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>19
    SLICE_X36Y55.COUT    Tbyp                  0.089   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.BMUX    Tcinb                 0.358   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X30Y57.A1      net (fanout=4)        1.160   key_gen_comp/lAdd<13>
    SLICE_X30Y57.A       Tilo                  0.097   key_gen_comp/b<12>
                                                       key_gen_comp/bAShAdd<1>261
    SLICE_X28Y58.D1      net (fanout=6)        0.644   key_gen_comp/bAShAdd<1>_mmx_out4
    SLICE_X28Y58.D       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out1
                                                       key_gen_comp/bAShAdd<3>11
    SLICE_X9Y65.C3       net (fanout=10)       1.147   key_gen_comp/bAShAdd<3>_mmx_out1
    SLICE_X9Y65.CLK      Tas                   0.065   key_gen_comp/lArr_1<3>
                                                       key_gen_comp/Mmux_lArr[1][31]_lArr[1][31]_mux_51_OUT231
                                                       key_gen_comp/lArr_1_2
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (4.397ns logic, 7.923ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_0 (FF)
  Destination:          key_gen_comp/lArr_1_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.319ns (Levels of Logic = 14)
  Clock Path Skew:      -0.037ns (0.575 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_0 to key_gen_comp/lArr_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_0
    SLICE_X33Y44.A1      net (fanout=248)      1.775   key_gen_comp/jCnt<0>
    SLICE_X33Y44.A       Tilo                  0.097   key_gen_comp/sArr_11<19>
                                                       key_gen_comp/mux10_10
    SLICE_X30Y51.D1      net (fanout=1)        1.058   key_gen_comp/mux10_10
    SLICE_X30Y51.CMUX    Topdc                 0.397   key_gen_comp/mux10_7
                                                       key_gen_comp/mux10_4
                                                       key_gen_comp/mux10_2_f7
    SLICE_X36Y54.D5      net (fanout=1)        0.684   key_gen_comp/n0608<19>
    SLICE_X36Y54.DMUX    Tilo                  0.252   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd19
    SLICE_X36Y55.A2      net (fanout=2)        0.596   key_gen_comp/Madd_sAdd19
    SLICE_X36Y55.COUT    Topcya                0.492   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_lut<0>20
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.BMUX    Tcinb                 0.358   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X30Y57.A1      net (fanout=4)        1.160   key_gen_comp/lAdd<13>
    SLICE_X30Y57.A       Tilo                  0.097   key_gen_comp/b<12>
                                                       key_gen_comp/bAShAdd<1>261
    SLICE_X28Y58.D1      net (fanout=6)        0.644   key_gen_comp/bAShAdd<1>_mmx_out4
    SLICE_X28Y58.D       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out1
                                                       key_gen_comp/bAShAdd<3>11
    SLICE_X9Y65.C3       net (fanout=10)       1.147   key_gen_comp/bAShAdd<3>_mmx_out1
    SLICE_X9Y65.CLK      Tas                   0.065   key_gen_comp/lArr_1<3>
                                                       key_gen_comp/Mmux_lArr[1][31]_lArr[1][31]_mux_51_OUT231
                                                       key_gen_comp/lArr_1_2
    -------------------------------------------------  ---------------------------
    Total                                     12.319ns (4.092ns logic, 8.227ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point key_gen_comp/lArr_0_2 (SLICE_X9Y63.C3), 4807218 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_0 (FF)
  Destination:          key_gen_comp/lArr_0_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.346ns (Levels of Logic = 15)
  Clock Path Skew:      -0.035ns (0.577 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_0 to key_gen_comp/lArr_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_0
    SLICE_X29Y49.A1      net (fanout=248)      1.731   key_gen_comp/jCnt<0>
    SLICE_X29Y49.A       Tilo                  0.097   key_gen_comp/sArr_3<11>
                                                       key_gen_comp/jCnt<0>81
    SLICE_X31Y51.C3      net (fanout=1)        1.125   key_gen_comp/jCnt<0>18
    SLICE_X31Y51.CMUX    Tilo                  0.415   key_gen_comp/mux7_7
                                                       key_gen_comp/mux7_3
                                                       key_gen_comp/mux7_2_f7
    SLICE_X36Y54.A3      net (fanout=1)        0.839   key_gen_comp/n0608<16>
    SLICE_X36Y54.AMUX    Tilo                  0.253   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd16
    SLICE_X36Y54.B5      net (fanout=2)        0.319   key_gen_comp/Madd_sAdd16
    SLICE_X36Y54.COUT    Topcyb                0.509   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd_lut<0>17
                                                       key_gen_comp/Madd_sAdd_cy<0>_18
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>19
    SLICE_X36Y55.COUT    Tbyp                  0.089   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.BMUX    Tcinb                 0.358   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X30Y57.A1      net (fanout=4)        1.160   key_gen_comp/lAdd<13>
    SLICE_X30Y57.A       Tilo                  0.097   key_gen_comp/b<12>
                                                       key_gen_comp/bAShAdd<1>261
    SLICE_X28Y58.D1      net (fanout=6)        0.644   key_gen_comp/bAShAdd<1>_mmx_out4
    SLICE_X28Y58.D       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out1
                                                       key_gen_comp/bAShAdd<3>11
    SLICE_X9Y63.C3       net (fanout=10)       1.148   key_gen_comp/bAShAdd<3>_mmx_out1
    SLICE_X9Y63.CLK      Tas                   0.065   key_gen_comp/lArr_0<3>
                                                       key_gen_comp/Mmux_lArr[0][31]_lArr[0][31]_mux_44_OUT231
                                                       key_gen_comp/lArr_0_2
    -------------------------------------------------  ---------------------------
    Total                                     12.346ns (4.217ns logic, 8.129ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_1 (FF)
  Destination:          key_gen_comp/lArr_0_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.321ns (Levels of Logic = 17)
  Clock Path Skew:      -0.035ns (0.577 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_1 to key_gen_comp/lArr_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.BQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_1
    SLICE_X27Y35.C2      net (fanout=221)      1.754   key_gen_comp/jCnt<1>
    SLICE_X27Y35.C       Tilo                  0.097   key_gen_comp/mux30_8
                                                       key_gen_comp/mux30_8
    SLICE_X29Y50.C4      net (fanout=1)        0.860   key_gen_comp/mux30_8
    SLICE_X29Y50.CMUX    Tilo                  0.415   key_gen_comp/mux30_7
                                                       key_gen_comp/mux30_3
                                                       key_gen_comp/mux30_2_f7
    SLICE_X36Y52.A4      net (fanout=1)        0.876   key_gen_comp/n0608<8>
    SLICE_X36Y52.AMUX    Tilo                  0.255   key_gen_comp/sAdd<11>
                                                       key_gen_comp/Madd_sAdd8
    SLICE_X36Y52.B5      net (fanout=2)        0.319   key_gen_comp/Madd_sAdd8
    SLICE_X36Y52.COUT    Topcyb                0.509   key_gen_comp/sAdd<11>
                                                       key_gen_comp/Madd_sAdd_lut<0>9
                                                       key_gen_comp/Madd_sAdd_cy<0>_10
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>11
    SLICE_X36Y53.COUT    Tbyp                  0.089   key_gen_comp/sAdd<15>
                                                       key_gen_comp/Madd_sAdd_cy<0>_14
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>15
    SLICE_X36Y54.COUT    Tbyp                  0.089   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd_cy<0>_18
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>19
    SLICE_X36Y55.COUT    Tbyp                  0.089   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.BMUX    Tcinb                 0.358   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X30Y57.A1      net (fanout=4)        1.160   key_gen_comp/lAdd<13>
    SLICE_X30Y57.A       Tilo                  0.097   key_gen_comp/b<12>
                                                       key_gen_comp/bAShAdd<1>261
    SLICE_X28Y58.D1      net (fanout=6)        0.644   key_gen_comp/bAShAdd<1>_mmx_out4
    SLICE_X28Y58.D       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out1
                                                       key_gen_comp/bAShAdd<3>11
    SLICE_X9Y63.C3       net (fanout=10)       1.148   key_gen_comp/bAShAdd<3>_mmx_out1
    SLICE_X9Y63.CLK      Tas                   0.065   key_gen_comp/lArr_0<3>
                                                       key_gen_comp/Mmux_lArr[0][31]_lArr[0][31]_mux_44_OUT231
                                                       key_gen_comp/lArr_0_2
    -------------------------------------------------  ---------------------------
    Total                                     12.321ns (4.397ns logic, 7.924ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_gen_comp/jCnt_0 (FF)
  Destination:          key_gen_comp/lArr_0_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.320ns (Levels of Logic = 14)
  Clock Path Skew:      -0.035ns (0.577 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_gen_comp/jCnt_0 to key_gen_comp/lArr_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcko                  0.341   key_gen_comp/jCnt<4>
                                                       key_gen_comp/jCnt_0
    SLICE_X33Y44.A1      net (fanout=248)      1.775   key_gen_comp/jCnt<0>
    SLICE_X33Y44.A       Tilo                  0.097   key_gen_comp/sArr_11<19>
                                                       key_gen_comp/mux10_10
    SLICE_X30Y51.D1      net (fanout=1)        1.058   key_gen_comp/mux10_10
    SLICE_X30Y51.CMUX    Topdc                 0.397   key_gen_comp/mux10_7
                                                       key_gen_comp/mux10_4
                                                       key_gen_comp/mux10_2_f7
    SLICE_X36Y54.D5      net (fanout=1)        0.684   key_gen_comp/n0608<19>
    SLICE_X36Y54.DMUX    Tilo                  0.252   key_gen_comp/sAdd<19>
                                                       key_gen_comp/Madd_sAdd19
    SLICE_X36Y55.A2      net (fanout=2)        0.596   key_gen_comp/Madd_sAdd19
    SLICE_X36Y55.COUT    Topcya                0.492   key_gen_comp/sAdd<23>
                                                       key_gen_comp/Madd_sAdd_lut<0>20
                                                       key_gen_comp/Madd_sAdd_cy<0>_22
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>23
    SLICE_X36Y56.COUT    Tbyp                  0.089   key_gen_comp/sAdd<27>
                                                       key_gen_comp/Madd_sAdd_cy<0>_26
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_sAdd_cy<0>27
    SLICE_X36Y57.BQ      Tito_logic            0.481   key_gen_comp/sAdd<29>
                                                       key_gen_comp/Madd_sAdd_xor<0>_30
                                                       key_gen_comp/sAdd<29>_rt
    SLICE_X34Y50.A6      net (fanout=3)        0.380   key_gen_comp/sAdd<29>
    SLICE_X34Y50.COUT    Topcya                0.476   key_gen_comp/Madd_bAShAdd_cy<3>
                                                       key_gen_comp/Madd_bAShAdd_lut<0>
                                                       key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_bAShAdd_cy<3>
    SLICE_X34Y51.AMUX    Tcina                 0.269   key_gen_comp/Madd_bAShAdd_cy<7>
                                                       key_gen_comp/Madd_bAShAdd_cy<7>
    SLICE_X31Y53.A2      net (fanout=162)      0.783   key_gen_comp/bAShAdd<4>
    SLICE_X31Y53.COUT    Topcya                0.492   key_gen_comp/Madd_lAdd_cy<7>
                                                       key_gen_comp/Madd_lAdd_lut<4>
                                                       key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<7>
    SLICE_X31Y54.COUT    Tbyp                  0.089   key_gen_comp/Madd_lAdd_cy<11>
                                                       key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.CIN     net (fanout=1)        0.000   key_gen_comp/Madd_lAdd_cy<11>
    SLICE_X31Y55.BMUX    Tcinb                 0.358   key_gen_comp/Madd_lAdd_cy<15>
                                                       key_gen_comp/Madd_lAdd_cy<15>
    SLICE_X30Y57.A1      net (fanout=4)        1.160   key_gen_comp/lAdd<13>
    SLICE_X30Y57.A       Tilo                  0.097   key_gen_comp/b<12>
                                                       key_gen_comp/bAShAdd<1>261
    SLICE_X28Y58.D1      net (fanout=6)        0.644   key_gen_comp/bAShAdd<1>_mmx_out4
    SLICE_X28Y58.D       Tilo                  0.097   key_gen_comp/bAShAdd<3>_mmx_out1
                                                       key_gen_comp/bAShAdd<3>11
    SLICE_X9Y63.C3       net (fanout=10)       1.148   key_gen_comp/bAShAdd<3>_mmx_out1
    SLICE_X9Y63.CLK      Tas                   0.065   key_gen_comp/lArr_0<3>
                                                       key_gen_comp/Mmux_lArr[0][31]_lArr[0][31]_mux_44_OUT231
                                                       key_gen_comp/lArr_0_2
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (4.092ns logic, 8.228ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point key_gen_comp/sArr_25_18 (SLICE_X28Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_gen_comp/sReg_18 (FF)
  Destination:          key_gen_comp/sArr_25_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.337ns (0.857 - 0.520)
  Source Clock:         clk_BUFGP rising at 12.500ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_gen_comp/sReg_18 to key_gen_comp/sArr_25_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y54.CQ      Tcko                  0.141   key_gen_comp/sReg<19>
                                                       key_gen_comp/sReg_18
    SLICE_X28Y49.C6      net (fanout=2)        0.249   key_gen_comp/sReg<18>
    SLICE_X28Y49.CLK     Tah         (-Th)     0.047   key_gen_comp/sArr_25<19>
                                                       key_gen_comp/sArr[0][31]_sArr[0][31]_mux_174_OUT<18>1
                                                       key_gen_comp/sArr_25_18
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.094ns logic, 0.249ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point key_gen_comp/sArr_13_16 (SLICE_X32Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_gen_comp/sReg_16 (FF)
  Destination:          key_gen_comp/sArr_13_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.336ns (0.856 - 0.520)
  Source Clock:         clk_BUFGP rising at 12.500ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_gen_comp/sReg_16 to key_gen_comp/sArr_13_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y54.AQ      Tcko                  0.141   key_gen_comp/sReg<19>
                                                       key_gen_comp/sReg_16
    SLICE_X32Y48.A5      net (fanout=2)        0.247   key_gen_comp/sReg<16>
    SLICE_X32Y48.CLK     Tah         (-Th)     0.046   key_gen_comp/sArr_13<19>
                                                       key_gen_comp/sArr[0][31]_sArr[0][31]_mux_174_OUT<16>1
                                                       key_gen_comp/sArr_13_16
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.095ns logic, 0.247ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point key_gen_comp/sArr_22_5 (SLICE_X34Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_gen_comp/sReg_5 (FF)
  Destination:          key_gen_comp/sArr_22_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.334ns (0.855 - 0.521)
  Source Clock:         clk_BUFGP rising at 12.500ns
  Destination Clock:    clk_BUFGP rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_gen_comp/sReg_5 to key_gen_comp/sArr_22_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y51.BQ      Tcko                  0.141   key_gen_comp/sReg<7>
                                                       key_gen_comp/sReg_5
    SLICE_X34Y49.B5      net (fanout=2)        0.277   key_gen_comp/sReg<5>
    SLICE_X34Y49.CLK     Tah         (-Th)     0.076   key_gen_comp/sArr_22<7>
                                                       key_gen_comp/sArr[0][31]_sArr[0][31]_mux_174_OUT<5>1
                                                       key_gen_comp/sArr_22_5
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.065ns logic, 0.277ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.908ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 11.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X4Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 11.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X4Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.429|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3469964119 paths, 0 nets, and 8005 connections

Design statistics:
   Minimum period:  12.429ns{1}   (Maximum frequency:  80.457MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 13 22:57:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 692 MB



