<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>work/corev on</title><link>https://pietraferreira.github.io/quartz/tags/work/corev/</link><description>Recent content in work/corev on</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><atom:link href="https://pietraferreira.github.io/quartz/tags/work/corev/index.xml" rel="self" type="application/rss+xml"/><item><title>01/12/20 - Code Size Meeting</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-12-01-code-size-meeting/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-12-01-code-size-meeting/</guid><description>01/12/20 - Code Size Meeting ZFinx Notes Jiawei had some issues with some arithmetic instructions (fsqrt, fmin, fmax), an error about &amp;lsquo;unsatisfied constraints&amp;rsquo;</description></item><item><title>20/11/20 - Code Size Meeting</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-11-20-code-size-meeting/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-11-20-code-size-meeting/</guid><description>20/11/20 - Code Size Meeting (By &amp;ldquo;he&amp;rdquo; I think I mean Jiawei)
He needs to add tests to the GAS testsuite for RISC-V, testing boundary conditions and pattern match the binaries.</description></item><item><title>2020-09-28</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-09-28/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-09-28/</guid><description>2020-09-28 a5 is t1 and a4 is t0
it is optimising out add and move
adjust the address to the same mode, and move the des from one the regis, and then (instead of setupi using starti) push no rvc, then copy source to reg0 then back to reg1 then emit the label</description></item><item><title>2020-10-08</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-10-08/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-10-08/</guid><description>2020-10-08 need mcorev-loops flag optmisation needs to be on for it to work nothing is on by default gen functions -&amp;gt; gen starti etc you can write gen_starti etc, they can be useful</description></item><item><title>2020-10-28</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-10-28/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-10-28/</guid><description>gcc/gcc/config/arc:2201
It has a gen_mac_600 which is the closest to gen_mac I could find
In gcc/gcc/config/mips:2563 it has Floating point multiply accumulate instructions but they look very different.</description></item><item><title>2020-11-19</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-11-19/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2020-11-19/</guid><description>p.extbz rD, rs1
1 2 3 4 5 6 7 8 9 (define_insn &amp;#34;cv_extbz&amp;#34; [(set (match_operand:SI 0 &amp;#34;register_operand&amp;#34; &amp;#34;=r&amp;#34;) (zero_extend:SI (match_operand:HI 1 &amp;#34;register_operand&amp;#34; &amp;#34;r&amp;#34;)) )] &amp;#34;TARGET_COREV_ALU&amp;#34; &amp;#34;cv.</description></item><item><title>2022-06-17 - Jeremy Relocation Notes</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2022-06-17-jeremy-relocation-notes/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2022-06-17-jeremy-relocation-notes/</guid><description>end of linker -&amp;gt; introduce the issue of being no mechanism for vendor specific relocation -&amp;gt; discuss issue of relocations, we can do vendor specific but not vendor specific relocations.</description></item><item><title>2022-08-18</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2022-08-18/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2022-08-18/</guid><description>Hello Robin,
Thanks for reporting this issue.
We&amp;rsquo;ve taken a look at it and it seems to be an issue with the latest development Newlib that doesn&amp;rsquo;t show up in GCC testing.</description></item><item><title>Assembly Test Example - CORE-V</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/assembly-test-example-corev/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/assembly-test-example-corev/</guid><description>1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 * { dg-do run } */ #include &amp;lt;stdlib.</description></item><item><title>CORE-V</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/corev-hub/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/corev-hub/</guid><description>Videos Porting the GNU CORE-V Toolchain Adding an Instruction to the GNU assembler GNU toolchain for CORE-V (Jessica talks about relocation handling here) Cheatsheet Notes 1 2 3 4 5 table without ID file.</description></item><item><title>CORE-V Relocations</title><link>https://pietraferreira.github.io/quartz/notes/private/work/corev-relocations/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/corev-relocations/</guid><description>There are two custom relocations:
BDF_RELOC_RISCV_CVPCREL_URS1: 5-bit relocation for the rs1 operand in cv.setup, its relocation number is 225. BFD_RELOC_RISCV_CVPCREL_UI12: 12-bit relocation for 12-bit immediates found in cv.</description></item><item><title>CORE-V Toolchain</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/corev-toolchain/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/corev-toolchain/</guid><description>CORE-V is a family of RISC-V cores developed by the OpenHW Group.
The first two projects within the OpenHW Group’s CORE-V family of RISC-V cores are the CV32E40P and CVA6.</description></item><item><title>Hardware Loops - COREV</title><link>https://pietraferreira.github.io/quartz/notes/private/work/hardware-loops-gcc-corev/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/hardware-loops-gcc-corev/</guid><description>1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 (define_insn &amp;#34;set_hwloop_cvstart&amp;#34; [(set (match_operand:SI 0 &amp;#34;le_register_operand&amp;#34; &amp;#34;=t&amp;#34;) (label_ref (match_operand 1 &amp;#34;&amp;#34; &amp;#34;&amp;#34; )) ) (use (match_operand:SI 2 &amp;#34;immediate_operand&amp;#34; &amp;#34;I&amp;#34;)) ] &amp;#34;&amp;#34; &amp;#34;cv.</description></item><item><title>Meet-up 2020 CORE-V - Script</title><link>https://pietraferreira.github.io/quartz/notes/private/work/meetup-2020-corev-script/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/meetup-2020-corev-script/</guid><description>Slides can be found here.
Good evening, I’m Pietra and today together with my colleagues Mary and Jessica we will be presenting our work on porting the GNU CORE-V toolchain.</description></item><item><title>Testing Relaxation - COREV</title><link>https://pietraferreira.github.io/quartz/notes/private/work/testing-relaxation-corev/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/testing-relaxation-corev/</guid><description>readelf -r on .o files -&amp;gt; looks for particular relocations -&amp;gt; instead of -a it checks if we&amp;rsquo;re getting the right relocation</description></item><item><title>University of Bologna Meeting</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2021-08-13-uob-meeting/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/2021-08-13-uob-meeting/</guid><description>University of Bologna Meeting They seem to be working on Immediate Branching
I reported that we finished all testing
Just Nazareno showed up.</description></item><item><title>ZFinx Notes</title><link>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/zfinx-notes/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://pietraferreira.github.io/quartz/notes/private/work/projects/corev/zfinx-notes/</guid><description>ZFinx Notes Hi I&amp;rsquo;m Pietra, I&amp;rsquo;ve been looking at your problem with my colleagues Mary and Jessica. I&amp;rsquo;m wondering if there were any changes to the problem since we last spoke?</description></item></channel></rss>