{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584922661090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584922661094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 19:17:41 2020 " "Processing started: Sun Mar 22 19:17:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584922661094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922661094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keypad_decoder_nios -c keypad_decoder_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off keypad_decoder_nios -c keypad_decoder_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922661094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584922661364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584922661364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584922668876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922668876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_decoder_nios.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypad_decoder_nios.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder_nios " "Found entity 1: keypad_decoder_nios" {  } { { "keypad_decoder_nios.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder_nios.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584922668880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922668880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keypad_decoder_nios " "Elaborating entity \"keypad_decoder_nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584922668900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_decoder:inst " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_decoder:inst\"" {  } { { "keypad_decoder_nios.bdf" "inst" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder_nios.bdf" { { 264 352 512 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584922668902 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_decoder.v(34) " "Verilog HDL Case Statement warning at keypad_decoder.v(34): case item expression never matches the case expression" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_decoder.v(35) " "Verilog HDL Case Statement warning at keypad_decoder.v(35): case item expression never matches the case expression" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keypad_decoder.v(37) " "Verilog HDL assignment warning at keypad_decoder.v(37): truncated value with size 32 to match size of target (4)" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "keypad_decoder.v(33) " "Verilog HDL Case Statement warning at keypad_decoder.v(33): incomplete case statement has no default case item" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key keypad_decoder.v(32) " "Verilog HDL Always Construct warning at keypad_decoder.v(32): inferring latch(es) for variable \"key\", which holds its previous value in one or more paths through the always construct" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out keypad_decoder.v(22) " "Output port \"out\" at keypad_decoder.v(22) has no driver" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[0\] keypad_decoder.v(32) " "Inferred latch for \"key\[0\]\" at keypad_decoder.v(32)" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[1\] keypad_decoder.v(32) " "Inferred latch for \"key\[1\]\" at keypad_decoder.v(32)" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[2\] keypad_decoder.v(32) " "Inferred latch for \"key\[2\]\" at keypad_decoder.v(32)" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[3\] keypad_decoder.v(32) " "Inferred latch for \"key\[3\]\" at keypad_decoder.v(32)" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922668903 "|keypad_decoder_nios|keypad_decoder:inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "keypad_decoder:inst\|key\[0\] keypad_decoder:inst\|key\[3\] " "Duplicate LATCH primitive \"keypad_decoder:inst\|key\[0\]\" merged with LATCH primitive \"keypad_decoder:inst\|key\[3\]\"" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1584922669200 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1584922669200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad_decoder:inst\|key\[3\] " "Latch keypad_decoder:inst\|key\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[3\] " "Ports D and ENA on the latch are fed by the same signal in\[3\]" {  } { { "keypad_decoder_nios.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder_nios.bdf" { { 288 160 328 304 "in\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584922669200 ""}  } { { "keypad_decoder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584922669200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out GND " "Pin \"out\" is stuck at GND" {  } { { "keypad_decoder_nios.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder_nios.bdf" { { 288 544 720 304 "out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584922669205 "|keypad_decoder_nios|out"} { "Warning" "WMLS_MLS_STUCK_PIN" "key\[2\] GND " "Pin \"key\[2\]\" is stuck at GND" {  } { { "keypad_decoder_nios.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder_nios.bdf" { { 304 544 720 320 "key\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584922669205 "|keypad_decoder_nios|key[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "key\[1\] VCC " "Pin \"key\[1\]\" is stuck at VCC" {  } { { "keypad_decoder_nios.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/keypad_decoder_nios.bdf" { { 304 544 720 320 "key\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584922669205 "|keypad_decoder_nios|key[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584922669205 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1584922669246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584922669543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584922669543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584922669586 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584922669586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584922669586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584922669586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584922669616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 19:17:49 2020 " "Processing ended: Sun Mar 22 19:17:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584922669616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584922669616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584922669616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584922669616 ""}
