# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Adder_2comp.srcs/sources_1/new/FA.v"
verilog xil_defaultlib  "../../../Adder_2comp.srcs/sources_1/new/Adder_2comp.v"
verilog xil_defaultlib  "../../../Adder_2comp.srcs/sim_1/new/sim_Adder_2comp.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
