@article{MemWall,
 author = {Wulf, Wm. A. and McKee, Sally A.},
 title = {Hitting the Memory Wall: Implications of the Obvious},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {March 1995},
 volume = {23},
 number = {1},
 month = mar,
 year = {1995},
 issn = {0163-5964},
 pages = {20--24},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/216585.216588},
 doi = {10.1145/216585.216588},
 acmid = {216588},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{ISB,
 author = {Jouppi, Norman P.},
 title = {Improving Direct-mapped Cache Performance by the Addition of a Small Fully-associative Cache and Prefetch Buffers},
 booktitle = {Proceedings of the 17th Annual International Symposium on Computer Architecture},
 series = {ISCA '90},
 year = {1990},
 isbn = {0-89791-366-3},
 location = {Seattle, Washington, USA},
 pages = {364--373},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/325164.325162},
 doi = {10.1145/325164.325162},
 acmid = {325162},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{Smith,
 author = {Smith, A. J.},
 title = {Sequential Program Prefetching in Memory Hierarchies},
 journal = {Computer},
 issue_date = {December 1978},
 volume = {11},
 number = {12},
 month = dec,
 year = {1978},
 issn = {0018-9162},
 pages = {7--21},
 numpages = {15},
 url = {http://dx.doi.org/10.1109/C-M.1978.218016},
 doi = {10.1109/C-M.1978.218016},
 acmid = {1302399},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 

@inproceedings{Baer,
 author = {Baer, Jean-Loup and Chen, Tien-Fu},
 title = {An Effective On-chip Preloading Scheme to Reduce Data Access Penalty},
 booktitle = {Proceedings of the 1991 ACM/IEEE Conference on Supercomputing},
 series = {Supercomputing '91},
 year = {1991},
 isbn = {0-89791-459-7},
 location = {Albuquerque, New Mexico, USA},
 pages = {176--186},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/125826.125932},
 doi = {10.1145/125826.125932},
 acmid = {125932},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{Stride,
 author = {Baer, Jean-Loup and Chen, Tien-Fu},
 title = {Effective Hardware-Based Data Prefetching for High-Performance Processors},
 journal = {IEEE Trans. Comput.},
 issue_date = {May 1995},
 volume = {44},
 number = {5},
 month = may,
 year = {1995},
 issn = {0018-9340},
 pages = {609--623},
 numpages = {15},
 url = {https://doi.org/10.1109/12.381947},
 doi = {10.1109/12.381947},
 acmid = {627012},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Prefetching, hardware function unit, reference prediction, branch prediction, data cache, cycle-by-cycle simulations.},
} 

@ARTICLE{Markov, 
author={D. Joseph and D. Grunwald}, 
journal={IEEE Transactions on Computers}, 
title={Prefetching using Markov predictors}, 
year={1999}, 
volume={48}, 
number={2}, 
pages={121-133}, 
keywords={cache storage;performance evaluation;Markov processes;memory architecture;Markov prefetcher;memory operations;latency;cache;prefetching;memory system performance;Prefetching;Hardware;Bandwidth;Computer Society;Delay;Computer interfaces;Process design;System performance;Data structures;Design for experiments}, 
doi={10.1109/12.752653}, 
ISSN={0018-9340}, 
month={Feb},}


@ARTICLE{Decoupled, 
author={S. Sair and T. Sherwood and B. Calder}, 
journal={IEEE Transactions on Computers}, 
title={A decoupled predictor-directed stream prefetching architecture}, 
year={2003}, 
volume={52}, 
number={3}, 
pages={260-276}, 
keywords={storage management;computer architecture;decoupled predictor-directed stream prefetching architecture;load latency;hardware-based data prefetching;stride intensive code;PSB;predictor-directed stream buffers;memory resources;pointer-based applications;Prefetching;Delay;Resource management;Runtime;Out of order;Hardware;Bandwidth;Filters;Predictive models}, 
doi={10.1109/TC.2003.1183943}, 
ISSN={0018-9340}, 
month={March},}

@inproceedings{Adaptive,
 author = {Hur, Ibrahim and Lin, Calvin},
 title = {Memory Prefetching Using Adaptive Stream Detection},
 booktitle = {Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 39},
 year = {2006},
 isbn = {0-7695-2732-9},
 pages = {397--408},
 numpages = {12},
 url = {https://doi.org/10.1109/MICRO.2006.32},
 doi = {10.1109/MICRO.2006.32},
 acmid = {1194853},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@ARTICLE{Address_Correlated, 
author={T. F. Wenisch and M. Ferdman and A. Ailamaki and B. Falsafi and A. Moshovos}, 
journal={IEEE Micro}, 
title={Making Address-Correlated Prefetching Practical}, 
year={2010}, 
volume={30}, 
number={1}, 
pages={50-59}, 
keywords={meta data;storage management;storage management chips;address correlated prefetching;shipping processor;bandwidth efficient mechanisms;storage efficient mechanisms;latency efficient mechanisms;on-chip metadata storage;Prefetching;Delay;Table lookup;Bandwidth;Throughput;Hardware;System-on-a-chip;Production;Technological innovation;Innovation management;cache memories;address-correlated prefetching}, 
doi={10.1109/MM.2010.21}, 
ISSN={0272-1732}, 
month={Jan},}

@inproceedings{AMPM,
 author = {Ishii, Yasuo and Inaba, Mary and Hiraki, Kei},
 title = {Access Map Pattern Matching for Data Cache Prefetch},
 booktitle = {Proceedings of the 23rd International Conference on Supercomputing},
 series = {ICS '09},
 year = {2009},
 isbn = {978-1-60558-498-0},
 location = {Yorktown Heights, NY, USA},
 pages = {499--500},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/1542275.1542349},
 doi = {10.1145/1542275.1542349},
 acmid = {1542349},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache memory, data prefetch},
}

@inproceedings{Wenisch_Temporal_Streaming,
 author = {Wenisch, Thomas F. and Somogyi, Stephen and Hardavellas, Nikolaos and Kim, Jangwoo and Ailamaki, Anastassia and Falsafi, Babak},
 title = {Temporal Streaming of Shared Memory},
 booktitle = {Proceedings of the 32Nd Annual International Symposium on Computer Architecture},
 series = {ISCA '05},
 year = {2005},
 isbn = {0-7695-2270-X},
 pages = {222--233},
 numpages = {12},
 url = {https://doi.org/10.1109/ISCA.2005.50},
 doi = {10.1109/ISCA.2005.50},
 acmid = {1069989},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{Stealth,
 author = {Cantin, Jason F. and Lipasti, Mikko H. and Smith, James E.},
 title = {Stealth Prefetching},
 booktitle = {Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XII},
 year = {2006},
 isbn = {1-59593-451-0},
 location = {San Jose, California, USA},
 pages = {274--282},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/1168857.1168892},
 doi = {10.1145/1168857.1168892},
 acmid = {1168892},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {coherence, multiprocessors, prefetching},
}

@INPROCEEDINGS{Feedback_Directed, 
author={S. Srinath and O. Mutlu and H. Kim and Y. N. Patt}, 
booktitle={2007 IEEE 13th International Symposium on High Performance Computer Architecture}, 
title={Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers}, 
year={2007}, 
volume={}, 
number={}, 
pages={63-74}, 
keywords={storage management;feedback directed prefetching;bandwidth-efficiency;hardware prefetcher;data prefetching;dynamic feedback;cache pollution;LRU stack;memory bandwidth;stream-based prefetcher;global-history-buffer based delta correlation prefetcher;PC-based stride prefetcher;Prefetching;Hardware;Bandwidth;Pollution;Delay;Random access memory;Energy consumption;Negative feedback;Runtime;Clocks}, 
doi={10.1109/HPCA.2007.346185}, 
ISSN={1530-0897}, 
month={Feb},}

@inproceedings{Coordinated,
 author = {Ebrahimi, Eiman and Mutlu, Onur and Lee, Chang Joo and Patt, Yale N.},
 title = {Coordinated Control of Multiple Prefetchers in Multi-core Systems},
 booktitle = {Proceedings of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 pages = {316--326},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1669112.1669154},
 doi = {10.1145/1669112.1669154},
 acmid = {1669154},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {feedback control, memory systems, multi-core, prefetching},
} 

@INPROCEEDINGS{Bandwidth_Efficient, 
author={E. Ebrahimi and O. Mutlu and Y. N. Patt}, 
booktitle={2009 IEEE 15th International Symposium on High Performance Computer Architecture}, 
title={Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems}, 
year={2009}, 
volume={}, 
number={}, 
pages={7-17}, 
keywords={data structures;storage management;bandwidth-efficient prefetching;linked data structures;hybrid prefetching systems;stream-based prefetchers;memory system;hardware-software cooperative technique;compiler-guided prefetch filtering mechanism;Prefetching;Data structures;Hardware;Bandwidth;Costs;Large-scale systems;Degradation;Filtering;Runtime;Feedback}, 
doi={10.1109/HPCA.2009.4798232}, 
ISSN={1530-0897}, 
month={Feb},}

@INPROCEEDINGS{Pacman, 
author={C. Wu and A. Jaleel and M. Martonosi and S. C. Steely and J. Emer}, 
booktitle={2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
title={PACMan: Prefetch-Aware Cache Management for high performance caching}, 
year={2011}, 
volume={}, 
number={}, 
pages={442-453}, 
keywords={cache storage;PACMan;prefetch-aware cache management;high performance caching;hardware prefetching;last-level cache management;LLC management;cache interference;Prefetching;Hardware;Pollution;Interference;Servers;Proposals;Degradation;Prefetch-Aware Replacement;Reuse Distance Prediction;Shared Cache;Set Dueling}, 
doi={}, 
ISSN={}, 
month={Dec},}

@article{TLB,
 author = {Lustig, Daniel and Bhattacharjee, Abhishek and Martonosi, Margaret},
 title = {TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {April 2013},
 volume = {10},
 number = {1},
 month = apr,
 year = {2013},
 issn = {1544-3566},
 pages = {2:1--2:38},
 articleno = {2},
 numpages = {38},
 url = {http://doi.acm.org/10.1145/2445572.2445574},
 doi = {10.1145/2445572.2445574},
 acmid = {2445574},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {TLB prefetching, Translation lookaside buffer, performance evaluation, shared last-level TLB, simulation},
}

@inproceedings{Linearizing,
 author = {Jain, Akanksha and Lin, Calvin},
 title = {Linearizing Irregular Memory Accesses for Improved Correlated Prefetching},
 booktitle = {Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-46},
 year = {2013},
 isbn = {978-1-4503-2638-4},
 location = {Davis, California},
 pages = {247--259},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2540708.2540730},
 doi = {10.1145/2540708.2540730},
 acmid = {2540730},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {prefetching},
}

@INPROCEEDINGS{Sandbox, 
author={S. H. Pugsley and Z. Chishti and C. Wilkerson and P. Chuang and R. L. Scott and A. Jaleel and S. Lu and K. Chow and R. Balasubramonian}, 
booktitle={2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers}, 
year={2014}, 
volume={}, 
number={}, 
pages={626-637}, 
keywords={data structures;storage management;sandbox prefetching;memory latency;CPU performance;central processing unit;memory bandwidth;cache capacity;prefetching mechanisms;Bloom filter;feedback directed prefetching technique;access map pattern matching prefetcher;storage overhead;logic overhead;Prefetching;Accuracy;Radiation detectors;Bandwidth;Pattern matching;Monitoring}, 
doi={10.1109/HPCA.2014.6835971}, 
ISSN={1530-0897}, 
month={Feb},}

@INPROCEEDINGS{VLDP, 
author={M. Shevgoor and S. Koladiya and R. Balasubramonian and C. Wilkerson and S. H. Pugsley and Z. Chishti}, 
booktitle={2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
title={Efficiently prefetching complex address patterns}, 
year={2015}, 
volume={}, 
number={}, 
pages={141-152}, 
keywords={cache storage;complex address pattern prefetching;hardware prefetching;variable length delta prefetcher;delta histories;successive cache line misses;physical pages;prediction tables;input history;VLDP;matching entry;program counter;PC;Prefetching;History;Indexes;Radiation detectors;Urban areas;Hardware;Data structures;Prefetching}, 
doi={10.1145/2830772.2830793}, 
ISSN={2379-3155}, 
month={Dec},}

@INPROCEEDINGS{CATCH, 
author={A. V. Nori and J. Gaur and S. Rai and S. Subramoney and H. Wang}, 
booktitle={2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)}, 
title={Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies}, 
year={2018}, 
volume={}, 
number={}, 
pages={96-109}, 
keywords={cache storage;storage management;Criticality Aware Tiered Cache Hierarchy;on-die caches;level-2 caches;inter-cache prefetchers;cache hierarchy design;multi-level cache hierarchy;Prefetching;Microprocessors;Market research;Out of order;Hardware;Resource management;Servers;Criticality;Caching;Prefetching}, 
doi={10.1109/ISCA.2018.00019}, 
ISSN={2575-713X}, 
month={June},}

@INPROCEEDINGS{DoL, 
author={S. Kondguli and M. Huang}, 
booktitle={2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)}, 
title={Division of Labor: A More Effective Approach to Prefetching}, 
year={2018}, 
volume={}, 
number={}, 
pages={83-95}, 
keywords={cache storage;storage management;microarchitectures;simpler access patterns;monolithic design;similar prefetching scope;empirical evidence;simple patterns;canonical strided accesses;Prefetching;Markov processes;Energy storage;Pollution measurement;Pattern recognition;Computer architecture;Prefetching}, 
doi={10.1109/ISCA.2018.00018}, 
ISSN={2575-713X}, 
month={June},}

@INPROCEEDINGS{Domino, 
author={M. Bakhshalipour and P. Lotfi-Kamran and H. Sarbazi-Azad}, 
booktitle={2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Domino Temporal Data Prefetcher}, 
year={2018}, 
volume={}, 
number={}, 
pages={131-142}, 
keywords={Big Data;storage management;Domino prefetching;temporal prefetchers;temporal data prefetching technique;Domino temporal data prefetcher;big-data server applications;data misses;data accesses;high temporal correlations;temporal prefetching techniques;lookup mechanism;Enhanced Index Table;Prefetching;History;Servers;Correlation;Indexes;Media;Context;Temporal prefetcher;data miss;server workload;single address lookup;two address lookup}, 
doi={10.1109/HPCA.2018.00021}, 
ISSN={2378-203X}, 
month={Feb},}

@INPROCEEDINGS{Spatial_Pattern, 
author={C. F. Chen and S. -. Yang and B. Falsafi and A. Moshovos}, 
booktitle={10th International Symposium on High Performance Computer Architecture (HPCA'04)}, 
title={Accurate and complexity-effective spatial pattern prediction}, 
year={2004}, 
volume={}, 
number={}, 
pages={276-287}, 
keywords={cache storage;pattern recognition;spatial data structures;spatial pattern predictor;reference pattern;cache's spatial usage;hardware mechanism;set-associative Ll data cache;spatial group;instruction address;cache line;predictor memory;data cache;Bandwidth;Degradation;Prefetching;Design optimization;Delay;Energy dissipation;CMOS technology;Computer architecture;Laboratories;Power dissipation}, 
doi={10.1109/HPCA.2004.10010}, 
ISSN={1530-0897}, 
month={Feb},}

@inproceedings{SMS,
 author = {Somogyi, Stephen and Wenisch, Thomas F. and Ailamaki, Anastassia and Falsafi, Babak and Moshovos, Andreas},
 title = {Spatial Memory Streaming},
 booktitle = {Proceedings of the 33rd Annual International Symposium on Computer Architecture},
 series = {ISCA '06},
 year = {2006},
 isbn = {0-7695-2608-X},
 pages = {252--263},
 numpages = {12},
 url = {https://doi.org/10.1109/ISCA.2006.38},
 doi = {10.1109/ISCA.2006.38},
 acmid = {1136508},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{Temporal_Instruction_Fetch,
 author = {Ferdman, Michael and Wenisch, Thomas F. and Ailamaki, Anastasia and Falsafi, Babak and Moshovos, Andreas},
 title = {Temporal Instruction Fetch Streaming},
 booktitle = {Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 41},
 year = {2008},
 isbn = {978-1-4244-2836-6},
 pages = {1--10},
 numpages = {10},
 url = {https://doi.org/10.1109/MICRO.2008.4771774},
 doi = {10.1109/MICRO.2008.4771774},
 acmid = {1521813},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@INPROCEEDINGS{Off_Chip, 
author={T. F. Wenisch and M. Ferdman and A. Ailamaki and B. Falsafi and A. Moshovos}, 
booktitle={2009 IEEE 15th International Symposium on High Performance Computer Architecture}, 
title={Practical off-chip meta-data for temporal memory streaming}, 
year={2009}, 
volume={}, 
number={}, 
pages={79-90}, 
keywords={memory architecture;storage management;table lookup;off-chip meta-data storage;prefetching;minimal off-chip lookup latency;bandwidth-efficient meta-data update;hardware-managed main memory hash table;probabilistic sampling;off-chip lookup cost;sampled temporal memory streaming;Prefetching;Delay;Table lookup;Bandwidth;Costs;Hardware;Throughput;Web server;Sampling methods;Organizing}, 
doi={10.1109/HPCA.2009.4798239}, 
ISSN={1530-0897}, 
month={Feb},}

@inproceedings{STMS,
 author = {Somogyi, Stephen and Wenisch, Thomas F. and Ailamaki, Anastasia and Falsafi, Babak},
 title = {Spatio-temporal Memory Streaming},
 booktitle = {Proceedings of the 36th Annual International Symposium on Computer Architecture},
 series = {ISCA '09},
 year = {2009},
 isbn = {978-1-60558-526-0},
 location = {Austin, TX, USA},
 pages = {69--80},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1555754.1555766},
 doi = {10.1145/1555754.1555766},
 acmid = {1555766},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {prefetching, spatial correlation, temporal correlation},
}

@article{SMS_JILP,
  author    = {Stephen Somogyi and
               Thomas F. Wenisch and
               Michael Ferdman and
               Babak Falsafi},
  title     = {Spatial Memory Streaming},
  journal   = {J. Instruction-Level Parallelism},
  volume    = {13},
  year      = {2011},
  url       = {http://www.jilp.org/vol13/v13paper8.pdf},
  timestamp = {Fri, 21 Dec 2012 16:32:44 +0100},
  biburl    = {https://dblp.org/rec/bib/journals/jilp/SomogyiWFF11},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@INPROCEEDINGS{BOP, 
author={P. Michaud}, 
booktitle={2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Best-offset hardware prefetching}, 
year={2016}, 
volume={}, 
number={}, 
pages={469-480}, 
keywords={cache storage;parallel processing;storage management;hardware prefetching;high-performance processors;on-chip caches;performance reduction;sandbox method;SPEC CPU2006 benchmarks;Prefetching;Hardware;System-on-chip;Pollution;History;Benchmark testing}, 
doi={10.1109/HPCA.2016.7446087}, 
ISSN={2378-203X}, 
month={March},}

@INPROCEEDINGS{SPP, 
author={J. Kim and S. H. Pugsley and P. V. Gratz and A. L. N. Reddy and C. Wilkerson and Z. Chishti}, 
booktitle={2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
title={Path confidence based lookahead prefetching}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-12}, 
keywords={paged storage;path confidence based lookahead prefetching;system performance maximization;signature path prefetcher design;SPP;compressed history based scheme;complex address pattern prediction;physical page boundaries;performance improvement;physical address space;Prefetching;History;Hardware;Indexes;Memory management;Bandwidth;Prediction algorithms}, 
doi={10.1109/MICRO.2016.7783763}, 
ISSN={}, 
month={Oct},}

@inproceedings{KPC,
 author = {Kim, Jinchun and Teran, Elvira and Gratz, Paul V. and Jim{\'e}nez, Daniel A. and Pugsley, Seth H. and Wilkerson, Chris},
 title = {Kill the Program Counter: Reconstructing Program Behavior in the Processor Cache Hierarchy},
 booktitle = {Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '17},
 year = {2017},
 isbn = {978-1-4503-4465-4},
 location = {Xi'an, China},
 pages = {737--749},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/3037697.3037701},
 doi = {10.1145/3037697.3037701},
 acmid = {3037701},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache replacemet policy, data prefetching, memory hierarchy},
}

@INPROCEEDINGS{DB_Pred, 
author={An-Chow Lai and C. Fide and B. Falsafi}, 
booktitle={Proceedings 28th Annual International Symposium on Computer Architecture}, 
title={Dead-block prediction and dead-block correlating prefetchers}, 
year={2001}, 
volume={}, 
number={}, 
pages={144-154}, 
keywords={storage management;data structures;parallel processing;performance evaluation;dead-block prediction;dead-block correlating prefetchers;data prefetching;prefetching lookahead;auxiliary prefetch buffers;address correlation;floating-point applications;cycle-accurate simulation;out-of-order superscalar processor;memory-intensive benchmarks;benchmarks;Prefetching;Delay;Hardware;Proposals;Data engineering;Out of order;Engines;Data structures;History;Sun}, 
doi={10.1109/ISCA.2001.937443}, 
ISSN={1063-6897}, 
month={June},}

@inproceedings{Cache_Burst,
 author = {Liu, Haiming and Ferdman, Michael and Huh, Jaehyuk and Burger, Doug},
 title = {Cache Bursts: A New Approach for Eliminating Dead Blocks and Increasing Cache Efficiency},
 booktitle = {Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 41},
 year = {2008},
 isbn = {978-1-4244-2836-6},
 pages = {222--233},
 numpages = {12},
 url = {https://doi.org/10.1109/MICRO.2008.4771793},
 doi = {10.1109/MICRO.2008.4771793},
 acmid = {1521798},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@INPROCEEDINGS{Harmony, 
author={A. Jain and C. Lin}, 
booktitle={2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)}, 
title={Rethinking Belady's Algorithm to Accommodate Prefetching}, 
year={2018}, 
volume={}, 
number={}, 
pages={110-123}, 
keywords={cache storage;multiprocessing systems;storage management;cache misses;prefetched lines;8-core system;stride prefetcher;4-core system;Harmony;simple conceptual framework;important design space;increased prefetcher traffic;Demand-MIN;total number;Belady's MIN algorithm minimizes;unexplored design space;cache replacement policy;data prefetchers;Belady's algorithm;Prefetching;Benchmark testing;Light emitting diodes;Pollution;Face;Measurement;Computer architecture;Caches;Prefetching;Cache Replacement}, 
doi={10.1109/ISCA.2018.00020}, 
ISSN={2575-713X}, 
month={June},}

@INPROCEEDINGS{Semantics, 
author={L. Peled and S. Mannor and U. Weiser and Y. Etsion}, 
booktitle={2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA)}, 
title={Semantic locality and context-based prefetching using reinforcement learning}, 
year={2015}, 
volume={}, 
number={}, 
pages={285-297}, 
keywords={data structures;learning (artificial intelligence);storage management;semantic locality;context-based prefetching;spatio-temporal locality;memory addresses;irregular data structures;spatial locality;spatio-temporal prefetchers;access relations;data elements;actual data layout;context-based memory prefetcher;reinforcement learning methods;code attributes;memory access semantics;spatio-temporal prefetchers;pointer-based implementations;spatially optimized code;Semantics;Prefetching;Hardware;Lead;Encoding;Prediction algorithms}, 
doi={10.1145/2749469.2749473}, 
ISSN={1063-6897}, 
month={June},}

@INPROCEEDINGS{Datacenter, 
author={S. Liao and T. Hung and D. Nguyen and C. Chou and C. Tu and H. Zhou}, 
booktitle={Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis}, 
title={Machine learning-based prefetch optimization for data center applications}, 
year={2009}, 
volume={}, 
number={}, 
pages={1-10}, 
keywords={computer centres;learning (artificial intelligence);storage management;hardware performance counters;memory system performance;processor prefetch configurations;single-digit performance improvement;performance tuning framework;data center applications;machine learning-based prefetch optimization}, 
doi={10.1145/1654059.1654116}, 
ISSN={2167-4329}, 
month={Nov},}

@article{BadPerc,
  author    = {Haoyuan Wang and
               Zhiwei Luo},
  title     = {Data Cache Prefetching with Perceptron Learning},
  journal   = {CoRR},
  volume    = {abs/1712.00905},
  year      = {2017},
  url       = {http://arxiv.org/abs/1712.00905},
  archivePrefix = {arXiv},
  eprint    = {1712.00905},
  timestamp = {Mon, 13 Aug 2018 16:47:47 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/abs-1712-00905},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@INPROCEEDINGS{Perc_Branch, 
author={D. A. Jimenez and C. Lin}, 
booktitle={Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture}, 
title={Dynamic branch prediction with perceptrons}, 
year={2001}, 
volume={}, 
number={}, 
pages={197-206}, 
keywords={parallel architectures;program compilers;neural nets;perceptrons;dynamic branch prediction;perceptrons;branch prediction;neural networks;hardware resources;purely dynamic schemes;4K byte hardware budget;Neural networks;Counting circuits;History;Hardware;Accuracy;Modems;Space exploration;Computer architecture;Parallel processing;Prefetching}, 
doi={10.1109/HPCA.2001.903263}, 
ISSN={1530-0897}, 
month={Jan},}

@INPROCEEDINGS{Piece_Linear, 
author={D. A. Jimenez}, 
booktitle={32nd International Symposium on Computer Architecture (ISCA'05)}, 
title={Piecewise linear branch prediction}, 
year={2005}, 
volume={}, 
number={}, 
pages={382-393}, 
keywords={pipeline processing;parallel architectures;piecewise linear techniques;microprogramming;piecewise linear branch prediction;linear functions;piecewise linear decision surface;predictor accuracy;implementable branch predictor;perceptron prediction;path-based neural prediction;simulated microarchitecture;path-based neural predictor;Piecewise linear techniques;Microarchitecture;Hardware;Delay;Accuracy;Pipelines;Predictive models;Computer science;Throughput;Costs}, 
doi={10.1109/ISCA.2005.40}, 
ISSN={1063-6897}, 
month={June},}

@inproceedings{Perc_Reuse,
 author = {Teran, Elvira and Wang, Zhe and Jim{\'e}nez, Daniel A.},
 title = {Perceptron Learning for Reuse Prediction},
 booktitle = {The 49th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-49},
 year = {2016},
 location = {Taipei, Taiwan},
 pages = {2:1--2:12},
 articleno = {2},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=3195638.3195641},
 acmid = {3195641},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@inproceedings{Multiperspective,
 author = {Jim{\'e}nez, Daniel A. and Teran, Elvira},
 title = {Multiperspective Reuse Prediction},
 booktitle = {Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-50 '17},
 year = {2017},
 isbn = {978-1-4503-4952-9},
 location = {Cambridge, Massachusetts},
 pages = {436--448},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/3123939.3123942},
 doi = {10.1145/3123939.3123942},
 acmid = {3123942},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache management, locality, microarchitecture, prediction},
}

@ARTICLE{VPC,
author = {J. A. Joao and O. Mutlu and C. J. Lee and R. Cohn and Y. N. Patt and H. Kim},
journal = {IEEE Transactions on Computers},
title = {Virtual Program Counter (VPC) Prediction: Very Low Cost Indirect Branch Prediction Using Conditional Branch Prediction Hardware},
year = {2008},
volume = {58},
number = {},
pages = {1153-1170},
keywords={Indirect branch prediction; virtual functions; devirtualization; object-oriented languages; Java.},
doi = {10.1109/TC.2008.227},
url = {doi.ieeecomputersociety.org/10.1109/TC.2008.227},
ISSN = {0018-9340},
month={12}
}

@inproceedings{DA_AMPM,
 author = {Ishii, Yasuo and Inaba, Mary and Hiraki, Kei},
 title = {Unified Memory Optimizing Architecture: Memory Subsystem Control with a Unified Predictor},
 booktitle = {Proceedings of the 26th ACM International Conference on Supercomputing},
 series = {ICS '12},
 year = {2012},
 isbn = {978-1-4503-1316-2},
 location = {San Servolo Island, Venice, Italy},
 pages = {267--278},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2304576.2304614},
 doi = {10.1145/2304576.2304614},
 acmid = {2304614},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache management, data prefetching, memory access scheduling, multi-core processor},
} 


@online{Champsim,
  title = {The ChampSim Simulator},
  howpublished = "\url{https://github.com/ChampSim/ChampSim}",
}

@online{DPC_2,
  author = {Seth H. Pugsley and Alaa R. Alameldeen and C. Wilkerson and H. Kim},
  title = {The 2nd Data Prefetching Championship (DPC-2)},
  howpublished = "\url{http://comparch-conf.gatech.edu/dpc2/}",
}

@online{CRC_2,
  title = {THE 2ND CACHE REPLACEMENT CHAMPIONSHIP (CRC-2)},
  howpublished = "\url{https://crc2.ece.tamu.edu/}",
}

@online{SPEC2006,
  title = { Standard Performance Evaluation Corporation CPU2006 Benchmark Suite},
  howpublished = "\url{http://www.spec.org/cpu2006/}",
}

@online{SPEC2017,
  title = { Standard Performance Evaluation Corporation CPU2017 Benchmark Suite},
  howpublished = "\url{http://www.spec.org/cpu2017/}",
}

@inproceedings{CloudSuite,
 author = {Ferdman, Michael and Adileh, Almutaz and Kocberber, Onur and Volos, Stavros and Alisafaee, Mohammad and Jevdjic, Djordje and Kaynak, Cansu and Popescu, Adrian Daniel and Ailamaki, Anastasia and Falsafi, Babak},
 title = {Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware},
 booktitle = {Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XVII},
 year = {2012},
 isbn = {978-1-4503-0759-8},
 location = {London, England, UK},
 pages = {37--48},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2150976.2150982},
 doi = {10.1145/2150976.2150982},
 acmid = {2150982},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {architectural evaluation, cloud computing, design insights, workload characterization},
}

@inproceedings{SimPoint,
 author = {Perelman, Erez and Hamerly, Greg and Van Biesbrouck, Michael and Sherwood, Timothy and Calder, Brad},
 title = {Using SimPoint for Accurate and Efficient Simulation},
 booktitle = {Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems},
 series = {SIGMETRICS '03},
 year = {2003},
 isbn = {1-58113-664-1},
 location = {San Diego, CA, USA},
 pages = {318--319},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/781027.781076},
 doi = {10.1145/781027.781076},
 acmid = {781076},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {SimPoint, clustering, fast-forwarding, sampling, simulation},
}
