<annotationInfo>
<annotationInfo>
<item  id="20" filename="conv/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="21" filename="conv/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="conv/conv_1.cpp" linenumber="26" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="conv/conv_1.cpp" linenumber="26" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_5_fu_440_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="conv/conv_1.cpp" linenumber="26" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_6_fu_452_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="conv/conv_1.cpp" linenumber="26" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_7_fu_470_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="conv/conv_1.cpp" linenumber="26" name="tmp_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_8_fu_482_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="conv/conv_1.cpp" linenumber="26" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_9_fu_506_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv/conv_1.cpp" linenumber="26" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_10_fu_518_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="42" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv/conv_1.cpp" linenumber="26" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_2_fu_581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv/conv_1.cpp" linenumber="26" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_11_fu_592_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_3_fu_613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_4_fu_623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_5_fu_633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_6_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_7_fu_663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_8_fu_673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv/conv_1.cpp" linenumber="14" name="f" contextFuncName="conv_1" moduleName="conv_1" rtlName="f_fu_684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_fu_703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_1_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_1_fu_712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv/conv_1.cpp" linenumber="26" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv/conv_1.cpp" linenumber="31" name="w_sum" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="conv/conv_1.cpp" linenumber="34" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_720_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_1_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="159" filename="conv/conv_1.cpp" linenumber="34" name="tmp_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_mb6_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="conv/conv_1.cpp" linenumber="34" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
