$date
	Sun Dec 08 11:59:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#10
b1 !
b1 $
0#
1"
#20
0"
#30
b10 !
b10 $
1"
#40
0"
#50
b11 !
b11 $
1"
#60
b0 !
b0 $
0"
1#
#70
b1 !
b1 $
1"
0#
#80
0"
