#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 21 18:39:00 2024
# Process ID: 8748
# Current directory: D:/Git/spline/DAQ_Z30
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15548 D:\Git\spline\DAQ_Z30\DAQ_Z30.xpr
# Log file: D:/Git/spline/DAQ_Z30/vivado.log
# Journal file: D:/Git/spline/DAQ_Z30\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git/spline/DAQ_Z30/DAQ_Z30.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/spline/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.711 ; gain = 59.762
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v]
set_property is_enabled false [get_files  D:/Git/spline/DAQ_Z30/DAQ_Z30.sim/tb_test.v]
set_property is_enabled false [get_files  D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
set_property is_enabled false [get_files  D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
set_property is_enabled true [get_files  D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
set_property is_enabled true [get_files  D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v]
set_property is_enabled true [get_files  D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Git/spline/DAQ_Z30/test.dcp with file D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/test.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP1_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP1_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_2Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_3Executing the post_config_ip from bd
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /axis_data_fifo_0/m_axis_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axis_data_fifo_0_M_AXIS 
VHDL Output written to : D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MJ_OBUFGDS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MJ_IBUFG_DS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS4249_Decode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MJ_inputclk_ds_gbuf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mj_not_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CNTtest_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MaxdataTrans_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
Exporting to file D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ADS4249_Decode_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_CNTtest_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_MJ_IBUFG_DS_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_MJ_OBUFGDS_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_MJ_inputclk_ds_gbuf_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_MaxdataTrans_ip_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_gpio_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_smc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axis_data_fifo_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_count_ip_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fifo_generator_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fifo_generator_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fifo_generator_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fifo_generator_2_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ila_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mj_not_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_data_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_data_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_util_vector_logic_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_vio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
[Sat Dec 21 18:46:42 2024] Launched design_1_MJ_OBUFGDS_0_0_synth_1, design_1_MJ_IBUFG_DS_0_0_synth_1, design_1_ADS4249_Decode_0_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_MJ_inputclk_ds_gbuf_0_0_synth_1, design_1_mj_not_0_0_synth_1, design_1_count_ip_0_2_synth_1, design_1_MaxdataTrans_ip_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_fifo_generator_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_axis_data_fifo_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_fifo_generator_0_2_synth_1, design_1_fifo_generator_2_0_synth_1, design_1_fifo_generator_2_1_synth_1, design_1_axi_gpio_0_1_synth_1, design_1_clk_wiz_1_0_synth_1, design_1_vio_0_0_synth_1, design_1_ila_0_0_synth_1, design_1_clk_wiz_0_1_synth_1, design_1_CNTtest_0_1_synth_1, design_1_rst_ps7_0_100M_1_0_synth_1, design_1_util_vector_logic_0_0_synth_1, design_1_xbar_0_synth_1, design_1_s00_data_fifo_0_synth_1, design_1_auto_pc_0_synth_1, design_1_s01_data_fifo_0_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_MJ_OBUFGDS_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_OBUFGDS_0_0_synth_1/runme.log
design_1_MJ_IBUFG_DS_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_IBUFG_DS_0_0_synth_1/runme.log
design_1_ADS4249_Decode_0_1_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_ADS4249_Decode_0_1_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_MJ_inputclk_ds_gbuf_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_inputclk_ds_gbuf_0_0_synth_1/runme.log
design_1_mj_not_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_mj_not_0_0_synth_1/runme.log
design_1_count_ip_0_2_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_count_ip_0_2_synth_1/runme.log
design_1_MaxdataTrans_ip_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MaxdataTrans_ip_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_fifo_generator_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_0_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axis_data_fifo_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axis_data_fifo_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_fifo_generator_0_2_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_0_2_synth_1/runme.log
design_1_fifo_generator_2_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_2_0_synth_1/runme.log
design_1_fifo_generator_2_1_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_2_1_synth_1/runme.log
design_1_axi_gpio_0_1_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_gpio_0_1_synth_1/runme.log
design_1_clk_wiz_1_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_vio_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_vio_0_0_synth_1/runme.log
design_1_ila_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_ila_0_0_synth_1/runme.log
design_1_clk_wiz_0_1_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_CNTtest_0_1_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_CNTtest_0_1_synth_1/runme.log
design_1_rst_ps7_0_100M_1_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_rst_ps7_0_100M_1_0_synth_1/runme.log
design_1_util_vector_logic_0_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_xbar_0_synth_1/runme.log
design_1_s00_data_fifo_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_s00_data_fifo_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_s01_data_fifo_0_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_s01_data_fifo_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/design_1_auto_pc_1_synth_1/runme.log
[Sat Dec 21 18:46:45 2024] Launched synth_1...
Run output will be captured here: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1581.629 ; gain = 253.078
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Sat Dec 21 18:50:30 2024] Launched synth_1...
Run output will be captured here: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
set_property is_enabled true [get_files  D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Git/spline/DAQ_Z30/test.dcp with file D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/DAQ_Z30_Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Sat Dec 21 19:05:05 2024] Launched synth_1...
Run output will be captured here: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Sat Dec 21 19:06:18 2024] Launched impl_1...
Run output will be captured here: D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/runme.log
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 19:09:12 2024...
