
SimulareGamepad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bd4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08007ce0  08007ce0  00008ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d68  08007d68  00009160  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007d68  08007d68  00009160  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007d68  08007d68  00009160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d68  08007d68  00008d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d6c  08007d6c  00008d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  08007d70  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000080c  20000160  08007ed0  00009160  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000096c  08007ed0  0000996c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009160  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c8c1  00000000  00000000  00009189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a2f  00000000  00000000  00015a4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b10  00000000  00000000  00018480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000081c  00000000  00000000  00018f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000196c9  00000000  00000000  000197ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ec01  00000000  00000000  00032e75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089595  00000000  00000000  00041a76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb00b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ad8  00000000  00000000  000cb050  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000cdb28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000160 	.word	0x20000160
 8000128:	00000000 	.word	0x00000000
 800012c:	08007cc8 	.word	0x08007cc8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000164 	.word	0x20000164
 8000148:	08007cc8 	.word	0x08007cc8

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fa02 	bl	8000558 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f84a 	bl	80001ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f8e4 	bl	8000324 <MX_GPIO_Init>
  MX_ADC1_Init();
 800015c:	f000 f8a4 	bl	80002a8 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 8000160:	f007 f9ce 	bl	8007500 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000164:	481b      	ldr	r0, [pc, #108]	@ (80001d4 <main+0x88>)
 8000166:	f000 fb55 	bl	8000814 <HAL_ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_PollForConversion(&hadc1,1000);
 800016a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800016e:	4819      	ldr	r0, [pc, #100]	@ (80001d4 <main+0x88>)
 8000170:	f000 fbfe 	bl	8000970 <HAL_ADC_PollForConversion>
	  readValue = HAL_ADC_GetValue(&hadc1) ;
 8000174:	4817      	ldr	r0, [pc, #92]	@ (80001d4 <main+0x88>)
 8000176:	f000 fd01 	bl	8000b7c <HAL_ADC_GetValue>
 800017a:	4603      	mov	r3, r0
 800017c:	b29a      	uxth	r2, r3
 800017e:	4b16      	ldr	r3, [pc, #88]	@ (80001d8 <main+0x8c>)
 8000180:	801a      	strh	r2, [r3, #0]
	  click = HAL_GPIO_ReadPin(Click_GPIO_Port,Click_Pin);
 8000182:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000186:	4815      	ldr	r0, [pc, #84]	@ (80001dc <main+0x90>)
 8000188:	f001 f92a 	bl	80013e0 <HAL_GPIO_ReadPin>
 800018c:	4603      	mov	r3, r0
 800018e:	461a      	mov	r2, r3
 8000190:	4b13      	ldr	r3, [pc, #76]	@ (80001e0 <main+0x94>)
 8000192:	701a      	strb	r2, [r3, #0]
	  reportContainer.buton = click;
 8000194:	4b12      	ldr	r3, [pc, #72]	@ (80001e0 <main+0x94>)
 8000196:	781a      	ldrb	r2, [r3, #0]
 8000198:	4b12      	ldr	r3, [pc, #72]	@ (80001e4 <main+0x98>)
 800019a:	701a      	strb	r2, [r3, #0]
	  reportContainer.x = (readValue * 254) / 4096 - 127;
 800019c:	4b0e      	ldr	r3, [pc, #56]	@ (80001d8 <main+0x8c>)
 800019e:	881b      	ldrh	r3, [r3, #0]
 80001a0:	461a      	mov	r2, r3
 80001a2:	4613      	mov	r3, r2
 80001a4:	01db      	lsls	r3, r3, #7
 80001a6:	1a9b      	subs	r3, r3, r2
 80001a8:	005b      	lsls	r3, r3, #1
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	da01      	bge.n	80001b2 <main+0x66>
 80001ae:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80001b2:	131b      	asrs	r3, r3, #12
 80001b4:	b2db      	uxtb	r3, r3
 80001b6:	3b7f      	subs	r3, #127	@ 0x7f
 80001b8:	b2db      	uxtb	r3, r3
 80001ba:	b25a      	sxtb	r2, r3
 80001bc:	4b09      	ldr	r3, [pc, #36]	@ (80001e4 <main+0x98>)
 80001be:	705a      	strb	r2, [r3, #1]
	  USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*) &reportContainer,2);
 80001c0:	2202      	movs	r2, #2
 80001c2:	4908      	ldr	r1, [pc, #32]	@ (80001e4 <main+0x98>)
 80001c4:	4808      	ldr	r0, [pc, #32]	@ (80001e8 <main+0x9c>)
 80001c6:	f006 f8af 	bl	8006328 <USBD_HID_SendReport>
	  HAL_Delay(10);
 80001ca:	200a      	movs	r0, #10
 80001cc:	f000 fa26 	bl	800061c <HAL_Delay>
  {
 80001d0:	bf00      	nop
 80001d2:	e7ca      	b.n	800016a <main+0x1e>
 80001d4:	2000017c 	.word	0x2000017c
 80001d8:	200001ac 	.word	0x200001ac
 80001dc:	40010800 	.word	0x40010800
 80001e0:	200001ae 	.word	0x200001ae
 80001e4:	200001b0 	.word	0x200001b0
 80001e8:	200001bc 	.word	0x200001bc

080001ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b094      	sub	sp, #80	@ 0x50
 80001f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80001f6:	2228      	movs	r2, #40	@ 0x28
 80001f8:	2100      	movs	r1, #0
 80001fa:	4618      	mov	r0, r3
 80001fc:	f007 fd38 	bl	8007c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000200:	f107 0314 	add.w	r3, r7, #20
 8000204:	2200      	movs	r2, #0
 8000206:	601a      	str	r2, [r3, #0]
 8000208:	605a      	str	r2, [r3, #4]
 800020a:	609a      	str	r2, [r3, #8]
 800020c:	60da      	str	r2, [r3, #12]
 800020e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	2200      	movs	r2, #0
 8000214:	601a      	str	r2, [r3, #0]
 8000216:	605a      	str	r2, [r3, #4]
 8000218:	609a      	str	r2, [r3, #8]
 800021a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800021c:	2301      	movs	r3, #1
 800021e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000220:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800022a:	2301      	movs	r3, #1
 800022c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800022e:	2302      	movs	r3, #2
 8000230:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000232:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000236:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000238:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800023c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000242:	4618      	mov	r0, r3
 8000244:	f002 fe2c 	bl	8002ea0 <HAL_RCC_OscConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800024e:	f000 f8ad 	bl	80003ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000252:	230f      	movs	r3, #15
 8000254:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000256:	2302      	movs	r3, #2
 8000258:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800025e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000262:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000264:	2300      	movs	r3, #0
 8000266:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000268:	f107 0314 	add.w	r3, r7, #20
 800026c:	2101      	movs	r1, #1
 800026e:	4618      	mov	r0, r3
 8000270:	f003 f898 	bl	80033a4 <HAL_RCC_ClockConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800027a:	f000 f897 	bl	80003ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800027e:	2312      	movs	r3, #18
 8000280:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8000282:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000286:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000288:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800028c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	4618      	mov	r0, r3
 8000292:	f003 fa01 	bl	8003698 <HAL_RCCEx_PeriphCLKConfig>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800029c:	f000 f886 	bl	80003ac <Error_Handler>
  }
}
 80002a0:	bf00      	nop
 80002a2:	3750      	adds	r7, #80	@ 0x50
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b084      	sub	sp, #16
 80002ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	2200      	movs	r2, #0
 80002b2:	601a      	str	r2, [r3, #0]
 80002b4:	605a      	str	r2, [r3, #4]
 80002b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002b8:	4b18      	ldr	r3, [pc, #96]	@ (800031c <MX_ADC1_Init+0x74>)
 80002ba:	4a19      	ldr	r2, [pc, #100]	@ (8000320 <MX_ADC1_Init+0x78>)
 80002bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002be:	4b17      	ldr	r3, [pc, #92]	@ (800031c <MX_ADC1_Init+0x74>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002c4:	4b15      	ldr	r3, [pc, #84]	@ (800031c <MX_ADC1_Init+0x74>)
 80002c6:	2201      	movs	r2, #1
 80002c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002ca:	4b14      	ldr	r3, [pc, #80]	@ (800031c <MX_ADC1_Init+0x74>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002d0:	4b12      	ldr	r3, [pc, #72]	@ (800031c <MX_ADC1_Init+0x74>)
 80002d2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80002d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002d8:	4b10      	ldr	r3, [pc, #64]	@ (800031c <MX_ADC1_Init+0x74>)
 80002da:	2200      	movs	r2, #0
 80002dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002de:	4b0f      	ldr	r3, [pc, #60]	@ (800031c <MX_ADC1_Init+0x74>)
 80002e0:	2201      	movs	r2, #1
 80002e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002e4:	480d      	ldr	r0, [pc, #52]	@ (800031c <MX_ADC1_Init+0x74>)
 80002e6:	f000 f9bd 	bl	8000664 <HAL_ADC_Init>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80002f0:	f000 f85c 	bl	80003ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80002f4:	2309      	movs	r3, #9
 80002f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002f8:	2301      	movs	r3, #1
 80002fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002fc:	2300      	movs	r3, #0
 80002fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	4619      	mov	r1, r3
 8000304:	4805      	ldr	r0, [pc, #20]	@ (800031c <MX_ADC1_Init+0x74>)
 8000306:	f000 fc45 	bl	8000b94 <HAL_ADC_ConfigChannel>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000310:	f000 f84c 	bl	80003ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000314:	bf00      	nop
 8000316:	3710      	adds	r7, #16
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}
 800031c:	2000017c 	.word	0x2000017c
 8000320:	40012400 	.word	0x40012400

08000324 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b088      	sub	sp, #32
 8000328:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800032a:	f107 0310 	add.w	r3, r7, #16
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
 8000332:	605a      	str	r2, [r3, #4]
 8000334:	609a      	str	r2, [r3, #8]
 8000336:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000338:	4b1a      	ldr	r3, [pc, #104]	@ (80003a4 <MX_GPIO_Init+0x80>)
 800033a:	699b      	ldr	r3, [r3, #24]
 800033c:	4a19      	ldr	r2, [pc, #100]	@ (80003a4 <MX_GPIO_Init+0x80>)
 800033e:	f043 0320 	orr.w	r3, r3, #32
 8000342:	6193      	str	r3, [r2, #24]
 8000344:	4b17      	ldr	r3, [pc, #92]	@ (80003a4 <MX_GPIO_Init+0x80>)
 8000346:	699b      	ldr	r3, [r3, #24]
 8000348:	f003 0320 	and.w	r3, r3, #32
 800034c:	60fb      	str	r3, [r7, #12]
 800034e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000350:	4b14      	ldr	r3, [pc, #80]	@ (80003a4 <MX_GPIO_Init+0x80>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	4a13      	ldr	r2, [pc, #76]	@ (80003a4 <MX_GPIO_Init+0x80>)
 8000356:	f043 0308 	orr.w	r3, r3, #8
 800035a:	6193      	str	r3, [r2, #24]
 800035c:	4b11      	ldr	r3, [pc, #68]	@ (80003a4 <MX_GPIO_Init+0x80>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	f003 0308 	and.w	r3, r3, #8
 8000364:	60bb      	str	r3, [r7, #8]
 8000366:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000368:	4b0e      	ldr	r3, [pc, #56]	@ (80003a4 <MX_GPIO_Init+0x80>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	4a0d      	ldr	r2, [pc, #52]	@ (80003a4 <MX_GPIO_Init+0x80>)
 800036e:	f043 0304 	orr.w	r3, r3, #4
 8000372:	6193      	str	r3, [r2, #24]
 8000374:	4b0b      	ldr	r3, [pc, #44]	@ (80003a4 <MX_GPIO_Init+0x80>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	f003 0304 	and.w	r3, r3, #4
 800037c:	607b      	str	r3, [r7, #4]
 800037e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : Click_Pin */
  GPIO_InitStruct.Pin = Click_Pin;
 8000380:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000384:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000386:	2300      	movs	r3, #0
 8000388:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038a:	2300      	movs	r3, #0
 800038c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Click_GPIO_Port, &GPIO_InitStruct);
 800038e:	f107 0310 	add.w	r3, r7, #16
 8000392:	4619      	mov	r1, r3
 8000394:	4804      	ldr	r0, [pc, #16]	@ (80003a8 <MX_GPIO_Init+0x84>)
 8000396:	f000 fe9f 	bl	80010d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800039a:	bf00      	nop
 800039c:	3720      	adds	r7, #32
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	40021000 	.word	0x40021000
 80003a8:	40010800 	.word	0x40010800

080003ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003b0:	b672      	cpsid	i
}
 80003b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003b4:	bf00      	nop
 80003b6:	e7fd      	b.n	80003b4 <Error_Handler+0x8>

080003b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003be:	4b15      	ldr	r3, [pc, #84]	@ (8000414 <HAL_MspInit+0x5c>)
 80003c0:	699b      	ldr	r3, [r3, #24]
 80003c2:	4a14      	ldr	r2, [pc, #80]	@ (8000414 <HAL_MspInit+0x5c>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6193      	str	r3, [r2, #24]
 80003ca:	4b12      	ldr	r3, [pc, #72]	@ (8000414 <HAL_MspInit+0x5c>)
 80003cc:	699b      	ldr	r3, [r3, #24]
 80003ce:	f003 0301 	and.w	r3, r3, #1
 80003d2:	60bb      	str	r3, [r7, #8]
 80003d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000414 <HAL_MspInit+0x5c>)
 80003d8:	69db      	ldr	r3, [r3, #28]
 80003da:	4a0e      	ldr	r2, [pc, #56]	@ (8000414 <HAL_MspInit+0x5c>)
 80003dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003e0:	61d3      	str	r3, [r2, #28]
 80003e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000414 <HAL_MspInit+0x5c>)
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000418 <HAL_MspInit+0x60>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	4a04      	ldr	r2, [pc, #16]	@ (8000418 <HAL_MspInit+0x60>)
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040a:	bf00      	nop
 800040c:	3714      	adds	r7, #20
 800040e:	46bd      	mov	sp, r7
 8000410:	bc80      	pop	{r7}
 8000412:	4770      	bx	lr
 8000414:	40021000 	.word	0x40021000
 8000418:	40010000 	.word	0x40010000

0800041c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b088      	sub	sp, #32
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000424:	f107 0310 	add.w	r3, r7, #16
 8000428:	2200      	movs	r2, #0
 800042a:	601a      	str	r2, [r3, #0]
 800042c:	605a      	str	r2, [r3, #4]
 800042e:	609a      	str	r2, [r3, #8]
 8000430:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4a14      	ldr	r2, [pc, #80]	@ (8000488 <HAL_ADC_MspInit+0x6c>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d121      	bne.n	8000480 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800043c:	4b13      	ldr	r3, [pc, #76]	@ (800048c <HAL_ADC_MspInit+0x70>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	4a12      	ldr	r2, [pc, #72]	@ (800048c <HAL_ADC_MspInit+0x70>)
 8000442:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000446:	6193      	str	r3, [r2, #24]
 8000448:	4b10      	ldr	r3, [pc, #64]	@ (800048c <HAL_ADC_MspInit+0x70>)
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000450:	60fb      	str	r3, [r7, #12]
 8000452:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000454:	4b0d      	ldr	r3, [pc, #52]	@ (800048c <HAL_ADC_MspInit+0x70>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a0c      	ldr	r2, [pc, #48]	@ (800048c <HAL_ADC_MspInit+0x70>)
 800045a:	f043 0308 	orr.w	r3, r3, #8
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b0a      	ldr	r3, [pc, #40]	@ (800048c <HAL_ADC_MspInit+0x70>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0308 	and.w	r3, r3, #8
 8000468:	60bb      	str	r3, [r7, #8]
 800046a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = Potentiometru_Pin;
 800046c:	2302      	movs	r3, #2
 800046e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000470:	2303      	movs	r3, #3
 8000472:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Potentiometru_GPIO_Port, &GPIO_InitStruct);
 8000474:	f107 0310 	add.w	r3, r7, #16
 8000478:	4619      	mov	r1, r3
 800047a:	4805      	ldr	r0, [pc, #20]	@ (8000490 <HAL_ADC_MspInit+0x74>)
 800047c:	f000 fe2c 	bl	80010d8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000480:	bf00      	nop
 8000482:	3720      	adds	r7, #32
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	40012400 	.word	0x40012400
 800048c:	40021000 	.word	0x40021000
 8000490:	40010c00 	.word	0x40010c00

08000494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000498:	bf00      	nop
 800049a:	e7fd      	b.n	8000498 <NMI_Handler+0x4>

0800049c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a0:	bf00      	nop
 80004a2:	e7fd      	b.n	80004a0 <HardFault_Handler+0x4>

080004a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004a8:	bf00      	nop
 80004aa:	e7fd      	b.n	80004a8 <MemManage_Handler+0x4>

080004ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <BusFault_Handler+0x4>

080004b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004b8:	bf00      	nop
 80004ba:	e7fd      	b.n	80004b8 <UsageFault_Handler+0x4>

080004bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr

080004d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004d8:	bf00      	nop
 80004da:	46bd      	mov	sp, r7
 80004dc:	bc80      	pop	{r7}
 80004de:	4770      	bx	lr

080004e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004e4:	f000 f87e 	bl	80005e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004e8:	bf00      	nop
 80004ea:	bd80      	pop	{r7, pc}

080004ec <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80004f0:	4802      	ldr	r0, [pc, #8]	@ (80004fc <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80004f2:	f001 f8a8 	bl	8001646 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	20000680 	.word	0x20000680

08000500 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr

0800050c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800050c:	f7ff fff8 	bl	8000500 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000510:	480b      	ldr	r0, [pc, #44]	@ (8000540 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000512:	490c      	ldr	r1, [pc, #48]	@ (8000544 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000514:	4a0c      	ldr	r2, [pc, #48]	@ (8000548 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000518:	e002      	b.n	8000520 <LoopCopyDataInit>

0800051a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800051c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051e:	3304      	adds	r3, #4

08000520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000524:	d3f9      	bcc.n	800051a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000526:	4a09      	ldr	r2, [pc, #36]	@ (800054c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000528:	4c09      	ldr	r4, [pc, #36]	@ (8000550 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800052c:	e001      	b.n	8000532 <LoopFillZerobss>

0800052e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000530:	3204      	adds	r2, #4

08000532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000534:	d3fb      	bcc.n	800052e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000536:	f007 fba3 	bl	8007c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800053a:	f7ff fe07 	bl	800014c <main>
  bx lr
 800053e:	4770      	bx	lr
  ldr r0, =_sdata
 8000540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000544:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8000548:	08007d70 	.word	0x08007d70
  ldr r2, =_sbss
 800054c:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8000550:	2000096c 	.word	0x2000096c

08000554 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000554:	e7fe      	b.n	8000554 <ADC1_2_IRQHandler>
	...

08000558 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800055c:	4b08      	ldr	r3, [pc, #32]	@ (8000580 <HAL_Init+0x28>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a07      	ldr	r2, [pc, #28]	@ (8000580 <HAL_Init+0x28>)
 8000562:	f043 0310 	orr.w	r3, r3, #16
 8000566:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000568:	2003      	movs	r0, #3
 800056a:	f000 fd73 	bl	8001054 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800056e:	200f      	movs	r0, #15
 8000570:	f000 f808 	bl	8000584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000574:	f7ff ff20 	bl	80003b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000578:	2300      	movs	r3, #0
}
 800057a:	4618      	mov	r0, r3
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	40022000 	.word	0x40022000

08000584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800058c:	4b12      	ldr	r3, [pc, #72]	@ (80005d8 <HAL_InitTick+0x54>)
 800058e:	681a      	ldr	r2, [r3, #0]
 8000590:	4b12      	ldr	r3, [pc, #72]	@ (80005dc <HAL_InitTick+0x58>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	4619      	mov	r1, r3
 8000596:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800059a:	fbb3 f3f1 	udiv	r3, r3, r1
 800059e:	fbb2 f3f3 	udiv	r3, r2, r3
 80005a2:	4618      	mov	r0, r3
 80005a4:	f000 fd8b 	bl	80010be <HAL_SYSTICK_Config>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
 80005b0:	e00e      	b.n	80005d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2b0f      	cmp	r3, #15
 80005b6:	d80a      	bhi.n	80005ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005b8:	2200      	movs	r2, #0
 80005ba:	6879      	ldr	r1, [r7, #4]
 80005bc:	f04f 30ff 	mov.w	r0, #4294967295
 80005c0:	f000 fd53 	bl	800106a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005c4:	4a06      	ldr	r2, [pc, #24]	@ (80005e0 <HAL_InitTick+0x5c>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005ca:	2300      	movs	r3, #0
 80005cc:	e000      	b.n	80005d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ce:	2301      	movs	r3, #1
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20000000 	.word	0x20000000
 80005dc:	20000008 	.word	0x20000008
 80005e0:	20000004 	.word	0x20000004

080005e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005e8:	4b05      	ldr	r3, [pc, #20]	@ (8000600 <HAL_IncTick+0x1c>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	461a      	mov	r2, r3
 80005ee:	4b05      	ldr	r3, [pc, #20]	@ (8000604 <HAL_IncTick+0x20>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4413      	add	r3, r2
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <HAL_IncTick+0x20>)
 80005f6:	6013      	str	r3, [r2, #0]
}
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bc80      	pop	{r7}
 80005fe:	4770      	bx	lr
 8000600:	20000008 	.word	0x20000008
 8000604:	200001b4 	.word	0x200001b4

08000608 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  return uwTick;
 800060c:	4b02      	ldr	r3, [pc, #8]	@ (8000618 <HAL_GetTick+0x10>)
 800060e:	681b      	ldr	r3, [r3, #0]
}
 8000610:	4618      	mov	r0, r3
 8000612:	46bd      	mov	sp, r7
 8000614:	bc80      	pop	{r7}
 8000616:	4770      	bx	lr
 8000618:	200001b4 	.word	0x200001b4

0800061c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000624:	f7ff fff0 	bl	8000608 <HAL_GetTick>
 8000628:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000634:	d005      	beq.n	8000642 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000636:	4b0a      	ldr	r3, [pc, #40]	@ (8000660 <HAL_Delay+0x44>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	461a      	mov	r2, r3
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	4413      	add	r3, r2
 8000640:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000642:	bf00      	nop
 8000644:	f7ff ffe0 	bl	8000608 <HAL_GetTick>
 8000648:	4602      	mov	r2, r0
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	68fa      	ldr	r2, [r7, #12]
 8000650:	429a      	cmp	r2, r3
 8000652:	d8f7      	bhi.n	8000644 <HAL_Delay+0x28>
  {
  }
}
 8000654:	bf00      	nop
 8000656:	bf00      	nop
 8000658:	3710      	adds	r7, #16
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	20000008 	.word	0x20000008

08000664 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b086      	sub	sp, #24
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800066c:	2300      	movs	r3, #0
 800066e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000670:	2300      	movs	r3, #0
 8000672:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000674:	2300      	movs	r3, #0
 8000676:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000678:	2300      	movs	r3, #0
 800067a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d101      	bne.n	8000686 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000682:	2301      	movs	r3, #1
 8000684:	e0be      	b.n	8000804 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	689b      	ldr	r3, [r3, #8]
 800068a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000690:	2b00      	cmp	r3, #0
 8000692:	d109      	bne.n	80006a8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2200      	movs	r2, #0
 8000698:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2200      	movs	r2, #0
 800069e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f7ff feba 	bl	800041c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f000 fbc5 	bl	8000e38 <ADC_ConversionStop_Disable>
 80006ae:	4603      	mov	r3, r0
 80006b0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006b6:	f003 0310 	and.w	r3, r3, #16
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	f040 8099 	bne.w	80007f2 <HAL_ADC_Init+0x18e>
 80006c0:	7dfb      	ldrb	r3, [r7, #23]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	f040 8095 	bne.w	80007f2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006cc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80006d0:	f023 0302 	bic.w	r3, r3, #2
 80006d4:	f043 0202 	orr.w	r2, r3, #2
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80006e4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	7b1b      	ldrb	r3, [r3, #12]
 80006ea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80006ec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80006ee:	68ba      	ldr	r2, [r7, #8]
 80006f0:	4313      	orrs	r3, r2
 80006f2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	689b      	ldr	r3, [r3, #8]
 80006f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80006fc:	d003      	beq.n	8000706 <HAL_ADC_Init+0xa2>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d102      	bne.n	800070c <HAL_ADC_Init+0xa8>
 8000706:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800070a:	e000      	b.n	800070e <HAL_ADC_Init+0xaa>
 800070c:	2300      	movs	r3, #0
 800070e:	693a      	ldr	r2, [r7, #16]
 8000710:	4313      	orrs	r3, r2
 8000712:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	7d1b      	ldrb	r3, [r3, #20]
 8000718:	2b01      	cmp	r3, #1
 800071a:	d119      	bne.n	8000750 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	7b1b      	ldrb	r3, [r3, #12]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d109      	bne.n	8000738 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	3b01      	subs	r3, #1
 800072a:	035a      	lsls	r2, r3, #13
 800072c:	693b      	ldr	r3, [r7, #16]
 800072e:	4313      	orrs	r3, r2
 8000730:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000734:	613b      	str	r3, [r7, #16]
 8000736:	e00b      	b.n	8000750 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800073c:	f043 0220 	orr.w	r2, r3, #32
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000748:	f043 0201 	orr.w	r2, r3, #1
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	430a      	orrs	r2, r1
 8000762:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	689a      	ldr	r2, [r3, #8]
 800076a:	4b28      	ldr	r3, [pc, #160]	@ (800080c <HAL_ADC_Init+0x1a8>)
 800076c:	4013      	ands	r3, r2
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	6812      	ldr	r2, [r2, #0]
 8000772:	68b9      	ldr	r1, [r7, #8]
 8000774:	430b      	orrs	r3, r1
 8000776:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	689b      	ldr	r3, [r3, #8]
 800077c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000780:	d003      	beq.n	800078a <HAL_ADC_Init+0x126>
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	2b01      	cmp	r3, #1
 8000788:	d104      	bne.n	8000794 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	691b      	ldr	r3, [r3, #16]
 800078e:	3b01      	subs	r3, #1
 8000790:	051b      	lsls	r3, r3, #20
 8000792:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800079a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	68fa      	ldr	r2, [r7, #12]
 80007a4:	430a      	orrs	r2, r1
 80007a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	689a      	ldr	r2, [r3, #8]
 80007ae:	4b18      	ldr	r3, [pc, #96]	@ (8000810 <HAL_ADC_Init+0x1ac>)
 80007b0:	4013      	ands	r3, r2
 80007b2:	68ba      	ldr	r2, [r7, #8]
 80007b4:	429a      	cmp	r2, r3
 80007b6:	d10b      	bne.n	80007d0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2200      	movs	r2, #0
 80007bc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007c2:	f023 0303 	bic.w	r3, r3, #3
 80007c6:	f043 0201 	orr.w	r2, r3, #1
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80007ce:	e018      	b.n	8000802 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007d4:	f023 0312 	bic.w	r3, r3, #18
 80007d8:	f043 0210 	orr.w	r2, r3, #16
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007e4:	f043 0201 	orr.w	r2, r3, #1
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80007ec:	2301      	movs	r3, #1
 80007ee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80007f0:	e007      	b.n	8000802 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007f6:	f043 0210 	orr.w	r2, r3, #16
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80007fe:	2301      	movs	r3, #1
 8000800:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000802:	7dfb      	ldrb	r3, [r7, #23]
}
 8000804:	4618      	mov	r0, r3
 8000806:	3718      	adds	r7, #24
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	ffe1f7fd 	.word	0xffe1f7fd
 8000810:	ff1f0efe 	.word	0xff1f0efe

08000814 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800081c:	2300      	movs	r3, #0
 800081e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000826:	2b01      	cmp	r3, #1
 8000828:	d101      	bne.n	800082e <HAL_ADC_Start+0x1a>
 800082a:	2302      	movs	r3, #2
 800082c:	e098      	b.n	8000960 <HAL_ADC_Start+0x14c>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2201      	movs	r2, #1
 8000832:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f000 faa4 	bl	8000d84 <ADC_Enable>
 800083c:	4603      	mov	r3, r0
 800083e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	2b00      	cmp	r3, #0
 8000844:	f040 8087 	bne.w	8000956 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800084c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000850:	f023 0301 	bic.w	r3, r3, #1
 8000854:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a41      	ldr	r2, [pc, #260]	@ (8000968 <HAL_ADC_Start+0x154>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d105      	bne.n	8000872 <HAL_ADC_Start+0x5e>
 8000866:	4b41      	ldr	r3, [pc, #260]	@ (800096c <HAL_ADC_Start+0x158>)
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800086e:	2b00      	cmp	r3, #0
 8000870:	d115      	bne.n	800089e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000876:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000888:	2b00      	cmp	r3, #0
 800088a:	d026      	beq.n	80008da <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000890:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000894:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800089c:	e01d      	b.n	80008da <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008a2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a2f      	ldr	r2, [pc, #188]	@ (800096c <HAL_ADC_Start+0x158>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d004      	beq.n	80008be <HAL_ADC_Start+0xaa>
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a2b      	ldr	r2, [pc, #172]	@ (8000968 <HAL_ADC_Start+0x154>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d10d      	bne.n	80008da <HAL_ADC_Start+0xc6>
 80008be:	4b2b      	ldr	r3, [pc, #172]	@ (800096c <HAL_ADC_Start+0x158>)
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d007      	beq.n	80008da <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008ce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80008d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d006      	beq.n	80008f4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ea:	f023 0206 	bic.w	r2, r3, #6
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008f2:	e002      	b.n	80008fa <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2200      	movs	r2, #0
 80008f8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2200      	movs	r2, #0
 80008fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	f06f 0202 	mvn.w	r2, #2
 800090a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	689b      	ldr	r3, [r3, #8]
 8000912:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000916:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800091a:	d113      	bne.n	8000944 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000920:	4a11      	ldr	r2, [pc, #68]	@ (8000968 <HAL_ADC_Start+0x154>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d105      	bne.n	8000932 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000926:	4b11      	ldr	r3, [pc, #68]	@ (800096c <HAL_ADC_Start+0x158>)
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800092e:	2b00      	cmp	r3, #0
 8000930:	d108      	bne.n	8000944 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	689a      	ldr	r2, [r3, #8]
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000940:	609a      	str	r2, [r3, #8]
 8000942:	e00c      	b.n	800095e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	689a      	ldr	r2, [r3, #8]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	e003      	b.n	800095e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	2200      	movs	r2, #0
 800095a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800095e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3710      	adds	r7, #16
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40012800 	.word	0x40012800
 800096c:	40012400 	.word	0x40012400

08000970 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000970:	b590      	push	{r4, r7, lr}
 8000972:	b087      	sub	sp, #28
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000982:	2300      	movs	r3, #0
 8000984:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000986:	f7ff fe3f 	bl	8000608 <HAL_GetTick>
 800098a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	689b      	ldr	r3, [r3, #8]
 8000992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000996:	2b00      	cmp	r3, #0
 8000998:	d00b      	beq.n	80009b2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800099e:	f043 0220 	orr.w	r2, r3, #32
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2200      	movs	r2, #0
 80009aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80009ae:	2301      	movs	r3, #1
 80009b0:	e0d3      	b.n	8000b5a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d131      	bne.n	8000a24 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009c6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d12a      	bne.n	8000a24 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80009ce:	e021      	b.n	8000a14 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009d6:	d01d      	beq.n	8000a14 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d007      	beq.n	80009ee <HAL_ADC_PollForConversion+0x7e>
 80009de:	f7ff fe13 	bl	8000608 <HAL_GetTick>
 80009e2:	4602      	mov	r2, r0
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	1ad3      	subs	r3, r2, r3
 80009e8:	683a      	ldr	r2, [r7, #0]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	d212      	bcs.n	8000a14 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f003 0302 	and.w	r3, r3, #2
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d10b      	bne.n	8000a14 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a00:	f043 0204 	orr.w	r2, r3, #4
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8000a10:	2303      	movs	r3, #3
 8000a12:	e0a2      	b.n	8000b5a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d0d6      	beq.n	80009d0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000a22:	e070      	b.n	8000b06 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000a24:	4b4f      	ldr	r3, [pc, #316]	@ (8000b64 <HAL_ADC_PollForConversion+0x1f4>)
 8000a26:	681c      	ldr	r4, [r3, #0]
 8000a28:	2002      	movs	r0, #2
 8000a2a:	f002 feeb 	bl	8003804 <HAL_RCCEx_GetPeriphCLKFreq>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	6919      	ldr	r1, [r3, #16]
 8000a3a:	4b4b      	ldr	r3, [pc, #300]	@ (8000b68 <HAL_ADC_PollForConversion+0x1f8>)
 8000a3c:	400b      	ands	r3, r1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d118      	bne.n	8000a74 <HAL_ADC_PollForConversion+0x104>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	68d9      	ldr	r1, [r3, #12]
 8000a48:	4b48      	ldr	r3, [pc, #288]	@ (8000b6c <HAL_ADC_PollForConversion+0x1fc>)
 8000a4a:	400b      	ands	r3, r1
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d111      	bne.n	8000a74 <HAL_ADC_PollForConversion+0x104>
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	6919      	ldr	r1, [r3, #16]
 8000a56:	4b46      	ldr	r3, [pc, #280]	@ (8000b70 <HAL_ADC_PollForConversion+0x200>)
 8000a58:	400b      	ands	r3, r1
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d108      	bne.n	8000a70 <HAL_ADC_PollForConversion+0x100>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	68d9      	ldr	r1, [r3, #12]
 8000a64:	4b43      	ldr	r3, [pc, #268]	@ (8000b74 <HAL_ADC_PollForConversion+0x204>)
 8000a66:	400b      	ands	r3, r1
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d101      	bne.n	8000a70 <HAL_ADC_PollForConversion+0x100>
 8000a6c:	2314      	movs	r3, #20
 8000a6e:	e020      	b.n	8000ab2 <HAL_ADC_PollForConversion+0x142>
 8000a70:	2329      	movs	r3, #41	@ 0x29
 8000a72:	e01e      	b.n	8000ab2 <HAL_ADC_PollForConversion+0x142>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	6919      	ldr	r1, [r3, #16]
 8000a7a:	4b3d      	ldr	r3, [pc, #244]	@ (8000b70 <HAL_ADC_PollForConversion+0x200>)
 8000a7c:	400b      	ands	r3, r1
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d106      	bne.n	8000a90 <HAL_ADC_PollForConversion+0x120>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	68d9      	ldr	r1, [r3, #12]
 8000a88:	4b3a      	ldr	r3, [pc, #232]	@ (8000b74 <HAL_ADC_PollForConversion+0x204>)
 8000a8a:	400b      	ands	r3, r1
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d00d      	beq.n	8000aac <HAL_ADC_PollForConversion+0x13c>
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	6919      	ldr	r1, [r3, #16]
 8000a96:	4b38      	ldr	r3, [pc, #224]	@ (8000b78 <HAL_ADC_PollForConversion+0x208>)
 8000a98:	400b      	ands	r3, r1
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d108      	bne.n	8000ab0 <HAL_ADC_PollForConversion+0x140>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	68d9      	ldr	r1, [r3, #12]
 8000aa4:	4b34      	ldr	r3, [pc, #208]	@ (8000b78 <HAL_ADC_PollForConversion+0x208>)
 8000aa6:	400b      	ands	r3, r1
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d101      	bne.n	8000ab0 <HAL_ADC_PollForConversion+0x140>
 8000aac:	2354      	movs	r3, #84	@ 0x54
 8000aae:	e000      	b.n	8000ab2 <HAL_ADC_PollForConversion+0x142>
 8000ab0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000ab2:	fb02 f303 	mul.w	r3, r2, r3
 8000ab6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000ab8:	e021      	b.n	8000afe <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ac0:	d01a      	beq.n	8000af8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d007      	beq.n	8000ad8 <HAL_ADC_PollForConversion+0x168>
 8000ac8:	f7ff fd9e 	bl	8000608 <HAL_GetTick>
 8000acc:	4602      	mov	r2, r0
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	683a      	ldr	r2, [r7, #0]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d20f      	bcs.n	8000af8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	d90b      	bls.n	8000af8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ae4:	f043 0204 	orr.w	r2, r3, #4
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2200      	movs	r2, #0
 8000af0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8000af4:	2303      	movs	r3, #3
 8000af6:	e030      	b.n	8000b5a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	3301      	adds	r3, #1
 8000afc:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	693a      	ldr	r2, [r7, #16]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d8d9      	bhi.n	8000aba <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f06f 0212 	mvn.w	r2, #18
 8000b0e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b14:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000b26:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000b2a:	d115      	bne.n	8000b58 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d111      	bne.n	8000b58 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d105      	bne.n	8000b58 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b50:	f043 0201 	orr.w	r2, r3, #1
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	371c      	adds	r7, #28
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd90      	pop	{r4, r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000000 	.word	0x20000000
 8000b68:	24924924 	.word	0x24924924
 8000b6c:	00924924 	.word	0x00924924
 8000b70:	12492492 	.word	0x12492492
 8000b74:	00492492 	.word	0x00492492
 8000b78:	00249249 	.word	0x00249249

08000b7c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr

08000b94 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d101      	bne.n	8000bb4 <HAL_ADC_ConfigChannel+0x20>
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	e0dc      	b.n	8000d6e <HAL_ADC_ConfigChannel+0x1da>
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	2b06      	cmp	r3, #6
 8000bc2:	d81c      	bhi.n	8000bfe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	685a      	ldr	r2, [r3, #4]
 8000bce:	4613      	mov	r3, r2
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	4413      	add	r3, r2
 8000bd4:	3b05      	subs	r3, #5
 8000bd6:	221f      	movs	r2, #31
 8000bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bdc:	43db      	mvns	r3, r3
 8000bde:	4019      	ands	r1, r3
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	6818      	ldr	r0, [r3, #0]
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685a      	ldr	r2, [r3, #4]
 8000be8:	4613      	mov	r3, r2
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	4413      	add	r3, r2
 8000bee:	3b05      	subs	r3, #5
 8000bf0:	fa00 f203 	lsl.w	r2, r0, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bfc:	e03c      	b.n	8000c78 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	2b0c      	cmp	r3, #12
 8000c04:	d81c      	bhi.n	8000c40 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	685a      	ldr	r2, [r3, #4]
 8000c10:	4613      	mov	r3, r2
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	4413      	add	r3, r2
 8000c16:	3b23      	subs	r3, #35	@ 0x23
 8000c18:	221f      	movs	r2, #31
 8000c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	4019      	ands	r1, r3
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	6818      	ldr	r0, [r3, #0]
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	685a      	ldr	r2, [r3, #4]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	4413      	add	r3, r2
 8000c30:	3b23      	subs	r3, #35	@ 0x23
 8000c32:	fa00 f203 	lsl.w	r2, r0, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c3e:	e01b      	b.n	8000c78 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685a      	ldr	r2, [r3, #4]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	4413      	add	r3, r2
 8000c50:	3b41      	subs	r3, #65	@ 0x41
 8000c52:	221f      	movs	r2, #31
 8000c54:	fa02 f303 	lsl.w	r3, r2, r3
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	4019      	ands	r1, r3
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	6818      	ldr	r0, [r3, #0]
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685a      	ldr	r2, [r3, #4]
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	3b41      	subs	r3, #65	@ 0x41
 8000c6c:	fa00 f203 	lsl.w	r2, r0, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	430a      	orrs	r2, r1
 8000c76:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b09      	cmp	r3, #9
 8000c7e:	d91c      	bls.n	8000cba <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	68d9      	ldr	r1, [r3, #12]
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	4413      	add	r3, r2
 8000c90:	3b1e      	subs	r3, #30
 8000c92:	2207      	movs	r2, #7
 8000c94:	fa02 f303 	lsl.w	r3, r2, r3
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	4019      	ands	r1, r3
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	6898      	ldr	r0, [r3, #8]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	4413      	add	r3, r2
 8000caa:	3b1e      	subs	r3, #30
 8000cac:	fa00 f203 	lsl.w	r2, r0, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	430a      	orrs	r2, r1
 8000cb6:	60da      	str	r2, [r3, #12]
 8000cb8:	e019      	b.n	8000cee <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	6919      	ldr	r1, [r3, #16]
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	4413      	add	r3, r2
 8000cca:	2207      	movs	r2, #7
 8000ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd0:	43db      	mvns	r3, r3
 8000cd2:	4019      	ands	r1, r3
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	6898      	ldr	r0, [r3, #8]
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	4413      	add	r3, r2
 8000ce2:	fa00 f203 	lsl.w	r2, r0, r3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	430a      	orrs	r2, r1
 8000cec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	2b10      	cmp	r3, #16
 8000cf4:	d003      	beq.n	8000cfe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000cfa:	2b11      	cmp	r3, #17
 8000cfc:	d132      	bne.n	8000d64 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4a1d      	ldr	r2, [pc, #116]	@ (8000d78 <HAL_ADC_ConfigChannel+0x1e4>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d125      	bne.n	8000d54 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	689b      	ldr	r3, [r3, #8]
 8000d0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d126      	bne.n	8000d64 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	689a      	ldr	r2, [r3, #8]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8000d24:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2b10      	cmp	r3, #16
 8000d2c:	d11a      	bne.n	8000d64 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000d2e:	4b13      	ldr	r3, [pc, #76]	@ (8000d7c <HAL_ADC_ConfigChannel+0x1e8>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a13      	ldr	r2, [pc, #76]	@ (8000d80 <HAL_ADC_ConfigChannel+0x1ec>)
 8000d34:	fba2 2303 	umull	r2, r3, r2, r3
 8000d38:	0c9a      	lsrs	r2, r3, #18
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	4413      	add	r3, r2
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d44:	e002      	b.n	8000d4c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	3b01      	subs	r3, #1
 8000d4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d1f9      	bne.n	8000d46 <HAL_ADC_ConfigChannel+0x1b2>
 8000d52:	e007      	b.n	8000d64 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d58:	f043 0220 	orr.w	r2, r3, #32
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000d60:	2301      	movs	r3, #1
 8000d62:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2200      	movs	r2, #0
 8000d68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3714      	adds	r7, #20
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr
 8000d78:	40012400 	.word	0x40012400
 8000d7c:	20000000 	.word	0x20000000
 8000d80:	431bde83 	.word	0x431bde83

08000d84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000d90:	2300      	movs	r3, #0
 8000d92:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	f003 0301 	and.w	r3, r3, #1
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d040      	beq.n	8000e24 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	689a      	ldr	r2, [r3, #8]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f042 0201 	orr.w	r2, r2, #1
 8000db0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000db2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e30 <ADC_Enable+0xac>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a1f      	ldr	r2, [pc, #124]	@ (8000e34 <ADC_Enable+0xb0>)
 8000db8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dbc:	0c9b      	lsrs	r3, r3, #18
 8000dbe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000dc0:	e002      	b.n	8000dc8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000dc2:	68bb      	ldr	r3, [r7, #8]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1f9      	bne.n	8000dc2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000dce:	f7ff fc1b 	bl	8000608 <HAL_GetTick>
 8000dd2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000dd4:	e01f      	b.n	8000e16 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000dd6:	f7ff fc17 	bl	8000608 <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d918      	bls.n	8000e16 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d011      	beq.n	8000e16 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000df6:	f043 0210 	orr.w	r2, r3, #16
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e02:	f043 0201 	orr.w	r2, r3, #1
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e007      	b.n	8000e26 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	f003 0301 	and.w	r3, r3, #1
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d1d8      	bne.n	8000dd6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000000 	.word	0x20000000
 8000e34:	431bde83 	.word	0x431bde83

08000e38 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000e40:	2300      	movs	r3, #0
 8000e42:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d12e      	bne.n	8000eb0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f022 0201 	bic.w	r2, r2, #1
 8000e60:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000e62:	f7ff fbd1 	bl	8000608 <HAL_GetTick>
 8000e66:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000e68:	e01b      	b.n	8000ea2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000e6a:	f7ff fbcd 	bl	8000608 <HAL_GetTick>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d914      	bls.n	8000ea2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d10d      	bne.n	8000ea2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e8a:	f043 0210 	orr.w	r2, r3, #16
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e96:	f043 0201 	orr.w	r2, r3, #1
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e007      	b.n	8000eb2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d0dc      	beq.n	8000e6a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3710      	adds	r7, #16
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <__NVIC_SetPriorityGrouping+0x44>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ee4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ee8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eee:	4a04      	ldr	r2, [pc, #16]	@ (8000f00 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	60d3      	str	r3, [r2, #12]
}
 8000ef4:	bf00      	nop
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f08:	4b04      	ldr	r3, [pc, #16]	@ (8000f1c <__NVIC_GetPriorityGrouping+0x18>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	0a1b      	lsrs	r3, r3, #8
 8000f0e:	f003 0307 	and.w	r3, r3, #7
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	e000ed00 	.word	0xe000ed00

08000f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	db0b      	blt.n	8000f4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	f003 021f 	and.w	r2, r3, #31
 8000f38:	4906      	ldr	r1, [pc, #24]	@ (8000f54 <__NVIC_EnableIRQ+0x34>)
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	095b      	lsrs	r3, r3, #5
 8000f40:	2001      	movs	r0, #1
 8000f42:	fa00 f202 	lsl.w	r2, r0, r2
 8000f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	e000e100 	.word	0xe000e100

08000f58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	6039      	str	r1, [r7, #0]
 8000f62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	db0a      	blt.n	8000f82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	b2da      	uxtb	r2, r3
 8000f70:	490c      	ldr	r1, [pc, #48]	@ (8000fa4 <__NVIC_SetPriority+0x4c>)
 8000f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f76:	0112      	lsls	r2, r2, #4
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f80:	e00a      	b.n	8000f98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	4908      	ldr	r1, [pc, #32]	@ (8000fa8 <__NVIC_SetPriority+0x50>)
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	f003 030f 	and.w	r3, r3, #15
 8000f8e:	3b04      	subs	r3, #4
 8000f90:	0112      	lsls	r2, r2, #4
 8000f92:	b2d2      	uxtb	r2, r2
 8000f94:	440b      	add	r3, r1
 8000f96:	761a      	strb	r2, [r3, #24]
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000e100 	.word	0xe000e100
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b089      	sub	sp, #36	@ 0x24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f1c3 0307 	rsb	r3, r3, #7
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	bf28      	it	cs
 8000fca:	2304      	movcs	r3, #4
 8000fcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	2b06      	cmp	r3, #6
 8000fd4:	d902      	bls.n	8000fdc <NVIC_EncodePriority+0x30>
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3b03      	subs	r3, #3
 8000fda:	e000      	b.n	8000fde <NVIC_EncodePriority+0x32>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	43da      	mvns	r2, r3
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	401a      	ands	r2, r3
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffe:	43d9      	mvns	r1, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	4313      	orrs	r3, r2
         );
}
 8001006:	4618      	mov	r0, r3
 8001008:	3724      	adds	r7, #36	@ 0x24
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr

08001010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3b01      	subs	r3, #1
 800101c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001020:	d301      	bcc.n	8001026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001022:	2301      	movs	r3, #1
 8001024:	e00f      	b.n	8001046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <SysTick_Config+0x40>)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	3b01      	subs	r3, #1
 800102c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800102e:	210f      	movs	r1, #15
 8001030:	f04f 30ff 	mov.w	r0, #4294967295
 8001034:	f7ff ff90 	bl	8000f58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001038:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <SysTick_Config+0x40>)
 800103a:	2200      	movs	r2, #0
 800103c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800103e:	4b04      	ldr	r3, [pc, #16]	@ (8001050 <SysTick_Config+0x40>)
 8001040:	2207      	movs	r2, #7
 8001042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	e000e010 	.word	0xe000e010

08001054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ff2d 	bl	8000ebc <__NVIC_SetPriorityGrouping>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800106a:	b580      	push	{r7, lr}
 800106c:	b086      	sub	sp, #24
 800106e:	af00      	add	r7, sp, #0
 8001070:	4603      	mov	r3, r0
 8001072:	60b9      	str	r1, [r7, #8]
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800107c:	f7ff ff42 	bl	8000f04 <__NVIC_GetPriorityGrouping>
 8001080:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	68b9      	ldr	r1, [r7, #8]
 8001086:	6978      	ldr	r0, [r7, #20]
 8001088:	f7ff ff90 	bl	8000fac <NVIC_EncodePriority>
 800108c:	4602      	mov	r2, r0
 800108e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001092:	4611      	mov	r1, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ff5f 	bl	8000f58 <__NVIC_SetPriority>
}
 800109a:	bf00      	nop
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	4603      	mov	r3, r0
 80010aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff ff35 	bl	8000f20 <__NVIC_EnableIRQ>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff ffa2 	bl	8001010 <SysTick_Config>
 80010cc:	4603      	mov	r3, r0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d8:	b480      	push	{r7}
 80010da:	b08b      	sub	sp, #44	@ 0x2c
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010e6:	2300      	movs	r3, #0
 80010e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ea:	e169      	b.n	80013c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010ec:	2201      	movs	r2, #1
 80010ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	69fa      	ldr	r2, [r7, #28]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	429a      	cmp	r2, r3
 8001106:	f040 8158 	bne.w	80013ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	4a9a      	ldr	r2, [pc, #616]	@ (8001378 <HAL_GPIO_Init+0x2a0>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d05e      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 8001114:	4a98      	ldr	r2, [pc, #608]	@ (8001378 <HAL_GPIO_Init+0x2a0>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d875      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 800111a:	4a98      	ldr	r2, [pc, #608]	@ (800137c <HAL_GPIO_Init+0x2a4>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d058      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 8001120:	4a96      	ldr	r2, [pc, #600]	@ (800137c <HAL_GPIO_Init+0x2a4>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d86f      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 8001126:	4a96      	ldr	r2, [pc, #600]	@ (8001380 <HAL_GPIO_Init+0x2a8>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d052      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 800112c:	4a94      	ldr	r2, [pc, #592]	@ (8001380 <HAL_GPIO_Init+0x2a8>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d869      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 8001132:	4a94      	ldr	r2, [pc, #592]	@ (8001384 <HAL_GPIO_Init+0x2ac>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d04c      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 8001138:	4a92      	ldr	r2, [pc, #584]	@ (8001384 <HAL_GPIO_Init+0x2ac>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d863      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 800113e:	4a92      	ldr	r2, [pc, #584]	@ (8001388 <HAL_GPIO_Init+0x2b0>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d046      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 8001144:	4a90      	ldr	r2, [pc, #576]	@ (8001388 <HAL_GPIO_Init+0x2b0>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d85d      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 800114a:	2b12      	cmp	r3, #18
 800114c:	d82a      	bhi.n	80011a4 <HAL_GPIO_Init+0xcc>
 800114e:	2b12      	cmp	r3, #18
 8001150:	d859      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 8001152:	a201      	add	r2, pc, #4	@ (adr r2, 8001158 <HAL_GPIO_Init+0x80>)
 8001154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001158:	080011d3 	.word	0x080011d3
 800115c:	080011ad 	.word	0x080011ad
 8001160:	080011bf 	.word	0x080011bf
 8001164:	08001201 	.word	0x08001201
 8001168:	08001207 	.word	0x08001207
 800116c:	08001207 	.word	0x08001207
 8001170:	08001207 	.word	0x08001207
 8001174:	08001207 	.word	0x08001207
 8001178:	08001207 	.word	0x08001207
 800117c:	08001207 	.word	0x08001207
 8001180:	08001207 	.word	0x08001207
 8001184:	08001207 	.word	0x08001207
 8001188:	08001207 	.word	0x08001207
 800118c:	08001207 	.word	0x08001207
 8001190:	08001207 	.word	0x08001207
 8001194:	08001207 	.word	0x08001207
 8001198:	08001207 	.word	0x08001207
 800119c:	080011b5 	.word	0x080011b5
 80011a0:	080011c9 	.word	0x080011c9
 80011a4:	4a79      	ldr	r2, [pc, #484]	@ (800138c <HAL_GPIO_Init+0x2b4>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d013      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011aa:	e02c      	b.n	8001206 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	623b      	str	r3, [r7, #32]
          break;
 80011b2:	e029      	b.n	8001208 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	3304      	adds	r3, #4
 80011ba:	623b      	str	r3, [r7, #32]
          break;
 80011bc:	e024      	b.n	8001208 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	3308      	adds	r3, #8
 80011c4:	623b      	str	r3, [r7, #32]
          break;
 80011c6:	e01f      	b.n	8001208 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	330c      	adds	r3, #12
 80011ce:	623b      	str	r3, [r7, #32]
          break;
 80011d0:	e01a      	b.n	8001208 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d102      	bne.n	80011e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011da:	2304      	movs	r3, #4
 80011dc:	623b      	str	r3, [r7, #32]
          break;
 80011de:	e013      	b.n	8001208 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d105      	bne.n	80011f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011e8:	2308      	movs	r3, #8
 80011ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	69fa      	ldr	r2, [r7, #28]
 80011f0:	611a      	str	r2, [r3, #16]
          break;
 80011f2:	e009      	b.n	8001208 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011f4:	2308      	movs	r3, #8
 80011f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69fa      	ldr	r2, [r7, #28]
 80011fc:	615a      	str	r2, [r3, #20]
          break;
 80011fe:	e003      	b.n	8001208 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001200:	2300      	movs	r3, #0
 8001202:	623b      	str	r3, [r7, #32]
          break;
 8001204:	e000      	b.n	8001208 <HAL_GPIO_Init+0x130>
          break;
 8001206:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001208:	69bb      	ldr	r3, [r7, #24]
 800120a:	2bff      	cmp	r3, #255	@ 0xff
 800120c:	d801      	bhi.n	8001212 <HAL_GPIO_Init+0x13a>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	e001      	b.n	8001216 <HAL_GPIO_Init+0x13e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3304      	adds	r3, #4
 8001216:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	2bff      	cmp	r3, #255	@ 0xff
 800121c:	d802      	bhi.n	8001224 <HAL_GPIO_Init+0x14c>
 800121e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	e002      	b.n	800122a <HAL_GPIO_Init+0x152>
 8001224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001226:	3b08      	subs	r3, #8
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	210f      	movs	r1, #15
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	fa01 f303 	lsl.w	r3, r1, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	401a      	ands	r2, r3
 800123c:	6a39      	ldr	r1, [r7, #32]
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	fa01 f303 	lsl.w	r3, r1, r3
 8001244:	431a      	orrs	r2, r3
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	2b00      	cmp	r3, #0
 8001254:	f000 80b1 	beq.w	80013ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001258:	4b4d      	ldr	r3, [pc, #308]	@ (8001390 <HAL_GPIO_Init+0x2b8>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	4a4c      	ldr	r2, [pc, #304]	@ (8001390 <HAL_GPIO_Init+0x2b8>)
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6193      	str	r3, [r2, #24]
 8001264:	4b4a      	ldr	r3, [pc, #296]	@ (8001390 <HAL_GPIO_Init+0x2b8>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001270:	4a48      	ldr	r2, [pc, #288]	@ (8001394 <HAL_GPIO_Init+0x2bc>)
 8001272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001274:	089b      	lsrs	r3, r3, #2
 8001276:	3302      	adds	r3, #2
 8001278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800127e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001280:	f003 0303 	and.w	r3, r3, #3
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	220f      	movs	r2, #15
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	4013      	ands	r3, r2
 8001292:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4a40      	ldr	r2, [pc, #256]	@ (8001398 <HAL_GPIO_Init+0x2c0>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d013      	beq.n	80012c4 <HAL_GPIO_Init+0x1ec>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4a3f      	ldr	r2, [pc, #252]	@ (800139c <HAL_GPIO_Init+0x2c4>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d00d      	beq.n	80012c0 <HAL_GPIO_Init+0x1e8>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4a3e      	ldr	r2, [pc, #248]	@ (80013a0 <HAL_GPIO_Init+0x2c8>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d007      	beq.n	80012bc <HAL_GPIO_Init+0x1e4>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a3d      	ldr	r2, [pc, #244]	@ (80013a4 <HAL_GPIO_Init+0x2cc>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d101      	bne.n	80012b8 <HAL_GPIO_Init+0x1e0>
 80012b4:	2303      	movs	r3, #3
 80012b6:	e006      	b.n	80012c6 <HAL_GPIO_Init+0x1ee>
 80012b8:	2304      	movs	r3, #4
 80012ba:	e004      	b.n	80012c6 <HAL_GPIO_Init+0x1ee>
 80012bc:	2302      	movs	r3, #2
 80012be:	e002      	b.n	80012c6 <HAL_GPIO_Init+0x1ee>
 80012c0:	2301      	movs	r3, #1
 80012c2:	e000      	b.n	80012c6 <HAL_GPIO_Init+0x1ee>
 80012c4:	2300      	movs	r3, #0
 80012c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012c8:	f002 0203 	and.w	r2, r2, #3
 80012cc:	0092      	lsls	r2, r2, #2
 80012ce:	4093      	lsls	r3, r2
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012d6:	492f      	ldr	r1, [pc, #188]	@ (8001394 <HAL_GPIO_Init+0x2bc>)
 80012d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012da:	089b      	lsrs	r3, r3, #2
 80012dc:	3302      	adds	r3, #2
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d006      	beq.n	80012fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012f0:	4b2d      	ldr	r3, [pc, #180]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 80012f2:	689a      	ldr	r2, [r3, #8]
 80012f4:	492c      	ldr	r1, [pc, #176]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	608b      	str	r3, [r1, #8]
 80012fc:	e006      	b.n	800130c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012fe:	4b2a      	ldr	r3, [pc, #168]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001300:	689a      	ldr	r2, [r3, #8]
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	43db      	mvns	r3, r3
 8001306:	4928      	ldr	r1, [pc, #160]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001308:	4013      	ands	r3, r2
 800130a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d006      	beq.n	8001326 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001318:	4b23      	ldr	r3, [pc, #140]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 800131a:	68da      	ldr	r2, [r3, #12]
 800131c:	4922      	ldr	r1, [pc, #136]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	4313      	orrs	r3, r2
 8001322:	60cb      	str	r3, [r1, #12]
 8001324:	e006      	b.n	8001334 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001326:	4b20      	ldr	r3, [pc, #128]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001328:	68da      	ldr	r2, [r3, #12]
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	43db      	mvns	r3, r3
 800132e:	491e      	ldr	r1, [pc, #120]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001330:	4013      	ands	r3, r2
 8001332:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d006      	beq.n	800134e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001340:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	4918      	ldr	r1, [pc, #96]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	4313      	orrs	r3, r2
 800134a:	604b      	str	r3, [r1, #4]
 800134c:	e006      	b.n	800135c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800134e:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	43db      	mvns	r3, r3
 8001356:	4914      	ldr	r1, [pc, #80]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001358:	4013      	ands	r3, r2
 800135a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d021      	beq.n	80013ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001368:	4b0f      	ldr	r3, [pc, #60]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	490e      	ldr	r1, [pc, #56]	@ (80013a8 <HAL_GPIO_Init+0x2d0>)
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	4313      	orrs	r3, r2
 8001372:	600b      	str	r3, [r1, #0]
 8001374:	e021      	b.n	80013ba <HAL_GPIO_Init+0x2e2>
 8001376:	bf00      	nop
 8001378:	10320000 	.word	0x10320000
 800137c:	10310000 	.word	0x10310000
 8001380:	10220000 	.word	0x10220000
 8001384:	10210000 	.word	0x10210000
 8001388:	10120000 	.word	0x10120000
 800138c:	10110000 	.word	0x10110000
 8001390:	40021000 	.word	0x40021000
 8001394:	40010000 	.word	0x40010000
 8001398:	40010800 	.word	0x40010800
 800139c:	40010c00 	.word	0x40010c00
 80013a0:	40011000 	.word	0x40011000
 80013a4:	40011400 	.word	0x40011400
 80013a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013ac:	4b0b      	ldr	r3, [pc, #44]	@ (80013dc <HAL_GPIO_Init+0x304>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	43db      	mvns	r3, r3
 80013b4:	4909      	ldr	r1, [pc, #36]	@ (80013dc <HAL_GPIO_Init+0x304>)
 80013b6:	4013      	ands	r3, r2
 80013b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013bc:	3301      	adds	r3, #1
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c6:	fa22 f303 	lsr.w	r3, r2, r3
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f47f ae8e 	bne.w	80010ec <HAL_GPIO_Init+0x14>
  }
}
 80013d0:	bf00      	nop
 80013d2:	bf00      	nop
 80013d4:	372c      	adds	r7, #44	@ 0x2c
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr
 80013dc:	40010400 	.word	0x40010400

080013e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689a      	ldr	r2, [r3, #8]
 80013f0:	887b      	ldrh	r3, [r7, #2]
 80013f2:	4013      	ands	r3, r2
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d002      	beq.n	80013fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013f8:	2301      	movs	r3, #1
 80013fa:	73fb      	strb	r3, [r7, #15]
 80013fc:	e001      	b.n	8001402 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013fe:	2300      	movs	r3, #0
 8001400:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001402:	7bfb      	ldrb	r3, [r7, #15]
}
 8001404:	4618      	mov	r0, r3
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr

0800140e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b084      	sub	sp, #16
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d101      	bne.n	8001420 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e0e8      	b.n	80015f2 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001426:	b2db      	uxtb	r3, r3
 8001428:	2b00      	cmp	r3, #0
 800142a:	d106      	bne.n	800143a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f006 f997 	bl	8007768 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2203      	movs	r2, #3
 800143e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f002 fab2 	bl	80039b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6818      	ldr	r0, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3304      	adds	r3, #4
 800145a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800145c:	f002 fa88 	bl	8003970 <USB_CoreInit>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d005      	beq.n	8001472 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2202      	movs	r2, #2
 800146a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e0bf      	b.n	80015f2 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f002 fab6 	bl	80039ea <USB_SetCurrentMode>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d005      	beq.n	8001490 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2202      	movs	r2, #2
 8001488:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e0b0      	b.n	80015f2 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001490:	2300      	movs	r3, #0
 8001492:	73fb      	strb	r3, [r7, #15]
 8001494:	e03e      	b.n	8001514 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001496:	7bfa      	ldrb	r2, [r7, #15]
 8001498:	6879      	ldr	r1, [r7, #4]
 800149a:	4613      	mov	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	440b      	add	r3, r1
 80014a4:	3311      	adds	r3, #17
 80014a6:	2201      	movs	r2, #1
 80014a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014aa:	7bfa      	ldrb	r2, [r7, #15]
 80014ac:	6879      	ldr	r1, [r7, #4]
 80014ae:	4613      	mov	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4413      	add	r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	440b      	add	r3, r1
 80014b8:	3310      	adds	r3, #16
 80014ba:	7bfa      	ldrb	r2, [r7, #15]
 80014bc:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014be:	7bfa      	ldrb	r2, [r7, #15]
 80014c0:	6879      	ldr	r1, [r7, #4]
 80014c2:	4613      	mov	r3, r2
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	4413      	add	r3, r2
 80014c8:	00db      	lsls	r3, r3, #3
 80014ca:	440b      	add	r3, r1
 80014cc:	3313      	adds	r3, #19
 80014ce:	2200      	movs	r2, #0
 80014d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014d2:	7bfa      	ldrb	r2, [r7, #15]
 80014d4:	6879      	ldr	r1, [r7, #4]
 80014d6:	4613      	mov	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	440b      	add	r3, r1
 80014e0:	3320      	adds	r3, #32
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80014e6:	7bfa      	ldrb	r2, [r7, #15]
 80014e8:	6879      	ldr	r1, [r7, #4]
 80014ea:	4613      	mov	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	440b      	add	r3, r1
 80014f4:	3324      	adds	r3, #36	@ 0x24
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	6879      	ldr	r1, [r7, #4]
 80014fe:	1c5a      	adds	r2, r3, #1
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	00db      	lsls	r3, r3, #3
 8001508:	440b      	add	r3, r1
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	3301      	adds	r3, #1
 8001512:	73fb      	strb	r3, [r7, #15]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	791b      	ldrb	r3, [r3, #4]
 8001518:	7bfa      	ldrb	r2, [r7, #15]
 800151a:	429a      	cmp	r2, r3
 800151c:	d3bb      	bcc.n	8001496 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800151e:	2300      	movs	r3, #0
 8001520:	73fb      	strb	r3, [r7, #15]
 8001522:	e044      	b.n	80015ae <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001524:	7bfa      	ldrb	r2, [r7, #15]
 8001526:	6879      	ldr	r1, [r7, #4]
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	440b      	add	r3, r1
 8001532:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800153a:	7bfa      	ldrb	r2, [r7, #15]
 800153c:	6879      	ldr	r1, [r7, #4]
 800153e:	4613      	mov	r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	4413      	add	r3, r2
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	440b      	add	r3, r1
 8001548:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800154c:	7bfa      	ldrb	r2, [r7, #15]
 800154e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001550:	7bfa      	ldrb	r2, [r7, #15]
 8001552:	6879      	ldr	r1, [r7, #4]
 8001554:	4613      	mov	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	440b      	add	r3, r1
 800155e:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001562:	2200      	movs	r2, #0
 8001564:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001566:	7bfa      	ldrb	r2, [r7, #15]
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	4613      	mov	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	440b      	add	r3, r1
 8001574:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800157c:	7bfa      	ldrb	r2, [r7, #15]
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	4613      	mov	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	440b      	add	r3, r1
 800158a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001592:	7bfa      	ldrb	r2, [r7, #15]
 8001594:	6879      	ldr	r1, [r7, #4]
 8001596:	4613      	mov	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	4413      	add	r3, r2
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	440b      	add	r3, r1
 80015a0:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	3301      	adds	r3, #1
 80015ac:	73fb      	strb	r3, [r7, #15]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	791b      	ldrb	r3, [r3, #4]
 80015b2:	7bfa      	ldrb	r2, [r7, #15]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d3b5      	bcc.n	8001524 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3304      	adds	r3, #4
 80015c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015c2:	f002 fa1e 	bl	8003a02 <USB_DevInit>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d005      	beq.n	80015d8 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2202      	movs	r2, #2
 80015d0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e00c      	b.n	80015f2 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f004 fc9d 	bl	8005f2a <USB_DevDisconnect>

  return HAL_OK;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001608:	2b01      	cmp	r3, #1
 800160a:	d101      	bne.n	8001610 <HAL_PCD_Start+0x16>
 800160c:	2302      	movs	r3, #2
 800160e:	e016      	b.n	800163e <HAL_PCD_Start+0x44>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2201      	movs	r2, #1
 8001614:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f002 f9b4 	bl	800398a <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001622:	2101      	movs	r1, #1
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f006 faec 	bl	8007c02 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4618      	mov	r0, r3
 8001630:	f004 fc71 	bl	8005f16 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b088      	sub	sp, #32
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f004 fc73 	bl	8005f3e <USB_ReadInterrupts>
 8001658:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 fb03 	bl	8001c70 <PCD_EP_ISR_Handler>

    return;
 800166a:	e119      	b.n	80018a0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001672:	2b00      	cmp	r3, #0
 8001674:	d013      	beq.n	800169e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800167e:	b29a      	uxth	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001688:	b292      	uxth	r2, r2
 800168a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f006 f8e5 	bl	800785e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001694:	2100      	movs	r1, #0
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f000 f905 	bl	80018a6 <HAL_PCD_SetAddress>

    return;
 800169c:	e100      	b.n	80018a0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d00c      	beq.n	80016c2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80016ba:	b292      	uxth	r2, r2
 80016bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80016c0:	e0ee      	b.n	80018a0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d00c      	beq.n	80016e6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80016de:	b292      	uxth	r2, r2
 80016e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80016e4:	e0dc      	b.n	80018a0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d027      	beq.n	8001740 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 0204 	bic.w	r2, r2, #4
 8001702:	b292      	uxth	r2, r2
 8001704:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001710:	b29a      	uxth	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f022 0208 	bic.w	r2, r2, #8
 800171a:	b292      	uxth	r2, r2
 800171c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f006 f8d5 	bl	80078d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800172e:	b29a      	uxth	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001738:	b292      	uxth	r2, r2
 800173a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800173e:	e0af      	b.n	80018a0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001746:	2b00      	cmp	r3, #0
 8001748:	f000 8083 	beq.w	8001852 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 800174c:	2300      	movs	r3, #0
 800174e:	77fb      	strb	r3, [r7, #31]
 8001750:	e010      	b.n	8001774 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	461a      	mov	r2, r3
 8001758:	7ffb      	ldrb	r3, [r7, #31]
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	441a      	add	r2, r3
 800175e:	7ffb      	ldrb	r3, [r7, #31]
 8001760:	8812      	ldrh	r2, [r2, #0]
 8001762:	b292      	uxth	r2, r2
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	3320      	adds	r3, #32
 8001768:	443b      	add	r3, r7
 800176a:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800176e:	7ffb      	ldrb	r3, [r7, #31]
 8001770:	3301      	adds	r3, #1
 8001772:	77fb      	strb	r3, [r7, #31]
 8001774:	7ffb      	ldrb	r3, [r7, #31]
 8001776:	2b07      	cmp	r3, #7
 8001778:	d9eb      	bls.n	8001752 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001782:	b29a      	uxth	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f042 0201 	orr.w	r2, r2, #1
 800178c:	b292      	uxth	r2, r2
 800178e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800179a:	b29a      	uxth	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f022 0201 	bic.w	r2, r2, #1
 80017a4:	b292      	uxth	r2, r2
 80017a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80017aa:	bf00      	nop
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f6      	beq.n	80017ac <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80017d0:	b292      	uxth	r2, r2
 80017d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80017d6:	2300      	movs	r3, #0
 80017d8:	77fb      	strb	r3, [r7, #31]
 80017da:	e00f      	b.n	80017fc <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80017dc:	7ffb      	ldrb	r3, [r7, #31]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6812      	ldr	r2, [r2, #0]
 80017e2:	4611      	mov	r1, r2
 80017e4:	7ffa      	ldrb	r2, [r7, #31]
 80017e6:	0092      	lsls	r2, r2, #2
 80017e8:	440a      	add	r2, r1
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	3320      	adds	r3, #32
 80017ee:	443b      	add	r3, r7
 80017f0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80017f4:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80017f6:	7ffb      	ldrb	r3, [r7, #31]
 80017f8:	3301      	adds	r3, #1
 80017fa:	77fb      	strb	r3, [r7, #31]
 80017fc:	7ffb      	ldrb	r3, [r7, #31]
 80017fe:	2b07      	cmp	r3, #7
 8001800:	d9ec      	bls.n	80017dc <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800180a:	b29a      	uxth	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f042 0208 	orr.w	r2, r2, #8
 8001814:	b292      	uxth	r2, r2
 8001816:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001822:	b29a      	uxth	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800182c:	b292      	uxth	r2, r2
 800182e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800183a:	b29a      	uxth	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f042 0204 	orr.w	r2, r2, #4
 8001844:	b292      	uxth	r2, r2
 8001846:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f006 f826 	bl	800789c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001850:	e026      	b.n	80018a0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00f      	beq.n	800187c <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001864:	b29a      	uxth	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800186e:	b292      	uxth	r2, r2
 8001870:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f005 ffe4 	bl	8007842 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800187a:	e011      	b.n	80018a0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00c      	beq.n	80018a0 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800188e:	b29a      	uxth	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001898:	b292      	uxth	r2, r2
 800189a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800189e:	bf00      	nop
  }
}
 80018a0:	3720      	adds	r7, #32
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
 80018ae:	460b      	mov	r3, r1
 80018b0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d101      	bne.n	80018c0 <HAL_PCD_SetAddress+0x1a>
 80018bc:	2302      	movs	r3, #2
 80018be:	e012      	b.n	80018e6 <HAL_PCD_SetAddress+0x40>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	78fa      	ldrb	r2, [r7, #3]
 80018cc:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	78fa      	ldrb	r2, [r7, #3]
 80018d4:	4611      	mov	r1, r2
 80018d6:	4618      	mov	r0, r3
 80018d8:	f004 fb0a 	bl	8005ef0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b084      	sub	sp, #16
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
 80018f6:	4608      	mov	r0, r1
 80018f8:	4611      	mov	r1, r2
 80018fa:	461a      	mov	r2, r3
 80018fc:	4603      	mov	r3, r0
 80018fe:	70fb      	strb	r3, [r7, #3]
 8001900:	460b      	mov	r3, r1
 8001902:	803b      	strh	r3, [r7, #0]
 8001904:	4613      	mov	r3, r2
 8001906:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800190c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001910:	2b00      	cmp	r3, #0
 8001912:	da0e      	bge.n	8001932 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001914:	78fb      	ldrb	r3, [r7, #3]
 8001916:	f003 0207 	and.w	r2, r3, #7
 800191a:	4613      	mov	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	3310      	adds	r3, #16
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	4413      	add	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2201      	movs	r2, #1
 800192e:	705a      	strb	r2, [r3, #1]
 8001930:	e00e      	b.n	8001950 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001932:	78fb      	ldrb	r3, [r7, #3]
 8001934:	f003 0207 	and.w	r2, r3, #7
 8001938:	4613      	mov	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	4413      	add	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2200      	movs	r2, #0
 800194e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001950:	78fb      	ldrb	r3, [r7, #3]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	b2da      	uxtb	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800195c:	883a      	ldrh	r2, [r7, #0]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	78ba      	ldrb	r2, [r7, #2]
 8001966:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001968:	78bb      	ldrb	r3, [r7, #2]
 800196a:	2b02      	cmp	r3, #2
 800196c:	d102      	bne.n	8001974 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	2200      	movs	r2, #0
 8001972:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800197a:	2b01      	cmp	r3, #1
 800197c:	d101      	bne.n	8001982 <HAL_PCD_EP_Open+0x94>
 800197e:	2302      	movs	r3, #2
 8001980:	e00e      	b.n	80019a0 <HAL_PCD_EP_Open+0xb2>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2201      	movs	r2, #1
 8001986:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	68f9      	ldr	r1, [r7, #12]
 8001990:	4618      	mov	r0, r3
 8001992:	f002 f853 	bl	8003a3c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800199e:	7afb      	ldrb	r3, [r7, #11]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3710      	adds	r7, #16
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	460b      	mov	r3, r1
 80019b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80019b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	da0e      	bge.n	80019da <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019bc:	78fb      	ldrb	r3, [r7, #3]
 80019be:	f003 0207 	and.w	r2, r3, #7
 80019c2:	4613      	mov	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	4413      	add	r3, r2
 80019c8:	00db      	lsls	r3, r3, #3
 80019ca:	3310      	adds	r3, #16
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	4413      	add	r3, r2
 80019d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2201      	movs	r2, #1
 80019d6:	705a      	strb	r2, [r3, #1]
 80019d8:	e00e      	b.n	80019f8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80019da:	78fb      	ldrb	r3, [r7, #3]
 80019dc:	f003 0207 	and.w	r2, r3, #7
 80019e0:	4613      	mov	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	4413      	add	r3, r2
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	4413      	add	r3, r2
 80019f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2200      	movs	r2, #0
 80019f6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80019f8:	78fb      	ldrb	r3, [r7, #3]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d101      	bne.n	8001a12 <HAL_PCD_EP_Close+0x6a>
 8001a0e:	2302      	movs	r3, #2
 8001a10:	e00e      	b.n	8001a30 <HAL_PCD_EP_Close+0x88>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2201      	movs	r2, #1
 8001a16:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68f9      	ldr	r1, [r7, #12]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f002 fbcb 	bl	80041bc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	607a      	str	r2, [r7, #4]
 8001a42:	603b      	str	r3, [r7, #0]
 8001a44:	460b      	mov	r3, r1
 8001a46:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a48:	7afb      	ldrb	r3, [r7, #11]
 8001a4a:	f003 0207 	and.w	r2, r3, #7
 8001a4e:	4613      	mov	r3, r2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4413      	add	r3, r2
 8001a54:	00db      	lsls	r3, r3, #3
 8001a56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	2200      	movs	r2, #0
 8001a76:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a78:	7afb      	ldrb	r3, [r7, #11]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6979      	ldr	r1, [r7, #20]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f002 fd82 	bl	8004594 <USB_EPStartXfer>

  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	60f8      	str	r0, [r7, #12]
 8001aa2:	607a      	str	r2, [r7, #4]
 8001aa4:	603b      	str	r3, [r7, #0]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001aaa:	7afb      	ldrb	r3, [r7, #11]
 8001aac:	f003 0207 	and.w	r2, r3, #7
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	3310      	adds	r3, #16
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	4413      	add	r3, r2
 8001abe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	2200      	movs	r2, #0
 8001ade:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ae6:	7afb      	ldrb	r3, [r7, #11]
 8001ae8:	f003 0307 	and.w	r3, r3, #7
 8001aec:	b2da      	uxtb	r2, r3
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6979      	ldr	r1, [r7, #20]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f002 fd4b 	bl	8004594 <USB_EPStartXfer>

  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	460b      	mov	r3, r1
 8001b12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001b14:	78fb      	ldrb	r3, [r7, #3]
 8001b16:	f003 0307 	and.w	r3, r3, #7
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	7912      	ldrb	r2, [r2, #4]
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d901      	bls.n	8001b26 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e04c      	b.n	8001bc0 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	da0e      	bge.n	8001b4c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b2e:	78fb      	ldrb	r3, [r7, #3]
 8001b30:	f003 0207 	and.w	r2, r3, #7
 8001b34:	4613      	mov	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4413      	add	r3, r2
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	3310      	adds	r3, #16
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2201      	movs	r2, #1
 8001b48:	705a      	strb	r2, [r3, #1]
 8001b4a:	e00c      	b.n	8001b66 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001b4c:	78fa      	ldrb	r2, [r7, #3]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b6c:	78fb      	ldrb	r3, [r7, #3]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d101      	bne.n	8001b86 <HAL_PCD_EP_SetStall+0x7e>
 8001b82:	2302      	movs	r3, #2
 8001b84:	e01c      	b.n	8001bc0 <HAL_PCD_EP_SetStall+0xb8>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	68f9      	ldr	r1, [r7, #12]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f004 f8ae 	bl	8005cf6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001b9a:	78fb      	ldrb	r3, [r7, #3]
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d108      	bne.n	8001bb6 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	f004 f9d3 	bl	8005f5c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001bd4:	78fb      	ldrb	r3, [r7, #3]
 8001bd6:	f003 030f 	and.w	r3, r3, #15
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	7912      	ldrb	r2, [r2, #4]
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d901      	bls.n	8001be6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e040      	b.n	8001c68 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001be6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	da0e      	bge.n	8001c0c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bee:	78fb      	ldrb	r3, [r7, #3]
 8001bf0:	f003 0207 	and.w	r2, r3, #7
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	3310      	adds	r3, #16
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	4413      	add	r3, r2
 8001c02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2201      	movs	r2, #1
 8001c08:	705a      	strb	r2, [r3, #1]
 8001c0a:	e00e      	b.n	8001c2a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c0c:	78fb      	ldrb	r3, [r7, #3]
 8001c0e:	f003 0207 	and.w	r2, r3, #7
 8001c12:	4613      	mov	r3, r2
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	4413      	add	r3, r2
 8001c18:	00db      	lsls	r3, r3, #3
 8001c1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	b2da      	uxtb	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d101      	bne.n	8001c4a <HAL_PCD_EP_ClrStall+0x82>
 8001c46:	2302      	movs	r3, #2
 8001c48:	e00e      	b.n	8001c68 <HAL_PCD_EP_ClrStall+0xa0>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68f9      	ldr	r1, [r7, #12]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f004 f89c 	bl	8005d96 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b096      	sub	sp, #88	@ 0x58
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001c78:	e3bb      	b.n	80023f2 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c82:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001c86:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	f003 030f 	and.w	r3, r3, #15
 8001c90:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8001c94:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f040 8175 	bne.w	8001f88 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001c9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001ca2:	f003 0310 	and.w	r3, r3, #16
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d14e      	bne.n	8001d48 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	881b      	ldrh	r3, [r3, #0]
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cba:	81fb      	strh	r3, [r7, #14]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	89fb      	ldrh	r3, [r7, #14]
 8001cc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001cc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	3310      	adds	r3, #16
 8001cd2:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	461a      	mov	r2, r3
 8001ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	4413      	add	r3, r2
 8001ce8:	3302      	adds	r3, #2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	6812      	ldr	r2, [r2, #0]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001cf6:	881b      	ldrh	r3, [r3, #0]
 8001cf8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001cfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cfe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001d00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d02:	695a      	ldr	r2, [r3, #20]
 8001d04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	441a      	add	r2, r3
 8001d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d0c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001d0e:	2100      	movs	r1, #0
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f005 fd7c 	bl	800780e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	7b5b      	ldrb	r3, [r3, #13]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 8368 	beq.w	80023f2 <PCD_EP_ISR_Handler+0x782>
 8001d22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f040 8363 	bne.w	80023f2 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	7b5b      	ldrb	r3, [r3, #13]
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	735a      	strb	r2, [r3, #13]
 8001d46:	e354      	b.n	80023f2 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001d4e:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001d5a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001d5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d034      	beq.n	8001dd0 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	461a      	mov	r2, r3
 8001d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	4413      	add	r3, r2
 8001d7a:	3306      	adds	r3, #6
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	6812      	ldr	r2, [r2, #0]
 8001d82:	4413      	add	r3, r2
 8001d84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d90:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6818      	ldr	r0, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8001d9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d9e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001da0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001da2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	f004 f92a 	bl	8005ffe <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001db6:	4013      	ands	r3, r2
 8001db8:	823b      	strh	r3, [r7, #16]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	8a3a      	ldrh	r2, [r7, #16]
 8001dc0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001dc4:	b292      	uxth	r2, r2
 8001dc6:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f005 fcf3 	bl	80077b4 <HAL_PCD_SetupStageCallback>
 8001dce:	e310      	b.n	80023f2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001dd0:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f280 830c 	bge.w	80023f2 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001de6:	4013      	ands	r3, r2
 8001de8:	83fb      	strh	r3, [r7, #30]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	8bfa      	ldrh	r2, [r7, #30]
 8001df0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001df4:	b292      	uxth	r2, r2
 8001df6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	461a      	mov	r2, r3
 8001e04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	4413      	add	r3, r2
 8001e0c:	3306      	adds	r3, #6
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	6812      	ldr	r2, [r2, #0]
 8001e14:	4413      	add	r3, r2
 8001e16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001e1a:	881b      	ldrh	r3, [r3, #0]
 8001e1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e22:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001e24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e26:	69db      	ldr	r3, [r3, #28]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d019      	beq.n	8001e60 <PCD_EP_ISR_Handler+0x1f0>
 8001e2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e2e:	695b      	ldr	r3, [r3, #20]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d015      	beq.n	8001e60 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6818      	ldr	r0, [r3, #0]
 8001e38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e3a:	6959      	ldr	r1, [r3, #20]
 8001e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e3e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001e40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e42:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	f004 f8da 	bl	8005ffe <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001e4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e4c:	695a      	ldr	r2, [r3, #20]
 8001e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	441a      	add	r2, r3
 8001e54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e56:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001e58:	2100      	movs	r1, #0
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f005 fcbc 	bl	80077d8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001e6a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001e6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f040 82bd 	bne.w	80023f2 <PCD_EP_ISR_Handler+0x782>
 8001e78:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001e7c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001e80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001e84:	f000 82b5 	beq.w	80023f2 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	61bb      	str	r3, [r7, #24]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	461a      	mov	r2, r3
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	61bb      	str	r3, [r7, #24]
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001ea6:	617b      	str	r3, [r7, #20]
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	801a      	strh	r2, [r3, #0]
 8001eb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	2b3e      	cmp	r3, #62	@ 0x3e
 8001ebe:	d91d      	bls.n	8001efc <PCD_EP_ISR_Handler+0x28c>
 8001ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	095b      	lsrs	r3, r3, #5
 8001ec6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	f003 031f 	and.w	r3, r3, #31
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d102      	bne.n	8001eda <PCD_EP_ISR_Handler+0x26a>
 8001ed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	881b      	ldrh	r3, [r3, #0]
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	029b      	lsls	r3, r3, #10
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ef0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	801a      	strh	r2, [r3, #0]
 8001efa:	e026      	b.n	8001f4a <PCD_EP_ISR_Handler+0x2da>
 8001efc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d10a      	bne.n	8001f1a <PCD_EP_ISR_Handler+0x2aa>
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	801a      	strh	r2, [r3, #0]
 8001f18:	e017      	b.n	8001f4a <PCD_EP_ISR_Handler+0x2da>
 8001f1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	085b      	lsrs	r3, r3, #1
 8001f20:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d002      	beq.n	8001f34 <PCD_EP_ISR_Handler+0x2c4>
 8001f2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f30:	3301      	adds	r3, #1
 8001f32:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	029b      	lsls	r3, r3, #10
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	4313      	orrs	r3, r2
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	881b      	ldrh	r3, [r3, #0]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001f56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f5a:	827b      	strh	r3, [r7, #18]
 8001f5c:	8a7b      	ldrh	r3, [r7, #18]
 8001f5e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001f62:	827b      	strh	r3, [r7, #18]
 8001f64:	8a7b      	ldrh	r3, [r7, #18]
 8001f66:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001f6a:	827b      	strh	r3, [r7, #18]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	8a7b      	ldrh	r3, [r7, #18]
 8001f72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001f76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	8013      	strh	r3, [r2, #0]
 8001f86:	e234      	b.n	80023f2 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001f9c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f280 80fc 	bge.w	800219e <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	461a      	mov	r2, r3
 8001fac:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	881b      	ldrh	r3, [r3, #0]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	4413      	add	r3, r2
 8001fd0:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8001fd4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001fd8:	b292      	uxth	r2, r2
 8001fda:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001fdc:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	4413      	add	r3, r2
 8001ff0:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ff4:	7b1b      	ldrb	r3, [r3, #12]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d125      	bne.n	8002046 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002002:	b29b      	uxth	r3, r3
 8002004:	461a      	mov	r2, r3
 8002006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	4413      	add	r3, r2
 800200e:	3306      	adds	r3, #6
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6812      	ldr	r2, [r2, #0]
 8002016:	4413      	add	r3, r2
 8002018:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002022:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002026:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 8092 	beq.w	8002154 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6818      	ldr	r0, [r3, #0]
 8002034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002036:	6959      	ldr	r1, [r3, #20]
 8002038:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800203a:	88da      	ldrh	r2, [r3, #6]
 800203c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002040:	f003 ffdd 	bl	8005ffe <USB_ReadPMA>
 8002044:	e086      	b.n	8002154 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002048:	78db      	ldrb	r3, [r3, #3]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d10a      	bne.n	8002064 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800204e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002052:	461a      	mov	r2, r3
 8002054:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f9d9 	bl	800240e <HAL_PCD_EP_DB_Receive>
 800205c:	4603      	mov	r3, r0
 800205e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002062:	e077      	b.n	8002154 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	881b      	ldrh	r3, [r3, #0]
 8002074:	b29b      	uxth	r3, r3
 8002076:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800207a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800207e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	441a      	add	r2, r3
 8002090:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002094:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002098:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800209c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	461a      	mov	r2, r3
 80020ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d024      	beq.n	800210c <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	461a      	mov	r2, r3
 80020ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	4413      	add	r3, r2
 80020d6:	3302      	adds	r3, #2
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6812      	ldr	r2, [r2, #0]
 80020de:	4413      	add	r3, r2
 80020e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80020e4:	881b      	ldrh	r3, [r3, #0]
 80020e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020ea:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80020ee:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d02e      	beq.n	8002154 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6818      	ldr	r0, [r3, #0]
 80020fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020fc:	6959      	ldr	r1, [r3, #20]
 80020fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002100:	891a      	ldrh	r2, [r3, #8]
 8002102:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002106:	f003 ff7a 	bl	8005ffe <USB_ReadPMA>
 800210a:	e023      	b.n	8002154 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002114:	b29b      	uxth	r3, r3
 8002116:	461a      	mov	r2, r3
 8002118:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	4413      	add	r3, r2
 8002120:	3306      	adds	r3, #6
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	6812      	ldr	r2, [r2, #0]
 8002128:	4413      	add	r3, r2
 800212a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002134:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002138:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800213c:	2b00      	cmp	r3, #0
 800213e:	d009      	beq.n	8002154 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6818      	ldr	r0, [r3, #0]
 8002144:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002146:	6959      	ldr	r1, [r3, #20]
 8002148:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800214a:	895a      	ldrh	r2, [r3, #10]
 800214c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002150:	f003 ff55 	bl	8005ffe <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002154:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002156:	69da      	ldr	r2, [r3, #28]
 8002158:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800215c:	441a      	add	r2, r3
 800215e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002160:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002164:	695a      	ldr	r2, [r3, #20]
 8002166:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800216a:	441a      	add	r2, r3
 800216c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800216e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002170:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d005      	beq.n	8002184 <PCD_EP_ISR_Handler+0x514>
 8002178:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800217c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	429a      	cmp	r2, r3
 8002182:	d206      	bcs.n	8002192 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002184:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	4619      	mov	r1, r3
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f005 fb24 	bl	80077d8 <HAL_PCD_DataOutStageCallback>
 8002190:	e005      	b.n	800219e <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002198:	4618      	mov	r0, r3
 800219a:	f002 f9fb 	bl	8004594 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800219e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80021a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 8123 	beq.w	80023f2 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 80021ac:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80021b0:	4613      	mov	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	3310      	adds	r3, #16
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	4413      	add	r3, r2
 80021be:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80021d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021da:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	461a      	mov	r2, r3
 80021e4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	441a      	add	r2, r3
 80021ec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80021f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80021fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021fe:	78db      	ldrb	r3, [r3, #3]
 8002200:	2b01      	cmp	r3, #1
 8002202:	f040 80a2 	bne.w	800234a <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002208:	2200      	movs	r2, #0
 800220a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800220c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800220e:	7b1b      	ldrb	r3, [r3, #12]
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 8093 	beq.w	800233c <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002216:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800221a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800221e:	2b00      	cmp	r3, #0
 8002220:	d046      	beq.n	80022b0 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002224:	785b      	ldrb	r3, [r3, #1]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d126      	bne.n	8002278 <PCD_EP_ISR_Handler+0x608>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002238:	b29b      	uxth	r3, r3
 800223a:	461a      	mov	r2, r3
 800223c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223e:	4413      	add	r3, r2
 8002240:	627b      	str	r3, [r7, #36]	@ 0x24
 8002242:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	011a      	lsls	r2, r3, #4
 8002248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224a:	4413      	add	r3, r2
 800224c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002250:	623b      	str	r3, [r7, #32]
 8002252:	6a3b      	ldr	r3, [r7, #32]
 8002254:	881b      	ldrh	r3, [r3, #0]
 8002256:	b29b      	uxth	r3, r3
 8002258:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800225c:	b29a      	uxth	r2, r3
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	801a      	strh	r2, [r3, #0]
 8002262:	6a3b      	ldr	r3, [r7, #32]
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	b29b      	uxth	r3, r3
 8002268:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800226c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002270:	b29a      	uxth	r2, r3
 8002272:	6a3b      	ldr	r3, [r7, #32]
 8002274:	801a      	strh	r2, [r3, #0]
 8002276:	e061      	b.n	800233c <PCD_EP_ISR_Handler+0x6cc>
 8002278:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800227a:	785b      	ldrb	r3, [r3, #1]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d15d      	bne.n	800233c <PCD_EP_ISR_Handler+0x6cc>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800228e:	b29b      	uxth	r3, r3
 8002290:	461a      	mov	r2, r3
 8002292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002294:	4413      	add	r3, r2
 8002296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002298:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	011a      	lsls	r2, r3, #4
 800229e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022a0:	4413      	add	r3, r2
 80022a2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80022a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022aa:	2200      	movs	r2, #0
 80022ac:	801a      	strh	r2, [r3, #0]
 80022ae:	e045      	b.n	800233c <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022b8:	785b      	ldrb	r3, [r3, #1]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d126      	bne.n	800230c <PCD_EP_ISR_Handler+0x69c>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	461a      	mov	r2, r3
 80022d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022d2:	4413      	add	r3, r2
 80022d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80022d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	011a      	lsls	r2, r3, #4
 80022dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022de:	4413      	add	r3, r2
 80022e0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80022e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80022e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022e8:	881b      	ldrh	r3, [r3, #0]
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f4:	801a      	strh	r2, [r3, #0]
 80022f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f8:	881b      	ldrh	r3, [r3, #0]
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002300:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002304:	b29a      	uxth	r2, r3
 8002306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002308:	801a      	strh	r2, [r3, #0]
 800230a:	e017      	b.n	800233c <PCD_EP_ISR_Handler+0x6cc>
 800230c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800230e:	785b      	ldrb	r3, [r3, #1]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d113      	bne.n	800233c <PCD_EP_ISR_Handler+0x6cc>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800231c:	b29b      	uxth	r3, r3
 800231e:	461a      	mov	r2, r3
 8002320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002322:	4413      	add	r3, r2
 8002324:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002326:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	011a      	lsls	r2, r3, #4
 800232c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800232e:	4413      	add	r3, r2
 8002330:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002334:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002338:	2200      	movs	r2, #0
 800233a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800233c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	4619      	mov	r1, r3
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f005 fa63 	bl	800780e <HAL_PCD_DataInStageCallback>
 8002348:	e053      	b.n	80023f2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800234a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800234e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002352:	2b00      	cmp	r3, #0
 8002354:	d146      	bne.n	80023e4 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800235e:	b29b      	uxth	r3, r3
 8002360:	461a      	mov	r2, r3
 8002362:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	4413      	add	r3, r2
 800236a:	3302      	adds	r3, #2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	6812      	ldr	r2, [r2, #0]
 8002372:	4413      	add	r3, r2
 8002374:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800237e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8002382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002384:	699a      	ldr	r2, [r3, #24]
 8002386:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800238a:	429a      	cmp	r2, r3
 800238c:	d907      	bls.n	800239e <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 800238e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002390:	699a      	ldr	r2, [r3, #24]
 8002392:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002396:	1ad2      	subs	r2, r2, r3
 8002398:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800239a:	619a      	str	r2, [r3, #24]
 800239c:	e002      	b.n	80023a4 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 800239e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023a0:	2200      	movs	r2, #0
 80023a2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80023a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d106      	bne.n	80023ba <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	4619      	mov	r1, r3
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f005 fa2b 	bl	800780e <HAL_PCD_DataInStageCallback>
 80023b8:	e01b      	b.n	80023f2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80023ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023bc:	695a      	ldr	r2, [r3, #20]
 80023be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80023c2:	441a      	add	r2, r3
 80023c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023c6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80023c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ca:	69da      	ldr	r2, [r3, #28]
 80023cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80023d0:	441a      	add	r2, r3
 80023d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023d4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80023dc:	4618      	mov	r0, r3
 80023de:	f002 f8d9 	bl	8004594 <USB_EPStartXfer>
 80023e2:	e006      	b.n	80023f2 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80023e4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80023e8:	461a      	mov	r2, r3
 80023ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f000 f91b 	bl	8002628 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	b21b      	sxth	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f6ff ac3b 	blt.w	8001c7a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3758      	adds	r7, #88	@ 0x58
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b088      	sub	sp, #32
 8002412:	af00      	add	r7, sp, #0
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	60b9      	str	r1, [r7, #8]
 8002418:	4613      	mov	r3, r2
 800241a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800241c:	88fb      	ldrh	r3, [r7, #6]
 800241e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d07e      	beq.n	8002524 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800242e:	b29b      	uxth	r3, r3
 8002430:	461a      	mov	r2, r3
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	4413      	add	r3, r2
 800243a:	3302      	adds	r3, #2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	6812      	ldr	r2, [r2, #0]
 8002442:	4413      	add	r3, r2
 8002444:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800244e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	699a      	ldr	r2, [r3, #24]
 8002454:	8b7b      	ldrh	r3, [r7, #26]
 8002456:	429a      	cmp	r2, r3
 8002458:	d306      	bcc.n	8002468 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	699a      	ldr	r2, [r3, #24]
 800245e:	8b7b      	ldrh	r3, [r7, #26]
 8002460:	1ad2      	subs	r2, r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	619a      	str	r2, [r3, #24]
 8002466:	e002      	b.n	800246e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2200      	movs	r2, #0
 800246c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d123      	bne.n	80024be <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	b29b      	uxth	r3, r3
 8002488:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800248c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002490:	833b      	strh	r3, [r7, #24]
 8002492:	8b3b      	ldrh	r3, [r7, #24]
 8002494:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002498:	833b      	strh	r3, [r7, #24]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	461a      	mov	r2, r3
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	441a      	add	r2, r3
 80024a8:	8b3b      	ldrh	r3, [r7, #24]
 80024aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80024ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80024b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80024be:	88fb      	ldrh	r3, [r7, #6]
 80024c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d01f      	beq.n	8002508 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	461a      	mov	r2, r3
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	881b      	ldrh	r3, [r3, #0]
 80024d8:	b29b      	uxth	r3, r3
 80024da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024e2:	82fb      	strh	r3, [r7, #22]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	461a      	mov	r2, r3
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	441a      	add	r2, r3
 80024f2:	8afb      	ldrh	r3, [r7, #22]
 80024f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80024f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80024fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002500:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002504:	b29b      	uxth	r3, r3
 8002506:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002508:	8b7b      	ldrh	r3, [r7, #26]
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 8087 	beq.w	800261e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6818      	ldr	r0, [r3, #0]
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	6959      	ldr	r1, [r3, #20]
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	891a      	ldrh	r2, [r3, #8]
 800251c:	8b7b      	ldrh	r3, [r7, #26]
 800251e:	f003 fd6e 	bl	8005ffe <USB_ReadPMA>
 8002522:	e07c      	b.n	800261e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800252c:	b29b      	uxth	r3, r3
 800252e:	461a      	mov	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	00db      	lsls	r3, r3, #3
 8002536:	4413      	add	r3, r2
 8002538:	3306      	adds	r3, #6
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	6812      	ldr	r2, [r2, #0]
 8002540:	4413      	add	r3, r2
 8002542:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002546:	881b      	ldrh	r3, [r3, #0]
 8002548:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800254c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	699a      	ldr	r2, [r3, #24]
 8002552:	8b7b      	ldrh	r3, [r7, #26]
 8002554:	429a      	cmp	r2, r3
 8002556:	d306      	bcc.n	8002566 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	699a      	ldr	r2, [r3, #24]
 800255c:	8b7b      	ldrh	r3, [r7, #26]
 800255e:	1ad2      	subs	r2, r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	619a      	str	r2, [r3, #24]
 8002564:	e002      	b.n	800256c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d123      	bne.n	80025bc <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	461a      	mov	r2, r3
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4413      	add	r3, r2
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	b29b      	uxth	r3, r3
 8002586:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800258a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800258e:	83fb      	strh	r3, [r7, #30]
 8002590:	8bfb      	ldrh	r3, [r7, #30]
 8002592:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002596:	83fb      	strh	r3, [r7, #30]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	461a      	mov	r2, r3
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	441a      	add	r2, r3
 80025a6:	8bfb      	ldrh	r3, [r7, #30]
 80025a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80025bc:	88fb      	ldrh	r3, [r7, #6]
 80025be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d11f      	bne.n	8002606 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025e0:	83bb      	strh	r3, [r7, #28]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	461a      	mov	r2, r3
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	441a      	add	r2, r3
 80025f0:	8bbb      	ldrh	r3, [r7, #28]
 80025f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025fe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002602:	b29b      	uxth	r3, r3
 8002604:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002606:	8b7b      	ldrh	r3, [r7, #26]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d008      	beq.n	800261e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6818      	ldr	r0, [r3, #0]
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	6959      	ldr	r1, [r3, #20]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	895a      	ldrh	r2, [r3, #10]
 8002618:	8b7b      	ldrh	r3, [r7, #26]
 800261a:	f003 fcf0 	bl	8005ffe <USB_ReadPMA>
    }
  }

  return count;
 800261e:	8b7b      	ldrh	r3, [r7, #26]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3720      	adds	r7, #32
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b0a4      	sub	sp, #144	@ 0x90
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	4613      	mov	r3, r2
 8002634:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002636:	88fb      	ldrh	r3, [r7, #6]
 8002638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 81dd 	beq.w	80029fc <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800264a:	b29b      	uxth	r3, r3
 800264c:	461a      	mov	r2, r3
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4413      	add	r3, r2
 8002656:	3302      	adds	r3, #2
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	6812      	ldr	r2, [r2, #0]
 800265e:	4413      	add	r3, r2
 8002660:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002664:	881b      	ldrh	r3, [r3, #0]
 8002666:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800266a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	699a      	ldr	r2, [r3, #24]
 8002672:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002676:	429a      	cmp	r2, r3
 8002678:	d907      	bls.n	800268a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	699a      	ldr	r2, [r3, #24]
 800267e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002682:	1ad2      	subs	r2, r2, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	619a      	str	r2, [r3, #24]
 8002688:	e002      	b.n	8002690 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	2200      	movs	r2, #0
 800268e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	2b00      	cmp	r3, #0
 8002696:	f040 80b9 	bne.w	800280c <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	785b      	ldrb	r3, [r3, #1]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d126      	bne.n	80026f0 <HAL_PCD_EP_DB_Transmit+0xc8>
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	461a      	mov	r2, r3
 80026b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026b6:	4413      	add	r3, r2
 80026b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	011a      	lsls	r2, r3, #4
 80026c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c2:	4413      	add	r3, r2
 80026c4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80026c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026d4:	b29a      	uxth	r2, r3
 80026d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d8:	801a      	strh	r2, [r3, #0]
 80026da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	b29b      	uxth	r3, r3
 80026e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ec:	801a      	strh	r2, [r3, #0]
 80026ee:	e01a      	b.n	8002726 <HAL_PCD_EP_DB_Transmit+0xfe>
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	785b      	ldrb	r3, [r3, #1]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d116      	bne.n	8002726 <HAL_PCD_EP_DB_Transmit+0xfe>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002706:	b29b      	uxth	r3, r3
 8002708:	461a      	mov	r2, r3
 800270a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800270c:	4413      	add	r3, r2
 800270e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	011a      	lsls	r2, r3, #4
 8002716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002718:	4413      	add	r3, r2
 800271a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800271e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002722:	2200      	movs	r2, #0
 8002724:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	627b      	str	r3, [r7, #36]	@ 0x24
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	785b      	ldrb	r3, [r3, #1]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d126      	bne.n	8002782 <HAL_PCD_EP_DB_Transmit+0x15a>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	61fb      	str	r3, [r7, #28]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002742:	b29b      	uxth	r3, r3
 8002744:	461a      	mov	r2, r3
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	4413      	add	r3, r2
 800274a:	61fb      	str	r3, [r7, #28]
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	011a      	lsls	r2, r3, #4
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	4413      	add	r3, r2
 8002756:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800275a:	61bb      	str	r3, [r7, #24]
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	881b      	ldrh	r3, [r3, #0]
 8002760:	b29b      	uxth	r3, r3
 8002762:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002766:	b29a      	uxth	r2, r3
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	801a      	strh	r2, [r3, #0]
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	881b      	ldrh	r3, [r3, #0]
 8002770:	b29b      	uxth	r3, r3
 8002772:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002776:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800277a:	b29a      	uxth	r2, r3
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	801a      	strh	r2, [r3, #0]
 8002780:	e017      	b.n	80027b2 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	785b      	ldrb	r3, [r3, #1]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d113      	bne.n	80027b2 <HAL_PCD_EP_DB_Transmit+0x18a>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002792:	b29b      	uxth	r3, r3
 8002794:	461a      	mov	r2, r3
 8002796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002798:	4413      	add	r3, r2
 800279a:	627b      	str	r3, [r7, #36]	@ 0x24
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	011a      	lsls	r2, r3, #4
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	4413      	add	r3, r2
 80027a6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80027aa:	623b      	str	r3, [r7, #32]
 80027ac:	6a3b      	ldr	r3, [r7, #32]
 80027ae:	2200      	movs	r2, #0
 80027b0:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	4619      	mov	r1, r3
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f005 f828 	bl	800780e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80027be:	88fb      	ldrh	r3, [r7, #6]
 80027c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 82fc 	beq.w	8002dc2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	461a      	mov	r2, r3
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4413      	add	r3, r2
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	b29b      	uxth	r3, r3
 80027dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027e4:	82fb      	strh	r3, [r7, #22]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	441a      	add	r2, r3
 80027f4:	8afb      	ldrh	r3, [r7, #22]
 80027f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80027fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80027fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002806:	b29b      	uxth	r3, r3
 8002808:	8013      	strh	r3, [r2, #0]
 800280a:	e2da      	b.n	8002dc2 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800280c:	88fb      	ldrh	r3, [r7, #6]
 800280e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d021      	beq.n	800285a <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	461a      	mov	r2, r3
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4413      	add	r3, r2
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	b29b      	uxth	r3, r3
 8002828:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800282c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002830:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	461a      	mov	r2, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	441a      	add	r2, r3
 8002842:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002846:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800284a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800284e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002856:	b29b      	uxth	r3, r3
 8002858:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002860:	2b01      	cmp	r3, #1
 8002862:	f040 82ae 	bne.w	8002dc2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	695a      	ldr	r2, [r3, #20]
 800286a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800286e:	441a      	add	r2, r3
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	69da      	ldr	r2, [r3, #28]
 8002878:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800287c:	441a      	add	r2, r3
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	6a1a      	ldr	r2, [r3, #32]
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	429a      	cmp	r2, r3
 800288c:	d30b      	bcc.n	80028a6 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	6a1a      	ldr	r2, [r3, #32]
 800289a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800289e:	1ad2      	subs	r2, r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	621a      	str	r2, [r3, #32]
 80028a4:	e017      	b.n	80028d6 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d108      	bne.n	80028c0 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80028ae:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80028b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80028be:	e00a      	b.n	80028d6 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2200      	movs	r2, #0
 80028d4:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	785b      	ldrb	r3, [r3, #1]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d165      	bne.n	80029aa <HAL_PCD_EP_DB_Transmit+0x382>
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	461a      	mov	r2, r3
 80028f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028f2:	4413      	add	r3, r2
 80028f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	011a      	lsls	r2, r3, #4
 80028fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028fe:	4413      	add	r3, r2
 8002900:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002904:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	b29b      	uxth	r3, r3
 800290c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002910:	b29a      	uxth	r2, r3
 8002912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002914:	801a      	strh	r2, [r3, #0]
 8002916:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800291a:	2b3e      	cmp	r3, #62	@ 0x3e
 800291c:	d91d      	bls.n	800295a <HAL_PCD_EP_DB_Transmit+0x332>
 800291e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002922:	095b      	lsrs	r3, r3, #5
 8002924:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002926:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800292a:	f003 031f 	and.w	r3, r3, #31
 800292e:	2b00      	cmp	r3, #0
 8002930:	d102      	bne.n	8002938 <HAL_PCD_EP_DB_Transmit+0x310>
 8002932:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002934:	3b01      	subs	r3, #1
 8002936:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800293a:	881b      	ldrh	r3, [r3, #0]
 800293c:	b29a      	uxth	r2, r3
 800293e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002940:	b29b      	uxth	r3, r3
 8002942:	029b      	lsls	r3, r3, #10
 8002944:	b29b      	uxth	r3, r3
 8002946:	4313      	orrs	r3, r2
 8002948:	b29b      	uxth	r3, r3
 800294a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800294e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002952:	b29a      	uxth	r2, r3
 8002954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002956:	801a      	strh	r2, [r3, #0]
 8002958:	e044      	b.n	80029e4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800295a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10a      	bne.n	8002978 <HAL_PCD_EP_DB_Transmit+0x350>
 8002962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	b29b      	uxth	r3, r3
 8002968:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800296c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002970:	b29a      	uxth	r2, r3
 8002972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002974:	801a      	strh	r2, [r3, #0]
 8002976:	e035      	b.n	80029e4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002978:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800297c:	085b      	lsrs	r3, r3, #1
 800297e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002980:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <HAL_PCD_EP_DB_Transmit+0x36a>
 800298c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800298e:	3301      	adds	r3, #1
 8002990:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002994:	881b      	ldrh	r3, [r3, #0]
 8002996:	b29a      	uxth	r2, r3
 8002998:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800299a:	b29b      	uxth	r3, r3
 800299c:	029b      	lsls	r3, r3, #10
 800299e:	b29b      	uxth	r3, r3
 80029a0:	4313      	orrs	r3, r2
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a6:	801a      	strh	r2, [r3, #0]
 80029a8:	e01c      	b.n	80029e4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	785b      	ldrb	r3, [r3, #1]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d118      	bne.n	80029e4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	461a      	mov	r2, r3
 80029c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029c6:	4413      	add	r3, r2
 80029c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	011a      	lsls	r2, r3, #4
 80029d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029d2:	4413      	add	r3, r2
 80029d4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80029d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80029da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029de:	b29a      	uxth	r2, r3
 80029e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029e2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6818      	ldr	r0, [r3, #0]
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	6959      	ldr	r1, [r3, #20]
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	891a      	ldrh	r2, [r3, #8]
 80029f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	f003 fabc 	bl	8005f72 <USB_WritePMA>
 80029fa:	e1e2      	b.n	8002dc2 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	461a      	mov	r2, r3
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	4413      	add	r3, r2
 8002a10:	3306      	adds	r3, #6
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	6812      	ldr	r2, [r2, #0]
 8002a18:	4413      	add	r3, r2
 8002a1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a1e:	881b      	ldrh	r3, [r3, #0]
 8002a20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a24:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	699a      	ldr	r2, [r3, #24]
 8002a2c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d307      	bcc.n	8002a44 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	699a      	ldr	r2, [r3, #24]
 8002a38:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002a3c:	1ad2      	subs	r2, r2, r3
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	619a      	str	r2, [r3, #24]
 8002a42:	e002      	b.n	8002a4a <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2200      	movs	r2, #0
 8002a48:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f040 80c0 	bne.w	8002bd4 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	785b      	ldrb	r3, [r3, #1]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d126      	bne.n	8002aaa <HAL_PCD_EP_DB_Transmit+0x482>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a70:	4413      	add	r3, r2
 8002a72:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	011a      	lsls	r2, r3, #4
 8002a7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a7c:	4413      	add	r3, r2
 8002a7e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002a82:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a92:	801a      	strh	r2, [r3, #0]
 8002a94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a96:	881b      	ldrh	r3, [r3, #0]
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002aa6:	801a      	strh	r2, [r3, #0]
 8002aa8:	e01a      	b.n	8002ae0 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	785b      	ldrb	r3, [r3, #1]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d116      	bne.n	8002ae0 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ac6:	4413      	add	r3, r2
 8002ac8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	011a      	lsls	r2, r3, #4
 8002ad0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ad2:	4413      	add	r3, r2
 8002ad4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002ad8:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002adc:	2200      	movs	r2, #0
 8002ade:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	677b      	str	r3, [r7, #116]	@ 0x74
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	785b      	ldrb	r3, [r3, #1]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d12b      	bne.n	8002b46 <HAL_PCD_EP_DB_Transmit+0x51e>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	461a      	mov	r2, r3
 8002b00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b02:	4413      	add	r3, r2
 8002b04:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	011a      	lsls	r2, r3, #4
 8002b0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b0e:	4413      	add	r3, r2
 8002b10:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002b14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b2a:	801a      	strh	r2, [r3, #0]
 8002b2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b42:	801a      	strh	r2, [r3, #0]
 8002b44:	e017      	b.n	8002b76 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	785b      	ldrb	r3, [r3, #1]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d113      	bne.n	8002b76 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	461a      	mov	r2, r3
 8002b5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b5c:	4413      	add	r3, r2
 8002b5e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	011a      	lsls	r2, r3, #4
 8002b66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b68:	4413      	add	r3, r2
 8002b6a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002b6e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b72:	2200      	movs	r2, #0
 8002b74:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f004 fe46 	bl	800780e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f040 811a 	bne.w	8002dc2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	461a      	mov	r2, r3
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	881b      	ldrh	r3, [r3, #0]
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ba4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ba8:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	441a      	add	r2, r3
 8002bba:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002bbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bc6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	8013      	strh	r3, [r2, #0]
 8002bd2:	e0f6      	b.n	8002dc2 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002bd4:	88fb      	ldrh	r3, [r7, #6]
 8002bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d121      	bne.n	8002c22 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	461a      	mov	r2, r3
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	4413      	add	r3, r2
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bf8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	461a      	mov	r2, r3
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	441a      	add	r2, r3
 8002c0a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002c0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c16:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	f040 80ca 	bne.w	8002dc2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	695a      	ldr	r2, [r3, #20]
 8002c32:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002c36:	441a      	add	r2, r3
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	69da      	ldr	r2, [r3, #28]
 8002c40:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002c44:	441a      	add	r2, r3
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	6a1a      	ldr	r2, [r3, #32]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d30b      	bcc.n	8002c6e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	6a1a      	ldr	r2, [r3, #32]
 8002c62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c66:	1ad2      	subs	r2, r2, r3
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	621a      	str	r2, [r3, #32]
 8002c6c:	e017      	b.n	8002c9e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d108      	bne.n	8002c88 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8002c76:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002c7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002c86:	e00a      	b.n	8002c9e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2200      	movs	r2, #0
 8002c94:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	785b      	ldrb	r3, [r3, #1]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d165      	bne.n	8002d78 <HAL_PCD_EP_DB_Transmit+0x750>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cc0:	4413      	add	r3, r2
 8002cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	011a      	lsls	r2, r3, #4
 8002cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ccc:	4413      	add	r3, r2
 8002cce:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002cd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002cd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cd6:	881b      	ldrh	r3, [r3, #0]
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ce2:	801a      	strh	r2, [r3, #0]
 8002ce4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ce8:	2b3e      	cmp	r3, #62	@ 0x3e
 8002cea:	d91d      	bls.n	8002d28 <HAL_PCD_EP_DB_Transmit+0x700>
 8002cec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cf0:	095b      	lsrs	r3, r3, #5
 8002cf2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002cf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cf8:	f003 031f 	and.w	r3, r3, #31
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d102      	bne.n	8002d06 <HAL_PCD_EP_DB_Transmit+0x6de>
 8002d00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d02:	3b01      	subs	r3, #1
 8002d04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d08:	881b      	ldrh	r3, [r3, #0]
 8002d0a:	b29a      	uxth	r2, r3
 8002d0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	029b      	lsls	r3, r3, #10
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	4313      	orrs	r3, r2
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d24:	801a      	strh	r2, [r3, #0]
 8002d26:	e041      	b.n	8002dac <HAL_PCD_EP_DB_Transmit+0x784>
 8002d28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10a      	bne.n	8002d46 <HAL_PCD_EP_DB_Transmit+0x71e>
 8002d30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d42:	801a      	strh	r2, [r3, #0]
 8002d44:	e032      	b.n	8002dac <HAL_PCD_EP_DB_Transmit+0x784>
 8002d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d4a:	085b      	lsrs	r3, r3, #1
 8002d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d002      	beq.n	8002d60 <HAL_PCD_EP_DB_Transmit+0x738>
 8002d5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d62:	881b      	ldrh	r3, [r3, #0]
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	029b      	lsls	r3, r3, #10
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	b29a      	uxth	r2, r3
 8002d72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d74:	801a      	strh	r2, [r3, #0]
 8002d76:	e019      	b.n	8002dac <HAL_PCD_EP_DB_Transmit+0x784>
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	785b      	ldrb	r3, [r3, #1]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d115      	bne.n	8002dac <HAL_PCD_EP_DB_Transmit+0x784>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d8e:	4413      	add	r3, r2
 8002d90:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	011a      	lsls	r2, r3, #4
 8002d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d9a:	4413      	add	r3, r2
 8002d9c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002da0:	653b      	str	r3, [r7, #80]	@ 0x50
 8002da2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002daa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6818      	ldr	r0, [r3, #0]
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	6959      	ldr	r1, [r3, #20]
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	895a      	ldrh	r2, [r3, #10]
 8002db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	f003 f8d8 	bl	8005f72 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002dd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ddc:	82bb      	strh	r3, [r7, #20]
 8002dde:	8abb      	ldrh	r3, [r7, #20]
 8002de0:	f083 0310 	eor.w	r3, r3, #16
 8002de4:	82bb      	strh	r3, [r7, #20]
 8002de6:	8abb      	ldrh	r3, [r7, #20]
 8002de8:	f083 0320 	eor.w	r3, r3, #32
 8002dec:	82bb      	strh	r3, [r7, #20]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	461a      	mov	r2, r3
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	441a      	add	r2, r3
 8002dfc:	8abb      	ldrh	r3, [r7, #20]
 8002dfe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3790      	adds	r7, #144	@ 0x90
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b087      	sub	sp, #28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	607b      	str	r3, [r7, #4]
 8002e26:	460b      	mov	r3, r1
 8002e28:	817b      	strh	r3, [r7, #10]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002e2e:	897b      	ldrh	r3, [r7, #10]
 8002e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00b      	beq.n	8002e52 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e3a:	897b      	ldrh	r3, [r7, #10]
 8002e3c:	f003 0207 	and.w	r2, r3, #7
 8002e40:	4613      	mov	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4413      	add	r3, r2
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	3310      	adds	r3, #16
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	617b      	str	r3, [r7, #20]
 8002e50:	e009      	b.n	8002e66 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e52:	897a      	ldrh	r2, [r7, #10]
 8002e54:	4613      	mov	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4413      	add	r3, r2
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	4413      	add	r3, r2
 8002e64:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002e66:	893b      	ldrh	r3, [r7, #8]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d107      	bne.n	8002e7c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	80da      	strh	r2, [r3, #6]
 8002e7a:	e00b      	b.n	8002e94 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	0c1b      	lsrs	r3, r3, #16
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	371c      	adds	r7, #28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e272      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 8087 	beq.w	8002fce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ec0:	4b92      	ldr	r3, [pc, #584]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f003 030c 	and.w	r3, r3, #12
 8002ec8:	2b04      	cmp	r3, #4
 8002eca:	d00c      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ecc:	4b8f      	ldr	r3, [pc, #572]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 030c 	and.w	r3, r3, #12
 8002ed4:	2b08      	cmp	r3, #8
 8002ed6:	d112      	bne.n	8002efe <HAL_RCC_OscConfig+0x5e>
 8002ed8:	4b8c      	ldr	r3, [pc, #560]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ee4:	d10b      	bne.n	8002efe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee6:	4b89      	ldr	r3, [pc, #548]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d06c      	beq.n	8002fcc <HAL_RCC_OscConfig+0x12c>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d168      	bne.n	8002fcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e24c      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f06:	d106      	bne.n	8002f16 <HAL_RCC_OscConfig+0x76>
 8002f08:	4b80      	ldr	r3, [pc, #512]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a7f      	ldr	r2, [pc, #508]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f12:	6013      	str	r3, [r2, #0]
 8002f14:	e02e      	b.n	8002f74 <HAL_RCC_OscConfig+0xd4>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10c      	bne.n	8002f38 <HAL_RCC_OscConfig+0x98>
 8002f1e:	4b7b      	ldr	r3, [pc, #492]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a7a      	ldr	r2, [pc, #488]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f28:	6013      	str	r3, [r2, #0]
 8002f2a:	4b78      	ldr	r3, [pc, #480]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a77      	ldr	r2, [pc, #476]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	e01d      	b.n	8002f74 <HAL_RCC_OscConfig+0xd4>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f40:	d10c      	bne.n	8002f5c <HAL_RCC_OscConfig+0xbc>
 8002f42:	4b72      	ldr	r3, [pc, #456]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a71      	ldr	r2, [pc, #452]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b6f      	ldr	r3, [pc, #444]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a6e      	ldr	r2, [pc, #440]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	e00b      	b.n	8002f74 <HAL_RCC_OscConfig+0xd4>
 8002f5c:	4b6b      	ldr	r3, [pc, #428]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a6a      	ldr	r2, [pc, #424]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f66:	6013      	str	r3, [r2, #0]
 8002f68:	4b68      	ldr	r3, [pc, #416]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a67      	ldr	r2, [pc, #412]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d013      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7c:	f7fd fb44 	bl	8000608 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f84:	f7fd fb40 	bl	8000608 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b64      	cmp	r3, #100	@ 0x64
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e200      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f96:	4b5d      	ldr	r3, [pc, #372]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0f0      	beq.n	8002f84 <HAL_RCC_OscConfig+0xe4>
 8002fa2:	e014      	b.n	8002fce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa4:	f7fd fb30 	bl	8000608 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fac:	f7fd fb2c 	bl	8000608 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b64      	cmp	r3, #100	@ 0x64
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e1ec      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fbe:	4b53      	ldr	r3, [pc, #332]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f0      	bne.n	8002fac <HAL_RCC_OscConfig+0x10c>
 8002fca:	e000      	b.n	8002fce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d063      	beq.n	80030a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fda:	4b4c      	ldr	r3, [pc, #304]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f003 030c 	and.w	r3, r3, #12
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00b      	beq.n	8002ffe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002fe6:	4b49      	ldr	r3, [pc, #292]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f003 030c 	and.w	r3, r3, #12
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d11c      	bne.n	800302c <HAL_RCC_OscConfig+0x18c>
 8002ff2:	4b46      	ldr	r3, [pc, #280]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d116      	bne.n	800302c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ffe:	4b43      	ldr	r3, [pc, #268]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d005      	beq.n	8003016 <HAL_RCC_OscConfig+0x176>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d001      	beq.n	8003016 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e1c0      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003016:	4b3d      	ldr	r3, [pc, #244]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	4939      	ldr	r1, [pc, #228]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800302a:	e03a      	b.n	80030a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d020      	beq.n	8003076 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003034:	4b36      	ldr	r3, [pc, #216]	@ (8003110 <HAL_RCC_OscConfig+0x270>)
 8003036:	2201      	movs	r2, #1
 8003038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800303a:	f7fd fae5 	bl	8000608 <HAL_GetTick>
 800303e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003040:	e008      	b.n	8003054 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003042:	f7fd fae1 	bl	8000608 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e1a1      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003054:	4b2d      	ldr	r3, [pc, #180]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0f0      	beq.n	8003042 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003060:	4b2a      	ldr	r3, [pc, #168]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	695b      	ldr	r3, [r3, #20]
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	4927      	ldr	r1, [pc, #156]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8003070:	4313      	orrs	r3, r2
 8003072:	600b      	str	r3, [r1, #0]
 8003074:	e015      	b.n	80030a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003076:	4b26      	ldr	r3, [pc, #152]	@ (8003110 <HAL_RCC_OscConfig+0x270>)
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307c:	f7fd fac4 	bl	8000608 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003084:	f7fd fac0 	bl	8000608 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e180      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003096:	4b1d      	ldr	r3, [pc, #116]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1f0      	bne.n	8003084 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d03a      	beq.n	8003124 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d019      	beq.n	80030ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030b6:	4b17      	ldr	r3, [pc, #92]	@ (8003114 <HAL_RCC_OscConfig+0x274>)
 80030b8:	2201      	movs	r2, #1
 80030ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030bc:	f7fd faa4 	bl	8000608 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c4:	f7fd faa0 	bl	8000608 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e160      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030d6:	4b0d      	ldr	r3, [pc, #52]	@ (800310c <HAL_RCC_OscConfig+0x26c>)
 80030d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0f0      	beq.n	80030c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030e2:	2001      	movs	r0, #1
 80030e4:	f000 faba 	bl	800365c <RCC_Delay>
 80030e8:	e01c      	b.n	8003124 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003114 <HAL_RCC_OscConfig+0x274>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f0:	f7fd fa8a 	bl	8000608 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f6:	e00f      	b.n	8003118 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f8:	f7fd fa86 	bl	8000608 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d908      	bls.n	8003118 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e146      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
 8003110:	42420000 	.word	0x42420000
 8003114:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003118:	4b92      	ldr	r3, [pc, #584]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 800311a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d1e9      	bne.n	80030f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0304 	and.w	r3, r3, #4
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 80a6 	beq.w	800327e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003132:	2300      	movs	r3, #0
 8003134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003136:	4b8b      	ldr	r3, [pc, #556]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10d      	bne.n	800315e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003142:	4b88      	ldr	r3, [pc, #544]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	4a87      	ldr	r2, [pc, #540]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003148:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800314c:	61d3      	str	r3, [r2, #28]
 800314e:	4b85      	ldr	r3, [pc, #532]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003156:	60bb      	str	r3, [r7, #8]
 8003158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800315a:	2301      	movs	r3, #1
 800315c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315e:	4b82      	ldr	r3, [pc, #520]	@ (8003368 <HAL_RCC_OscConfig+0x4c8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003166:	2b00      	cmp	r3, #0
 8003168:	d118      	bne.n	800319c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800316a:	4b7f      	ldr	r3, [pc, #508]	@ (8003368 <HAL_RCC_OscConfig+0x4c8>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a7e      	ldr	r2, [pc, #504]	@ (8003368 <HAL_RCC_OscConfig+0x4c8>)
 8003170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003176:	f7fd fa47 	bl	8000608 <HAL_GetTick>
 800317a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800317c:	e008      	b.n	8003190 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800317e:	f7fd fa43 	bl	8000608 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b64      	cmp	r3, #100	@ 0x64
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e103      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003190:	4b75      	ldr	r3, [pc, #468]	@ (8003368 <HAL_RCC_OscConfig+0x4c8>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003198:	2b00      	cmp	r3, #0
 800319a:	d0f0      	beq.n	800317e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d106      	bne.n	80031b2 <HAL_RCC_OscConfig+0x312>
 80031a4:	4b6f      	ldr	r3, [pc, #444]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	4a6e      	ldr	r2, [pc, #440]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031aa:	f043 0301 	orr.w	r3, r3, #1
 80031ae:	6213      	str	r3, [r2, #32]
 80031b0:	e02d      	b.n	800320e <HAL_RCC_OscConfig+0x36e>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x334>
 80031ba:	4b6a      	ldr	r3, [pc, #424]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	4a69      	ldr	r2, [pc, #420]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	f023 0301 	bic.w	r3, r3, #1
 80031c4:	6213      	str	r3, [r2, #32]
 80031c6:	4b67      	ldr	r3, [pc, #412]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	4a66      	ldr	r2, [pc, #408]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031cc:	f023 0304 	bic.w	r3, r3, #4
 80031d0:	6213      	str	r3, [r2, #32]
 80031d2:	e01c      	b.n	800320e <HAL_RCC_OscConfig+0x36e>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	2b05      	cmp	r3, #5
 80031da:	d10c      	bne.n	80031f6 <HAL_RCC_OscConfig+0x356>
 80031dc:	4b61      	ldr	r3, [pc, #388]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	4a60      	ldr	r2, [pc, #384]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	f043 0304 	orr.w	r3, r3, #4
 80031e6:	6213      	str	r3, [r2, #32]
 80031e8:	4b5e      	ldr	r3, [pc, #376]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	4a5d      	ldr	r2, [pc, #372]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031ee:	f043 0301 	orr.w	r3, r3, #1
 80031f2:	6213      	str	r3, [r2, #32]
 80031f4:	e00b      	b.n	800320e <HAL_RCC_OscConfig+0x36e>
 80031f6:	4b5b      	ldr	r3, [pc, #364]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	4a5a      	ldr	r2, [pc, #360]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	6213      	str	r3, [r2, #32]
 8003202:	4b58      	ldr	r3, [pc, #352]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	4a57      	ldr	r2, [pc, #348]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003208:	f023 0304 	bic.w	r3, r3, #4
 800320c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d015      	beq.n	8003242 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003216:	f7fd f9f7 	bl	8000608 <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800321c:	e00a      	b.n	8003234 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800321e:	f7fd f9f3 	bl	8000608 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	f241 3288 	movw	r2, #5000	@ 0x1388
 800322c:	4293      	cmp	r3, r2
 800322e:	d901      	bls.n	8003234 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e0b1      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003234:	4b4b      	ldr	r3, [pc, #300]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d0ee      	beq.n	800321e <HAL_RCC_OscConfig+0x37e>
 8003240:	e014      	b.n	800326c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003242:	f7fd f9e1 	bl	8000608 <HAL_GetTick>
 8003246:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003248:	e00a      	b.n	8003260 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800324a:	f7fd f9dd 	bl	8000608 <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003258:	4293      	cmp	r3, r2
 800325a:	d901      	bls.n	8003260 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e09b      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003260:	4b40      	ldr	r3, [pc, #256]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003262:	6a1b      	ldr	r3, [r3, #32]
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1ee      	bne.n	800324a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800326c:	7dfb      	ldrb	r3, [r7, #23]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d105      	bne.n	800327e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003272:	4b3c      	ldr	r3, [pc, #240]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	4a3b      	ldr	r2, [pc, #236]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800327c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69db      	ldr	r3, [r3, #28]
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 8087 	beq.w	8003396 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003288:	4b36      	ldr	r3, [pc, #216]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f003 030c 	and.w	r3, r3, #12
 8003290:	2b08      	cmp	r3, #8
 8003292:	d061      	beq.n	8003358 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	69db      	ldr	r3, [r3, #28]
 8003298:	2b02      	cmp	r3, #2
 800329a:	d146      	bne.n	800332a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329c:	4b33      	ldr	r3, [pc, #204]	@ (800336c <HAL_RCC_OscConfig+0x4cc>)
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a2:	f7fd f9b1 	bl	8000608 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032aa:	f7fd f9ad 	bl	8000608 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e06d      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032bc:	4b29      	ldr	r3, [pc, #164]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1f0      	bne.n	80032aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032d0:	d108      	bne.n	80032e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032d2:	4b24      	ldr	r3, [pc, #144]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	4921      	ldr	r1, [pc, #132]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a19      	ldr	r1, [r3, #32]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f4:	430b      	orrs	r3, r1
 80032f6:	491b      	ldr	r1, [pc, #108]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032fc:	4b1b      	ldr	r3, [pc, #108]	@ (800336c <HAL_RCC_OscConfig+0x4cc>)
 80032fe:	2201      	movs	r2, #1
 8003300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003302:	f7fd f981 	bl	8000608 <HAL_GetTick>
 8003306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003308:	e008      	b.n	800331c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330a:	f7fd f97d 	bl	8000608 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e03d      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800331c:	4b11      	ldr	r3, [pc, #68]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0f0      	beq.n	800330a <HAL_RCC_OscConfig+0x46a>
 8003328:	e035      	b.n	8003396 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800332a:	4b10      	ldr	r3, [pc, #64]	@ (800336c <HAL_RCC_OscConfig+0x4cc>)
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003330:	f7fd f96a 	bl	8000608 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003338:	f7fd f966 	bl	8000608 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e026      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800334a:	4b06      	ldr	r3, [pc, #24]	@ (8003364 <HAL_RCC_OscConfig+0x4c4>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f0      	bne.n	8003338 <HAL_RCC_OscConfig+0x498>
 8003356:	e01e      	b.n	8003396 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d107      	bne.n	8003370 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e019      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
 8003364:	40021000 	.word	0x40021000
 8003368:	40007000 	.word	0x40007000
 800336c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003370:	4b0b      	ldr	r3, [pc, #44]	@ (80033a0 <HAL_RCC_OscConfig+0x500>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	429a      	cmp	r2, r3
 8003382:	d106      	bne.n	8003392 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338e:	429a      	cmp	r2, r3
 8003390:	d001      	beq.n	8003396 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000

080033a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e0d0      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0307 	and.w	r3, r3, #7
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d910      	bls.n	80033e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033c6:	4b67      	ldr	r3, [pc, #412]	@ (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f023 0207 	bic.w	r2, r3, #7
 80033ce:	4965      	ldr	r1, [pc, #404]	@ (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d6:	4b63      	ldr	r3, [pc, #396]	@ (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d001      	beq.n	80033e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e0b8      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d020      	beq.n	8003436 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d005      	beq.n	800340c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003400:	4b59      	ldr	r3, [pc, #356]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	4a58      	ldr	r2, [pc, #352]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003406:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800340a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0308 	and.w	r3, r3, #8
 8003414:	2b00      	cmp	r3, #0
 8003416:	d005      	beq.n	8003424 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003418:	4b53      	ldr	r3, [pc, #332]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	4a52      	ldr	r2, [pc, #328]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800341e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003422:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003424:	4b50      	ldr	r3, [pc, #320]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	494d      	ldr	r1, [pc, #308]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003432:	4313      	orrs	r3, r2
 8003434:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d040      	beq.n	80034c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d107      	bne.n	800345a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800344a:	4b47      	ldr	r3, [pc, #284]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d115      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e07f      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d107      	bne.n	8003472 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003462:	4b41      	ldr	r3, [pc, #260]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d109      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e073      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003472:	4b3d      	ldr	r3, [pc, #244]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e06b      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003482:	4b39      	ldr	r3, [pc, #228]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f023 0203 	bic.w	r2, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	4936      	ldr	r1, [pc, #216]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003490:	4313      	orrs	r3, r2
 8003492:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003494:	f7fd f8b8 	bl	8000608 <HAL_GetTick>
 8003498:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800349a:	e00a      	b.n	80034b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800349c:	f7fd f8b4 	bl	8000608 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e053      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b2:	4b2d      	ldr	r3, [pc, #180]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f003 020c 	and.w	r2, r3, #12
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d1eb      	bne.n	800349c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034c4:	4b27      	ldr	r3, [pc, #156]	@ (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d210      	bcs.n	80034f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d2:	4b24      	ldr	r3, [pc, #144]	@ (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f023 0207 	bic.w	r2, r3, #7
 80034da:	4922      	ldr	r1, [pc, #136]	@ (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	4313      	orrs	r3, r2
 80034e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e2:	4b20      	ldr	r3, [pc, #128]	@ (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0307 	and.w	r3, r3, #7
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d001      	beq.n	80034f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e032      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d008      	beq.n	8003512 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003500:	4b19      	ldr	r3, [pc, #100]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	4916      	ldr	r1, [pc, #88]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800350e:	4313      	orrs	r3, r2
 8003510:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b00      	cmp	r3, #0
 800351c:	d009      	beq.n	8003532 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800351e:	4b12      	ldr	r3, [pc, #72]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	490e      	ldr	r1, [pc, #56]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	4313      	orrs	r3, r2
 8003530:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003532:	f000 f821 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 8003536:	4602      	mov	r2, r0
 8003538:	4b0b      	ldr	r3, [pc, #44]	@ (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	091b      	lsrs	r3, r3, #4
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	490a      	ldr	r1, [pc, #40]	@ (800356c <HAL_RCC_ClockConfig+0x1c8>)
 8003544:	5ccb      	ldrb	r3, [r1, r3]
 8003546:	fa22 f303 	lsr.w	r3, r2, r3
 800354a:	4a09      	ldr	r2, [pc, #36]	@ (8003570 <HAL_RCC_ClockConfig+0x1cc>)
 800354c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800354e:	4b09      	ldr	r3, [pc, #36]	@ (8003574 <HAL_RCC_ClockConfig+0x1d0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f7fd f816 	bl	8000584 <HAL_InitTick>

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	40022000 	.word	0x40022000
 8003568:	40021000 	.word	0x40021000
 800356c:	08007d28 	.word	0x08007d28
 8003570:	20000000 	.word	0x20000000
 8003574:	20000004 	.word	0x20000004

08003578 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003578:	b480      	push	{r7}
 800357a:	b087      	sub	sp, #28
 800357c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	2300      	movs	r3, #0
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	2300      	movs	r3, #0
 800358c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800358e:	2300      	movs	r3, #0
 8003590:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003592:	4b1e      	ldr	r3, [pc, #120]	@ (800360c <HAL_RCC_GetSysClockFreq+0x94>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 030c 	and.w	r3, r3, #12
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d002      	beq.n	80035a8 <HAL_RCC_GetSysClockFreq+0x30>
 80035a2:	2b08      	cmp	r3, #8
 80035a4:	d003      	beq.n	80035ae <HAL_RCC_GetSysClockFreq+0x36>
 80035a6:	e027      	b.n	80035f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035a8:	4b19      	ldr	r3, [pc, #100]	@ (8003610 <HAL_RCC_GetSysClockFreq+0x98>)
 80035aa:	613b      	str	r3, [r7, #16]
      break;
 80035ac:	e027      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	0c9b      	lsrs	r3, r3, #18
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	4a17      	ldr	r2, [pc, #92]	@ (8003614 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035b8:	5cd3      	ldrb	r3, [r2, r3]
 80035ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d010      	beq.n	80035e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035c6:	4b11      	ldr	r3, [pc, #68]	@ (800360c <HAL_RCC_GetSysClockFreq+0x94>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	0c5b      	lsrs	r3, r3, #17
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	4a11      	ldr	r2, [pc, #68]	@ (8003618 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035d2:	5cd3      	ldrb	r3, [r2, r3]
 80035d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003610 <HAL_RCC_GetSysClockFreq+0x98>)
 80035da:	fb03 f202 	mul.w	r2, r3, r2
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	e004      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a0c      	ldr	r2, [pc, #48]	@ (800361c <HAL_RCC_GetSysClockFreq+0xa4>)
 80035ec:	fb02 f303 	mul.w	r3, r2, r3
 80035f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	613b      	str	r3, [r7, #16]
      break;
 80035f6:	e002      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035f8:	4b05      	ldr	r3, [pc, #20]	@ (8003610 <HAL_RCC_GetSysClockFreq+0x98>)
 80035fa:	613b      	str	r3, [r7, #16]
      break;
 80035fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035fe:	693b      	ldr	r3, [r7, #16]
}
 8003600:	4618      	mov	r0, r3
 8003602:	371c      	adds	r7, #28
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	40021000 	.word	0x40021000
 8003610:	007a1200 	.word	0x007a1200
 8003614:	08007d40 	.word	0x08007d40
 8003618:	08007d50 	.word	0x08007d50
 800361c:	003d0900 	.word	0x003d0900

08003620 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003624:	4b02      	ldr	r3, [pc, #8]	@ (8003630 <HAL_RCC_GetHCLKFreq+0x10>)
 8003626:	681b      	ldr	r3, [r3, #0]
}
 8003628:	4618      	mov	r0, r3
 800362a:	46bd      	mov	sp, r7
 800362c:	bc80      	pop	{r7}
 800362e:	4770      	bx	lr
 8003630:	20000000 	.word	0x20000000

08003634 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003638:	f7ff fff2 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 800363c:	4602      	mov	r2, r0
 800363e:	4b05      	ldr	r3, [pc, #20]	@ (8003654 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	0adb      	lsrs	r3, r3, #11
 8003644:	f003 0307 	and.w	r3, r3, #7
 8003648:	4903      	ldr	r1, [pc, #12]	@ (8003658 <HAL_RCC_GetPCLK2Freq+0x24>)
 800364a:	5ccb      	ldrb	r3, [r1, r3]
 800364c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003650:	4618      	mov	r0, r3
 8003652:	bd80      	pop	{r7, pc}
 8003654:	40021000 	.word	0x40021000
 8003658:	08007d38 	.word	0x08007d38

0800365c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003664:	4b0a      	ldr	r3, [pc, #40]	@ (8003690 <RCC_Delay+0x34>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a0a      	ldr	r2, [pc, #40]	@ (8003694 <RCC_Delay+0x38>)
 800366a:	fba2 2303 	umull	r2, r3, r2, r3
 800366e:	0a5b      	lsrs	r3, r3, #9
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	fb02 f303 	mul.w	r3, r2, r3
 8003676:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003678:	bf00      	nop
  }
  while (Delay --);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	1e5a      	subs	r2, r3, #1
 800367e:	60fa      	str	r2, [r7, #12]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d1f9      	bne.n	8003678 <RCC_Delay+0x1c>
}
 8003684:	bf00      	nop
 8003686:	bf00      	nop
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr
 8003690:	20000000 	.word	0x20000000
 8003694:	10624dd3 	.word	0x10624dd3

08003698 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	613b      	str	r3, [r7, #16]
 80036a4:	2300      	movs	r3, #0
 80036a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d07d      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80036b4:	2300      	movs	r3, #0
 80036b6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036b8:	4b4f      	ldr	r3, [pc, #316]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ba:	69db      	ldr	r3, [r3, #28]
 80036bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d10d      	bne.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c4:	4b4c      	ldr	r3, [pc, #304]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	4a4b      	ldr	r2, [pc, #300]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ce:	61d3      	str	r3, [r2, #28]
 80036d0:	4b49      	ldr	r3, [pc, #292]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036d2:	69db      	ldr	r3, [r3, #28]
 80036d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d8:	60bb      	str	r3, [r7, #8]
 80036da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036dc:	2301      	movs	r3, #1
 80036de:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e0:	4b46      	ldr	r3, [pc, #280]	@ (80037fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d118      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ec:	4b43      	ldr	r3, [pc, #268]	@ (80037fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a42      	ldr	r2, [pc, #264]	@ (80037fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f8:	f7fc ff86 	bl	8000608 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fe:	e008      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003700:	f7fc ff82 	bl	8000608 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b64      	cmp	r3, #100	@ 0x64
 800370c:	d901      	bls.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e06d      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003712:	4b3a      	ldr	r3, [pc, #232]	@ (80037fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800371e:	4b36      	ldr	r3, [pc, #216]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003726:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d02e      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	429a      	cmp	r2, r3
 800373a:	d027      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800373c:	4b2e      	ldr	r3, [pc, #184]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003744:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003746:	4b2e      	ldr	r3, [pc, #184]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003748:	2201      	movs	r2, #1
 800374a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800374c:	4b2c      	ldr	r3, [pc, #176]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003752:	4a29      	ldr	r2, [pc, #164]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b00      	cmp	r3, #0
 8003760:	d014      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003762:	f7fc ff51 	bl	8000608 <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003768:	e00a      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376a:	f7fc ff4d 	bl	8000608 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003778:	4293      	cmp	r3, r2
 800377a:	d901      	bls.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e036      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003780:	4b1d      	ldr	r3, [pc, #116]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0ee      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800378c:	4b1a      	ldr	r3, [pc, #104]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	4917      	ldr	r1, [pc, #92]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800379a:	4313      	orrs	r3, r2
 800379c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800379e:	7dfb      	ldrb	r3, [r7, #23]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d105      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037a4:	4b14      	ldr	r3, [pc, #80]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	4a13      	ldr	r2, [pc, #76]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d008      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037bc:	4b0e      	ldr	r3, [pc, #56]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	490b      	ldr	r1, [pc, #44]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0310 	and.w	r3, r3, #16
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d008      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037da:	4b07      	ldr	r3, [pc, #28]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	4904      	ldr	r1, [pc, #16]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3718      	adds	r7, #24
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	40021000 	.word	0x40021000
 80037fc:	40007000 	.word	0x40007000
 8003800:	42420440 	.word	0x42420440

08003804 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b088      	sub	sp, #32
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800380c:	2300      	movs	r3, #0
 800380e:	617b      	str	r3, [r7, #20]
 8003810:	2300      	movs	r3, #0
 8003812:	61fb      	str	r3, [r7, #28]
 8003814:	2300      	movs	r3, #0
 8003816:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003818:	2300      	movs	r3, #0
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	2300      	movs	r3, #0
 800381e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b10      	cmp	r3, #16
 8003824:	d00a      	beq.n	800383c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b10      	cmp	r3, #16
 800382a:	f200 808a 	bhi.w	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d045      	beq.n	80038c0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b02      	cmp	r3, #2
 8003838:	d075      	beq.n	8003926 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800383a:	e082      	b.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800383c:	4b46      	ldr	r3, [pc, #280]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003842:	4b45      	ldr	r3, [pc, #276]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d07b      	beq.n	8003946 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	0c9b      	lsrs	r3, r3, #18
 8003852:	f003 030f 	and.w	r3, r3, #15
 8003856:	4a41      	ldr	r2, [pc, #260]	@ (800395c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003858:	5cd3      	ldrb	r3, [r2, r3]
 800385a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d015      	beq.n	8003892 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003866:	4b3c      	ldr	r3, [pc, #240]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	0c5b      	lsrs	r3, r3, #17
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	4a3b      	ldr	r2, [pc, #236]	@ (8003960 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003872:	5cd3      	ldrb	r3, [r2, r3]
 8003874:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00d      	beq.n	800389c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003880:	4a38      	ldr	r2, [pc, #224]	@ (8003964 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	fbb2 f2f3 	udiv	r2, r2, r3
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	fb02 f303 	mul.w	r3, r2, r3
 800388e:	61fb      	str	r3, [r7, #28]
 8003890:	e004      	b.n	800389c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	4a34      	ldr	r2, [pc, #208]	@ (8003968 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003896:	fb02 f303 	mul.w	r3, r2, r3
 800389a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800389c:	4b2e      	ldr	r3, [pc, #184]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038a8:	d102      	bne.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	61bb      	str	r3, [r7, #24]
      break;
 80038ae:	e04a      	b.n	8003946 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	4a2d      	ldr	r2, [pc, #180]	@ (800396c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038b6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ba:	085b      	lsrs	r3, r3, #1
 80038bc:	61bb      	str	r3, [r7, #24]
      break;
 80038be:	e042      	b.n	8003946 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80038c0:	4b25      	ldr	r3, [pc, #148]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038d0:	d108      	bne.n	80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d003      	beq.n	80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80038dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038e0:	61bb      	str	r3, [r7, #24]
 80038e2:	e01f      	b.n	8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038ee:	d109      	bne.n	8003904 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80038f0:	4b19      	ldr	r3, [pc, #100]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80038fc:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003900:	61bb      	str	r3, [r7, #24]
 8003902:	e00f      	b.n	8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800390a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800390e:	d11c      	bne.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003910:	4b11      	ldr	r3, [pc, #68]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d016      	beq.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800391c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003920:	61bb      	str	r3, [r7, #24]
      break;
 8003922:	e012      	b.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003924:	e011      	b.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003926:	f7ff fe85 	bl	8003634 <HAL_RCC_GetPCLK2Freq>
 800392a:	4602      	mov	r2, r0
 800392c:	4b0a      	ldr	r3, [pc, #40]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	0b9b      	lsrs	r3, r3, #14
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	3301      	adds	r3, #1
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fbb2 f3f3 	udiv	r3, r2, r3
 800393e:	61bb      	str	r3, [r7, #24]
      break;
 8003940:	e004      	b.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003942:	bf00      	nop
 8003944:	e002      	b.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003946:	bf00      	nop
 8003948:	e000      	b.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800394a:	bf00      	nop
    }
  }
  return (frequency);
 800394c:	69bb      	ldr	r3, [r7, #24]
}
 800394e:	4618      	mov	r0, r3
 8003950:	3720      	adds	r7, #32
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	40021000 	.word	0x40021000
 800395c:	08007d54 	.word	0x08007d54
 8003960:	08007d64 	.word	0x08007d64
 8003964:	007a1200 	.word	0x007a1200
 8003968:	003d0900 	.word	0x003d0900
 800396c:	aaaaaaab 	.word	0xaaaaaaab

08003970 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	4638      	mov	r0, r7
 800397a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	bc80      	pop	{r7}
 8003988:	4770      	bx	lr

0800398a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800398a:	b480      	push	{r7}
 800398c:	b085      	sub	sp, #20
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800399a:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800399e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3714      	adds	r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bc80      	pop	{r7}
 80039b4:	4770      	bx	lr

080039b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80039b6:	b480      	push	{r7}
 80039b8:	b085      	sub	sp, #20
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80039be:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80039c2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	43db      	mvns	r3, r3
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	4013      	ands	r3, r2
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3714      	adds	r7, #20
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bc80      	pop	{r7}
 80039e8:	4770      	bx	lr

080039ea <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80039ea:	b480      	push	{r7}
 80039ec:	b083      	sub	sp, #12
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
 80039f2:	460b      	mov	r3, r1
 80039f4:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr

08003a02 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b085      	sub	sp, #20
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	4638      	mov	r0, r7
 8003a0c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3714      	adds	r7, #20
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bc80      	pop	{r7}
 8003a3a:	4770      	bx	lr

08003a3c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b09d      	sub	sp, #116	@ 0x74
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003a46:	2300      	movs	r3, #0
 8003a48:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	4413      	add	r3, r2
 8003a56:	881b      	ldrh	r3, [r3, #0]
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8003a5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a62:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	78db      	ldrb	r3, [r3, #3]
 8003a6a:	2b03      	cmp	r3, #3
 8003a6c:	d81f      	bhi.n	8003aae <USB_ActivateEndpoint+0x72>
 8003a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8003a74 <USB_ActivateEndpoint+0x38>)
 8003a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a74:	08003a85 	.word	0x08003a85
 8003a78:	08003aa1 	.word	0x08003aa1
 8003a7c:	08003ab7 	.word	0x08003ab7
 8003a80:	08003a93 	.word	0x08003a93
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003a84:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003a88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003a90:	e012      	b.n	8003ab8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003a92:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003a96:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8003a9a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003a9e:	e00b      	b.n	8003ab8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003aa0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003aa4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003aa8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003aac:	e004      	b.n	8003ab8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8003ab4:	e000      	b.n	8003ab8 <USB_ActivateEndpoint+0x7c>
      break;
 8003ab6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	441a      	add	r2, r3
 8003ac2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003ac6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003aca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ace:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	4413      	add	r3, r2
 8003ae4:	881b      	ldrh	r3, [r3, #0]
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003aec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	7812      	ldrb	r2, [r2, #0]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	441a      	add	r2, r3
 8003b06:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8003b0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	7b1b      	ldrb	r3, [r3, #12]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f040 8178 	bne.w	8003e18 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	785b      	ldrb	r3, [r3, #1]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 8084 	beq.w	8003c3a <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	61bb      	str	r3, [r7, #24]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	461a      	mov	r2, r3
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	4413      	add	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	011a      	lsls	r2, r3, #4
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	4413      	add	r3, r2
 8003b50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003b54:	617b      	str	r3, [r7, #20]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	88db      	ldrh	r3, [r3, #6]
 8003b5a:	085b      	lsrs	r3, r3, #1
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	4413      	add	r3, r2
 8003b70:	881b      	ldrh	r3, [r3, #0]
 8003b72:	827b      	strh	r3, [r7, #18]
 8003b74:	8a7b      	ldrh	r3, [r7, #18]
 8003b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d01b      	beq.n	8003bb6 <USB_ActivateEndpoint+0x17a>
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	881b      	ldrh	r3, [r3, #0]
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b94:	823b      	strh	r3, [r7, #16]
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	441a      	add	r2, r3
 8003ba0:	8a3b      	ldrh	r3, [r7, #16]
 8003ba2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ba6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	78db      	ldrb	r3, [r3, #3]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d020      	beq.n	8003c00 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4413      	add	r3, r2
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bd4:	81bb      	strh	r3, [r7, #12]
 8003bd6:	89bb      	ldrh	r3, [r7, #12]
 8003bd8:	f083 0320 	eor.w	r3, r3, #32
 8003bdc:	81bb      	strh	r3, [r7, #12]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	441a      	add	r2, r3
 8003be8:	89bb      	ldrh	r3, [r7, #12]
 8003bea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003bee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003bf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	8013      	strh	r3, [r2, #0]
 8003bfe:	e2d5      	b.n	80041ac <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c16:	81fb      	strh	r3, [r7, #14]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	441a      	add	r2, r3
 8003c22:	89fb      	ldrh	r3, [r7, #14]
 8003c24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	8013      	strh	r3, [r2, #0]
 8003c38:	e2b8      	b.n	80041ac <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	461a      	mov	r2, r3
 8003c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4a:	4413      	add	r3, r2
 8003c4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	011a      	lsls	r2, r3, #4
 8003c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c56:	4413      	add	r3, r2
 8003c58:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8003c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	88db      	ldrh	r3, [r3, #6]
 8003c62:	085b      	lsrs	r3, r3, #1
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c6c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c7e:	4413      	add	r3, r2
 8003c80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	011a      	lsls	r2, r3, #4
 8003c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c8a:	4413      	add	r3, r2
 8003c8c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003c90:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c94:	881b      	ldrh	r3, [r3, #0]
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	801a      	strh	r2, [r3, #0]
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ca8:	d91d      	bls.n	8003ce6 <USB_ActivateEndpoint+0x2aa>
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	f003 031f 	and.w	r3, r3, #31
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d102      	bne.n	8003cc4 <USB_ActivateEndpoint+0x288>
 8003cbe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc6:	881b      	ldrh	r3, [r3, #0]
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	029b      	lsls	r3, r3, #10
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce2:	801a      	strh	r2, [r3, #0]
 8003ce4:	e026      	b.n	8003d34 <USB_ActivateEndpoint+0x2f8>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10a      	bne.n	8003d04 <USB_ActivateEndpoint+0x2c8>
 8003cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf0:	881b      	ldrh	r3, [r3, #0]
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d00:	801a      	strh	r2, [r3, #0]
 8003d02:	e017      	b.n	8003d34 <USB_ActivateEndpoint+0x2f8>
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	085b      	lsrs	r3, r3, #1
 8003d0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d002      	beq.n	8003d1e <USB_ActivateEndpoint+0x2e2>
 8003d18:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	881b      	ldrh	r3, [r3, #0]
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	029b      	lsls	r3, r3, #10
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d32:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	4413      	add	r3, r2
 8003d3e:	881b      	ldrh	r3, [r3, #0]
 8003d40:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003d42:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d01b      	beq.n	8003d84 <USB_ActivateEndpoint+0x348>
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	881b      	ldrh	r3, [r3, #0]
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d62:	843b      	strh	r3, [r7, #32]
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	441a      	add	r2, r3
 8003d6e:	8c3b      	ldrh	r3, [r7, #32]
 8003d70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d124      	bne.n	8003dd6 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	4413      	add	r3, r2
 8003d96:	881b      	ldrh	r3, [r3, #0]
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003da2:	83bb      	strh	r3, [r7, #28]
 8003da4:	8bbb      	ldrh	r3, [r7, #28]
 8003da6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003daa:	83bb      	strh	r3, [r7, #28]
 8003dac:	8bbb      	ldrh	r3, [r7, #28]
 8003dae:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003db2:	83bb      	strh	r3, [r7, #28]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	441a      	add	r2, r3
 8003dbe:	8bbb      	ldrh	r3, [r7, #28]
 8003dc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003dc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003dc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	8013      	strh	r3, [r2, #0]
 8003dd4:	e1ea      	b.n	80041ac <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	4413      	add	r3, r2
 8003de0:	881b      	ldrh	r3, [r3, #0]
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dec:	83fb      	strh	r3, [r7, #30]
 8003dee:	8bfb      	ldrh	r3, [r7, #30]
 8003df0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003df4:	83fb      	strh	r3, [r7, #30]
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	441a      	add	r2, r3
 8003e00:	8bfb      	ldrh	r3, [r7, #30]
 8003e02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	8013      	strh	r3, [r2, #0]
 8003e16:	e1c9      	b.n	80041ac <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	78db      	ldrb	r3, [r3, #3]
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d11e      	bne.n	8003e5e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	881b      	ldrh	r3, [r3, #0]
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e36:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	441a      	add	r2, r3
 8003e44:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8003e48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e50:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8003e54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	8013      	strh	r3, [r2, #0]
 8003e5c:	e01d      	b.n	8003e9a <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	4413      	add	r3, r2
 8003e68:	881b      	ldrh	r3, [r3, #0]
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8003e70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e74:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	441a      	add	r2, r3
 8003e82:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8003e86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003eaa:	4413      	add	r3, r2
 8003eac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	011a      	lsls	r2, r3, #4
 8003eb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003ebc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	891b      	ldrh	r3, [r3, #8]
 8003ec2:	085b      	lsrs	r3, r3, #1
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ecc:	801a      	strh	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	461a      	mov	r2, r3
 8003edc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ede:	4413      	add	r3, r2
 8003ee0:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	011a      	lsls	r2, r3, #4
 8003ee8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eea:	4413      	add	r3, r2
 8003eec:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8003ef0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	895b      	ldrh	r3, [r3, #10]
 8003ef6:	085b      	lsrs	r3, r3, #1
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	005b      	lsls	r3, r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f00:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	785b      	ldrb	r3, [r3, #1]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f040 8093 	bne.w	8004032 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	881b      	ldrh	r3, [r3, #0]
 8003f18:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8003f1c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003f20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d01b      	beq.n	8003f60 <USB_ActivateEndpoint+0x524>
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	881b      	ldrh	r3, [r3, #0]
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f3e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	441a      	add	r2, r3
 8003f4a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003f4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4413      	add	r3, r2
 8003f6a:	881b      	ldrh	r3, [r3, #0]
 8003f6c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8003f6e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d01b      	beq.n	8003fb0 <USB_ActivateEndpoint+0x574>
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	4413      	add	r3, r2
 8003f82:	881b      	ldrh	r3, [r3, #0]
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f8e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	441a      	add	r2, r3
 8003f9a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003f9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fa0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fa4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fa8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	881b      	ldrh	r3, [r3, #0]
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fc6:	873b      	strh	r3, [r7, #56]	@ 0x38
 8003fc8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003fca:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003fce:	873b      	strh	r3, [r7, #56]	@ 0x38
 8003fd0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003fd2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003fd6:	873b      	strh	r3, [r7, #56]	@ 0x38
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	441a      	add	r2, r3
 8003fe2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003fe4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fe8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	881b      	ldrh	r3, [r3, #0]
 8004004:	b29b      	uxth	r3, r3
 8004006:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800400a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800400e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	441a      	add	r2, r3
 800401a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800401c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004020:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004024:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004028:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800402c:	b29b      	uxth	r3, r3
 800402e:	8013      	strh	r3, [r2, #0]
 8004030:	e0bc      	b.n	80041ac <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	4413      	add	r3, r2
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004042:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004046:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d01d      	beq.n	800408a <USB_ActivateEndpoint+0x64e>
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4413      	add	r3, r2
 8004058:	881b      	ldrh	r3, [r3, #0]
 800405a:	b29b      	uxth	r3, r3
 800405c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004060:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004064:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	441a      	add	r2, r3
 8004072:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004076:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800407a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800407e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004086:	b29b      	uxth	r3, r3
 8004088:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	881b      	ldrh	r3, [r3, #0]
 8004096:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800409a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800409e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d01d      	beq.n	80040e2 <USB_ActivateEndpoint+0x6a6>
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4413      	add	r3, r2
 80040b0:	881b      	ldrh	r3, [r3, #0]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040bc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	441a      	add	r2, r3
 80040ca:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80040ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80040de:	b29b      	uxth	r3, r3
 80040e0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	78db      	ldrb	r3, [r3, #3]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d024      	beq.n	8004134 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	881b      	ldrh	r3, [r3, #0]
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004100:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004104:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004108:	f083 0320 	eor.w	r3, r3, #32
 800410c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	441a      	add	r2, r3
 800411a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800411e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004122:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004126:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800412a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800412e:	b29b      	uxth	r3, r3
 8004130:	8013      	strh	r3, [r2, #0]
 8004132:	e01d      	b.n	8004170 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	881b      	ldrh	r3, [r3, #0]
 8004140:	b29b      	uxth	r3, r3
 8004142:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004146:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800414a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	441a      	add	r2, r3
 8004158:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800415c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004160:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004164:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004168:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800416c:	b29b      	uxth	r3, r3
 800416e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	881b      	ldrh	r3, [r3, #0]
 800417c:	b29b      	uxth	r3, r3
 800417e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004186:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	441a      	add	r2, r3
 8004194:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004198:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800419c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80041ac:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3774      	adds	r7, #116	@ 0x74
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bc80      	pop	{r7}
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop

080041bc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80041bc:	b480      	push	{r7}
 80041be:	b08d      	sub	sp, #52	@ 0x34
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	7b1b      	ldrb	r3, [r3, #12]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f040 808e 	bne.w	80042ec <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	785b      	ldrb	r3, [r3, #1]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d044      	beq.n	8004262 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	881b      	ldrh	r3, [r3, #0]
 80041e4:	81bb      	strh	r3, [r7, #12]
 80041e6:	89bb      	ldrh	r3, [r7, #12]
 80041e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d01b      	beq.n	8004228 <USB_DeactivateEndpoint+0x6c>
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	781b      	ldrb	r3, [r3, #0]
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	881b      	ldrh	r3, [r3, #0]
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004206:	817b      	strh	r3, [r7, #10]
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	441a      	add	r2, r3
 8004212:	897b      	ldrh	r3, [r7, #10]
 8004214:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004218:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800421c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004220:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004224:	b29b      	uxth	r3, r3
 8004226:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	4413      	add	r3, r2
 8004232:	881b      	ldrh	r3, [r3, #0]
 8004234:	b29b      	uxth	r3, r3
 8004236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800423a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800423e:	813b      	strh	r3, [r7, #8]
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	441a      	add	r2, r3
 800424a:	893b      	ldrh	r3, [r7, #8]
 800424c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004250:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004254:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004258:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800425c:	b29b      	uxth	r3, r3
 800425e:	8013      	strh	r3, [r2, #0]
 8004260:	e192      	b.n	8004588 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4413      	add	r3, r2
 800426c:	881b      	ldrh	r3, [r3, #0]
 800426e:	827b      	strh	r3, [r7, #18]
 8004270:	8a7b      	ldrh	r3, [r7, #18]
 8004272:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d01b      	beq.n	80042b2 <USB_DeactivateEndpoint+0xf6>
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	4413      	add	r3, r2
 8004284:	881b      	ldrh	r3, [r3, #0]
 8004286:	b29b      	uxth	r3, r3
 8004288:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800428c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004290:	823b      	strh	r3, [r7, #16]
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	441a      	add	r2, r3
 800429c:	8a3b      	ldrh	r3, [r7, #16]
 800429e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	b29b      	uxth	r3, r3
 80042c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042c8:	81fb      	strh	r3, [r7, #14]
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	441a      	add	r2, r3
 80042d4:	89fb      	ldrh	r3, [r7, #14]
 80042d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	8013      	strh	r3, [r2, #0]
 80042ea:	e14d      	b.n	8004588 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	785b      	ldrb	r3, [r3, #1]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f040 80a5 	bne.w	8004440 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4413      	add	r3, r2
 8004300:	881b      	ldrh	r3, [r3, #0]
 8004302:	843b      	strh	r3, [r7, #32]
 8004304:	8c3b      	ldrh	r3, [r7, #32]
 8004306:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d01b      	beq.n	8004346 <USB_DeactivateEndpoint+0x18a>
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4413      	add	r3, r2
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	b29b      	uxth	r3, r3
 800431c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004324:	83fb      	strh	r3, [r7, #30]
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	441a      	add	r2, r3
 8004330:	8bfb      	ldrh	r3, [r7, #30]
 8004332:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004336:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800433a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800433e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004342:	b29b      	uxth	r3, r3
 8004344:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	881b      	ldrh	r3, [r3, #0]
 8004352:	83bb      	strh	r3, [r7, #28]
 8004354:	8bbb      	ldrh	r3, [r7, #28]
 8004356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800435a:	2b00      	cmp	r3, #0
 800435c:	d01b      	beq.n	8004396 <USB_DeactivateEndpoint+0x1da>
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	b29b      	uxth	r3, r3
 800436c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004370:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004374:	837b      	strh	r3, [r7, #26]
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	441a      	add	r2, r3
 8004380:	8b7b      	ldrh	r3, [r7, #26]
 8004382:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004386:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800438a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800438e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004392:	b29b      	uxth	r3, r3
 8004394:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	881b      	ldrh	r3, [r3, #0]
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ac:	833b      	strh	r3, [r7, #24]
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	441a      	add	r2, r3
 80043b8:	8b3b      	ldrh	r3, [r7, #24]
 80043ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043c6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	881b      	ldrh	r3, [r3, #0]
 80043da:	b29b      	uxth	r3, r3
 80043dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043e4:	82fb      	strh	r3, [r7, #22]
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	441a      	add	r2, r3
 80043f0:	8afb      	ldrh	r3, [r7, #22]
 80043f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004402:	b29b      	uxth	r3, r3
 8004404:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	4413      	add	r3, r2
 8004410:	881b      	ldrh	r3, [r3, #0]
 8004412:	b29b      	uxth	r3, r3
 8004414:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004418:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800441c:	82bb      	strh	r3, [r7, #20]
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	441a      	add	r2, r3
 8004428:	8abb      	ldrh	r3, [r7, #20]
 800442a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800442e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004432:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004436:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800443a:	b29b      	uxth	r3, r3
 800443c:	8013      	strh	r3, [r2, #0]
 800443e:	e0a3      	b.n	8004588 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	4413      	add	r3, r2
 800444a:	881b      	ldrh	r3, [r3, #0]
 800444c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800444e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004450:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d01b      	beq.n	8004490 <USB_DeactivateEndpoint+0x2d4>
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	4413      	add	r3, r2
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	b29b      	uxth	r3, r3
 8004466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800446a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800446e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	441a      	add	r2, r3
 800447a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800447c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004480:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004484:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004488:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800448c:	b29b      	uxth	r3, r3
 800448e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	881b      	ldrh	r3, [r3, #0]
 800449c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800449e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80044a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01b      	beq.n	80044e0 <USB_DeactivateEndpoint+0x324>
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4413      	add	r3, r2
 80044b2:	881b      	ldrh	r3, [r3, #0]
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044be:	853b      	strh	r3, [r7, #40]	@ 0x28
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	441a      	add	r2, r3
 80044ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80044cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80044dc:	b29b      	uxth	r3, r3
 80044de:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4413      	add	r3, r2
 80044ea:	881b      	ldrh	r3, [r3, #0]
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	441a      	add	r2, r3
 8004502:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004504:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004508:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800450c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004510:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004514:	b29b      	uxth	r3, r3
 8004516:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4413      	add	r3, r2
 8004522:	881b      	ldrh	r3, [r3, #0]
 8004524:	b29b      	uxth	r3, r3
 8004526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800452a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800452e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	441a      	add	r2, r3
 800453a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800453c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004540:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004544:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004548:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800454c:	b29b      	uxth	r3, r3
 800454e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	4413      	add	r3, r2
 800455a:	881b      	ldrh	r3, [r3, #0]
 800455c:	b29b      	uxth	r3, r3
 800455e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004566:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	441a      	add	r2, r3
 8004572:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004574:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004578:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800457c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004580:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004584:	b29b      	uxth	r3, r3
 8004586:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3734      	adds	r7, #52	@ 0x34
 800458e:	46bd      	mov	sp, r7
 8004590:	bc80      	pop	{r7}
 8004592:	4770      	bx	lr

08004594 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b0c2      	sub	sp, #264	@ 0x108
 8004598:	af00      	add	r7, sp, #0
 800459a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800459e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80045a2:	6018      	str	r0, [r3, #0]
 80045a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80045a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80045ac:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80045ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80045b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	785b      	ldrb	r3, [r3, #1]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	f040 86b7 	bne.w	800532e <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80045c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80045c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	699a      	ldr	r2, [r3, #24]
 80045cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80045d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d908      	bls.n	80045ee <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80045dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80045e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80045ec:	e007      	b.n	80045fe <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80045ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80045f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80045fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004602:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	7b1b      	ldrb	r3, [r3, #12]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d13a      	bne.n	8004684 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800460e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004612:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6959      	ldr	r1, [r3, #20]
 800461a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800461e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	88da      	ldrh	r2, [r3, #6]
 8004626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800462a:	b29b      	uxth	r3, r3
 800462c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004630:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004634:	6800      	ldr	r0, [r0, #0]
 8004636:	f001 fc9c 	bl	8005f72 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800463a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800463e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	613b      	str	r3, [r7, #16]
 8004646:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800464a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004654:	b29b      	uxth	r3, r3
 8004656:	461a      	mov	r2, r3
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	4413      	add	r3, r2
 800465c:	613b      	str	r3, [r7, #16]
 800465e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004662:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	011a      	lsls	r2, r3, #4
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4413      	add	r3, r2
 8004670:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	801a      	strh	r2, [r3, #0]
 8004680:	f000 be1f 	b.w	80052c2 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004684:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004688:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	78db      	ldrb	r3, [r3, #3]
 8004690:	2b02      	cmp	r3, #2
 8004692:	f040 8462 	bne.w	8004f5a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004696:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800469a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6a1a      	ldr	r2, [r3, #32]
 80046a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	f240 83df 	bls.w	8004e72 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80046b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046da:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80046de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	441a      	add	r2, r3
 80046f8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80046fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004700:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004704:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800470c:	b29b      	uxth	r3, r3
 800470e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004710:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004714:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6a1a      	ldr	r2, [r3, #32]
 800471c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004720:	1ad2      	subs	r2, r2, r3
 8004722:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004726:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800472e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004732:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800473c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	881b      	ldrh	r3, [r3, #0]
 800474a:	b29b      	uxth	r3, r3
 800474c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004750:	2b00      	cmp	r3, #0
 8004752:	f000 81c7 	beq.w	8004ae4 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004756:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800475a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	633b      	str	r3, [r7, #48]	@ 0x30
 8004762:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004766:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	785b      	ldrb	r3, [r3, #1]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d177      	bne.n	8004862 <USB_EPStartXfer+0x2ce>
 8004772:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004776:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800477e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004782:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800478c:	b29b      	uxth	r3, r3
 800478e:	461a      	mov	r2, r3
 8004790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004792:	4413      	add	r3, r2
 8004794:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004796:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800479a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	011a      	lsls	r2, r3, #4
 80047a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a6:	4413      	add	r3, r2
 80047a8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80047ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047b8:	b29a      	uxth	r2, r3
 80047ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047bc:	801a      	strh	r2, [r3, #0]
 80047be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80047c4:	d921      	bls.n	800480a <USB_EPStartXfer+0x276>
 80047c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047ca:	095b      	lsrs	r3, r3, #5
 80047cc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80047d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047d4:	f003 031f 	and.w	r3, r3, #31
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d104      	bne.n	80047e6 <USB_EPStartXfer+0x252>
 80047dc:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80047e0:	3b01      	subs	r3, #1
 80047e2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80047e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	029b      	lsls	r3, r3, #10
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	4313      	orrs	r3, r2
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004802:	b29a      	uxth	r2, r3
 8004804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004806:	801a      	strh	r2, [r3, #0]
 8004808:	e050      	b.n	80048ac <USB_EPStartXfer+0x318>
 800480a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10a      	bne.n	8004828 <USB_EPStartXfer+0x294>
 8004812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004814:	881b      	ldrh	r3, [r3, #0]
 8004816:	b29b      	uxth	r3, r3
 8004818:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800481c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004820:	b29a      	uxth	r2, r3
 8004822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004824:	801a      	strh	r2, [r3, #0]
 8004826:	e041      	b.n	80048ac <USB_EPStartXfer+0x318>
 8004828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800482c:	085b      	lsrs	r3, r3, #1
 800482e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d004      	beq.n	8004848 <USB_EPStartXfer+0x2b4>
 800483e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004842:	3301      	adds	r3, #1
 8004844:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	881b      	ldrh	r3, [r3, #0]
 800484c:	b29a      	uxth	r2, r3
 800484e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004852:	b29b      	uxth	r3, r3
 8004854:	029b      	lsls	r3, r3, #10
 8004856:	b29b      	uxth	r3, r3
 8004858:	4313      	orrs	r3, r2
 800485a:	b29a      	uxth	r2, r3
 800485c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485e:	801a      	strh	r2, [r3, #0]
 8004860:	e024      	b.n	80048ac <USB_EPStartXfer+0x318>
 8004862:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004866:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	785b      	ldrb	r3, [r3, #1]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d11c      	bne.n	80048ac <USB_EPStartXfer+0x318>
 8004872:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004876:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004880:	b29b      	uxth	r3, r3
 8004882:	461a      	mov	r2, r3
 8004884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004886:	4413      	add	r3, r2
 8004888:	633b      	str	r3, [r7, #48]	@ 0x30
 800488a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800488e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	011a      	lsls	r2, r3, #4
 8004898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489a:	4413      	add	r3, r2
 800489c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80048a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80048ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80048b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	895b      	ldrh	r3, [r3, #10]
 80048b8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80048bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80048c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	6959      	ldr	r1, [r3, #20]
 80048c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80048d2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80048d6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80048da:	6800      	ldr	r0, [r0, #0]
 80048dc:	f001 fb49 	bl	8005f72 <USB_WritePMA>
            ep->xfer_buff += len;
 80048e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80048e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	695a      	ldr	r2, [r3, #20]
 80048ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048f0:	441a      	add	r2, r3
 80048f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80048f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80048fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004902:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6a1a      	ldr	r2, [r3, #32]
 800490a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800490e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	429a      	cmp	r2, r3
 8004918:	d90f      	bls.n	800493a <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800491a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800491e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6a1a      	ldr	r2, [r3, #32]
 8004926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800492a:	1ad2      	subs	r2, r2, r3
 800492c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004930:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	621a      	str	r2, [r3, #32]
 8004938:	e00e      	b.n	8004958 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800493a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800493e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800494a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800494e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2200      	movs	r2, #0
 8004956:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004958:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800495c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	785b      	ldrb	r3, [r3, #1]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d177      	bne.n	8004a58 <USB_EPStartXfer+0x4c4>
 8004968:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800496c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	61bb      	str	r3, [r7, #24]
 8004974:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004978:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004982:	b29b      	uxth	r3, r3
 8004984:	461a      	mov	r2, r3
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	4413      	add	r3, r2
 800498a:	61bb      	str	r3, [r7, #24]
 800498c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004990:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	011a      	lsls	r2, r3, #4
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	4413      	add	r3, r2
 800499e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80049a2:	617b      	str	r3, [r7, #20]
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	881b      	ldrh	r3, [r3, #0]
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	801a      	strh	r2, [r3, #0]
 80049b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80049ba:	d921      	bls.n	8004a00 <USB_EPStartXfer+0x46c>
 80049bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80049c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049ca:	f003 031f 	and.w	r3, r3, #31
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d104      	bne.n	80049dc <USB_EPStartXfer+0x448>
 80049d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049d6:	3b01      	subs	r3, #1
 80049d8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	881b      	ldrh	r3, [r3, #0]
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	029b      	lsls	r3, r3, #10
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	4313      	orrs	r3, r2
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	801a      	strh	r2, [r3, #0]
 80049fe:	e056      	b.n	8004aae <USB_EPStartXfer+0x51a>
 8004a00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d10a      	bne.n	8004a1e <USB_EPStartXfer+0x48a>
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	881b      	ldrh	r3, [r3, #0]
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	801a      	strh	r2, [r3, #0]
 8004a1c:	e047      	b.n	8004aae <USB_EPStartXfer+0x51a>
 8004a1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a22:	085b      	lsrs	r3, r3, #1
 8004a24:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004a28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d004      	beq.n	8004a3e <USB_EPStartXfer+0x4aa>
 8004a34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a38:	3301      	adds	r3, #1
 8004a3a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	881b      	ldrh	r3, [r3, #0]
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	029b      	lsls	r3, r3, #10
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	801a      	strh	r2, [r3, #0]
 8004a56:	e02a      	b.n	8004aae <USB_EPStartXfer+0x51a>
 8004a58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	785b      	ldrb	r3, [r3, #1]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d122      	bne.n	8004aae <USB_EPStartXfer+0x51a>
 8004a68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	623b      	str	r3, [r7, #32]
 8004a74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	461a      	mov	r2, r3
 8004a86:	6a3b      	ldr	r3, [r7, #32]
 8004a88:	4413      	add	r3, r2
 8004a8a:	623b      	str	r3, [r7, #32]
 8004a8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	011a      	lsls	r2, r3, #4
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004aa2:	61fb      	str	r3, [r7, #28]
 8004aa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004aae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ab2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	891b      	ldrh	r3, [r3, #8]
 8004aba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004abe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ac2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	6959      	ldr	r1, [r3, #20]
 8004aca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004ad4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004ad8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004adc:	6800      	ldr	r0, [r0, #0]
 8004ade:	f001 fa48 	bl	8005f72 <USB_WritePMA>
 8004ae2:	e3ee      	b.n	80052c2 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004ae4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ae8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	785b      	ldrb	r3, [r3, #1]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d177      	bne.n	8004be4 <USB_EPStartXfer+0x650>
 8004af4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004af8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b14:	4413      	add	r3, r2
 8004b16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	011a      	lsls	r2, r3, #4
 8004b26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b28:	4413      	add	r3, r2
 8004b2a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004b2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b32:	881b      	ldrh	r3, [r3, #0]
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b3e:	801a      	strh	r2, [r3, #0]
 8004b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b44:	2b3e      	cmp	r3, #62	@ 0x3e
 8004b46:	d921      	bls.n	8004b8c <USB_EPStartXfer+0x5f8>
 8004b48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b4c:	095b      	lsrs	r3, r3, #5
 8004b4e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004b52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b56:	f003 031f 	and.w	r3, r3, #31
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d104      	bne.n	8004b68 <USB_EPStartXfer+0x5d4>
 8004b5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004b62:	3b01      	subs	r3, #1
 8004b64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004b68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b6a:	881b      	ldrh	r3, [r3, #0]
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	029b      	lsls	r3, r3, #10
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b88:	801a      	strh	r2, [r3, #0]
 8004b8a:	e056      	b.n	8004c3a <USB_EPStartXfer+0x6a6>
 8004b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d10a      	bne.n	8004baa <USB_EPStartXfer+0x616>
 8004b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b96:	881b      	ldrh	r3, [r3, #0]
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ba6:	801a      	strh	r2, [r3, #0]
 8004ba8:	e047      	b.n	8004c3a <USB_EPStartXfer+0x6a6>
 8004baa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bae:	085b      	lsrs	r3, r3, #1
 8004bb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004bb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bb8:	f003 0301 	and.w	r3, r3, #1
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d004      	beq.n	8004bca <USB_EPStartXfer+0x636>
 8004bc0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004bca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bcc:	881b      	ldrh	r3, [r3, #0]
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	029b      	lsls	r3, r3, #10
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004be0:	801a      	strh	r2, [r3, #0]
 8004be2:	e02a      	b.n	8004c3a <USB_EPStartXfer+0x6a6>
 8004be4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004be8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	785b      	ldrb	r3, [r3, #1]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d122      	bne.n	8004c3a <USB_EPStartXfer+0x6a6>
 8004bf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bf8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	461a      	mov	r2, r3
 8004c12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c14:	4413      	add	r3, r2
 8004c16:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	011a      	lsls	r2, r3, #4
 8004c26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c28:	4413      	add	r3, r2
 8004c2a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004c2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c34:	b29a      	uxth	r2, r3
 8004c36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c38:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004c3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	891b      	ldrh	r3, [r3, #8]
 8004c46:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004c4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6959      	ldr	r1, [r3, #20]
 8004c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004c60:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004c64:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004c68:	6800      	ldr	r0, [r0, #0]
 8004c6a:	f001 f982 	bl	8005f72 <USB_WritePMA>
            ep->xfer_buff += len;
 8004c6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	695a      	ldr	r2, [r3, #20]
 8004c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c7e:	441a      	add	r2, r3
 8004c80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004c8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	6a1a      	ldr	r2, [r3, #32]
 8004c98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d90f      	bls.n	8004cc8 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8004ca8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	6a1a      	ldr	r2, [r3, #32]
 8004cb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb8:	1ad2      	subs	r2, r2, r3
 8004cba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	621a      	str	r2, [r3, #32]
 8004cc6:	e00e      	b.n	8004ce6 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8004cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ccc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8004cd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004ce6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004cf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cf6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	785b      	ldrb	r3, [r3, #1]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d177      	bne.n	8004df2 <USB_EPStartXfer+0x85e>
 8004d02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	461a      	mov	r2, r3
 8004d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d22:	4413      	add	r3, r2
 8004d24:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	011a      	lsls	r2, r3, #4
 8004d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d36:	4413      	add	r3, r2
 8004d38:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004d3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d40:	881b      	ldrh	r3, [r3, #0]
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d4c:	801a      	strh	r2, [r3, #0]
 8004d4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d52:	2b3e      	cmp	r3, #62	@ 0x3e
 8004d54:	d921      	bls.n	8004d9a <USB_EPStartXfer+0x806>
 8004d56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d64:	f003 031f 	and.w	r3, r3, #31
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d104      	bne.n	8004d76 <USB_EPStartXfer+0x7e2>
 8004d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d70:	3b01      	subs	r3, #1
 8004d72:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d78:	881b      	ldrh	r3, [r3, #0]
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	029b      	lsls	r3, r3, #10
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	4313      	orrs	r3, r2
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d96:	801a      	strh	r2, [r3, #0]
 8004d98:	e050      	b.n	8004e3c <USB_EPStartXfer+0x8a8>
 8004d9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10a      	bne.n	8004db8 <USB_EPStartXfer+0x824>
 8004da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004da4:	881b      	ldrh	r3, [r3, #0]
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004db4:	801a      	strh	r2, [r3, #0]
 8004db6:	e041      	b.n	8004e3c <USB_EPStartXfer+0x8a8>
 8004db8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dbc:	085b      	lsrs	r3, r3, #1
 8004dbe:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004dc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d004      	beq.n	8004dd8 <USB_EPStartXfer+0x844>
 8004dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dda:	881b      	ldrh	r3, [r3, #0]
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	029b      	lsls	r3, r3, #10
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	4313      	orrs	r3, r2
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dee:	801a      	strh	r2, [r3, #0]
 8004df0:	e024      	b.n	8004e3c <USB_EPStartXfer+0x8a8>
 8004df2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004df6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	785b      	ldrb	r3, [r3, #1]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d11c      	bne.n	8004e3c <USB_EPStartXfer+0x8a8>
 8004e02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	461a      	mov	r2, r3
 8004e14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e16:	4413      	add	r3, r2
 8004e18:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	011a      	lsls	r2, r3, #4
 8004e28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e2a:	4413      	add	r3, r2
 8004e2c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e3a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004e3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	895b      	ldrh	r3, [r3, #10]
 8004e48:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004e4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	6959      	ldr	r1, [r3, #20]
 8004e58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004e62:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004e66:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004e6a:	6800      	ldr	r0, [r0, #0]
 8004e6c:	f001 f881 	bl	8005f72 <USB_WritePMA>
 8004e70:	e227      	b.n	80052c2 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8004e72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004e82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e86:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	4413      	add	r3, r2
 8004e9c:	881b      	ldrh	r3, [r3, #0]
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004ea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ea8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004eac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004eb0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004eba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	441a      	add	r2, r3
 8004ec6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004eca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ece:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ed2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004ede:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ee2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004eea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004eee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	461a      	mov	r2, r3
 8004efc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004efe:	4413      	add	r3, r2
 8004f00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	011a      	lsls	r2, r3, #4
 8004f10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f12:	4413      	add	r3, r2
 8004f14:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004f18:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004f22:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004f24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	891b      	ldrh	r3, [r3, #8]
 8004f30:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004f34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6959      	ldr	r1, [r3, #20]
 8004f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004f4a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004f4e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004f52:	6800      	ldr	r0, [r0, #0]
 8004f54:	f001 f80d 	bl	8005f72 <USB_WritePMA>
 8004f58:	e1b3      	b.n	80052c2 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8004f5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	6a1a      	ldr	r2, [r3, #32]
 8004f66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f6a:	1ad2      	subs	r2, r2, r3
 8004f6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004f78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f7c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	4413      	add	r3, r2
 8004f92:	881b      	ldrh	r3, [r3, #0]
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f000 80c6 	beq.w	800512c <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004fa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fa4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	673b      	str	r3, [r7, #112]	@ 0x70
 8004fac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	785b      	ldrb	r3, [r3, #1]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d177      	bne.n	80050ac <USB_EPStartXfer+0xb18>
 8004fbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fc0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004fc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fcc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	461a      	mov	r2, r3
 8004fda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004fdc:	4413      	add	r3, r2
 8004fde:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004fe0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fe4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	011a      	lsls	r2, r3, #4
 8004fee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ff0:	4413      	add	r3, r2
 8004ff2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004ff6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ff8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ffa:	881b      	ldrh	r3, [r3, #0]
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005002:	b29a      	uxth	r2, r3
 8005004:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005006:	801a      	strh	r2, [r3, #0]
 8005008:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800500c:	2b3e      	cmp	r3, #62	@ 0x3e
 800500e:	d921      	bls.n	8005054 <USB_EPStartXfer+0xac0>
 8005010:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005014:	095b      	lsrs	r3, r3, #5
 8005016:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800501a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800501e:	f003 031f 	and.w	r3, r3, #31
 8005022:	2b00      	cmp	r3, #0
 8005024:	d104      	bne.n	8005030 <USB_EPStartXfer+0xa9c>
 8005026:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800502a:	3b01      	subs	r3, #1
 800502c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005030:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005032:	881b      	ldrh	r3, [r3, #0]
 8005034:	b29a      	uxth	r2, r3
 8005036:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800503a:	b29b      	uxth	r3, r3
 800503c:	029b      	lsls	r3, r3, #10
 800503e:	b29b      	uxth	r3, r3
 8005040:	4313      	orrs	r3, r2
 8005042:	b29b      	uxth	r3, r3
 8005044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800504c:	b29a      	uxth	r2, r3
 800504e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005050:	801a      	strh	r2, [r3, #0]
 8005052:	e050      	b.n	80050f6 <USB_EPStartXfer+0xb62>
 8005054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10a      	bne.n	8005072 <USB_EPStartXfer+0xade>
 800505c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800505e:	881b      	ldrh	r3, [r3, #0]
 8005060:	b29b      	uxth	r3, r3
 8005062:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005066:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800506a:	b29a      	uxth	r2, r3
 800506c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800506e:	801a      	strh	r2, [r3, #0]
 8005070:	e041      	b.n	80050f6 <USB_EPStartXfer+0xb62>
 8005072:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005076:	085b      	lsrs	r3, r3, #1
 8005078:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800507c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005080:	f003 0301 	and.w	r3, r3, #1
 8005084:	2b00      	cmp	r3, #0
 8005086:	d004      	beq.n	8005092 <USB_EPStartXfer+0xafe>
 8005088:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800508c:	3301      	adds	r3, #1
 800508e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005092:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005094:	881b      	ldrh	r3, [r3, #0]
 8005096:	b29a      	uxth	r2, r3
 8005098:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800509c:	b29b      	uxth	r3, r3
 800509e:	029b      	lsls	r3, r3, #10
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	4313      	orrs	r3, r2
 80050a4:	b29a      	uxth	r2, r3
 80050a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050a8:	801a      	strh	r2, [r3, #0]
 80050aa:	e024      	b.n	80050f6 <USB_EPStartXfer+0xb62>
 80050ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	785b      	ldrb	r3, [r3, #1]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d11c      	bne.n	80050f6 <USB_EPStartXfer+0xb62>
 80050bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	461a      	mov	r2, r3
 80050ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050d0:	4413      	add	r3, r2
 80050d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80050d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	011a      	lsls	r2, r3, #4
 80050e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050e4:	4413      	add	r3, r2
 80050e6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80050ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80050ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050f4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80050f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	895b      	ldrh	r3, [r3, #10]
 8005102:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005106:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800510a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6959      	ldr	r1, [r3, #20]
 8005112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005116:	b29b      	uxth	r3, r3
 8005118:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800511c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005120:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005124:	6800      	ldr	r0, [r0, #0]
 8005126:	f000 ff24 	bl	8005f72 <USB_WritePMA>
 800512a:	e0ca      	b.n	80052c2 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800512c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005130:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	785b      	ldrb	r3, [r3, #1]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d177      	bne.n	800522c <USB_EPStartXfer+0xc98>
 800513c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005140:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005148:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800514c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005156:	b29b      	uxth	r3, r3
 8005158:	461a      	mov	r2, r3
 800515a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800515c:	4413      	add	r3, r2
 800515e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005160:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005164:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	011a      	lsls	r2, r3, #4
 800516e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005170:	4413      	add	r3, r2
 8005172:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005176:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005178:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800517a:	881b      	ldrh	r3, [r3, #0]
 800517c:	b29b      	uxth	r3, r3
 800517e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005182:	b29a      	uxth	r2, r3
 8005184:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005186:	801a      	strh	r2, [r3, #0]
 8005188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800518c:	2b3e      	cmp	r3, #62	@ 0x3e
 800518e:	d921      	bls.n	80051d4 <USB_EPStartXfer+0xc40>
 8005190:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005194:	095b      	lsrs	r3, r3, #5
 8005196:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800519a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800519e:	f003 031f 	and.w	r3, r3, #31
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d104      	bne.n	80051b0 <USB_EPStartXfer+0xc1c>
 80051a6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80051aa:	3b01      	subs	r3, #1
 80051ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80051b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051b2:	881b      	ldrh	r3, [r3, #0]
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	029b      	lsls	r3, r3, #10
 80051be:	b29b      	uxth	r3, r3
 80051c0:	4313      	orrs	r3, r2
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051d0:	801a      	strh	r2, [r3, #0]
 80051d2:	e05c      	b.n	800528e <USB_EPStartXfer+0xcfa>
 80051d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10a      	bne.n	80051f2 <USB_EPStartXfer+0xc5e>
 80051dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051de:	881b      	ldrh	r3, [r3, #0]
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051ee:	801a      	strh	r2, [r3, #0]
 80051f0:	e04d      	b.n	800528e <USB_EPStartXfer+0xcfa>
 80051f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051f6:	085b      	lsrs	r3, r3, #1
 80051f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80051fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005200:	f003 0301 	and.w	r3, r3, #1
 8005204:	2b00      	cmp	r3, #0
 8005206:	d004      	beq.n	8005212 <USB_EPStartXfer+0xc7e>
 8005208:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800520c:	3301      	adds	r3, #1
 800520e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005212:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	b29a      	uxth	r2, r3
 8005218:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800521c:	b29b      	uxth	r3, r3
 800521e:	029b      	lsls	r3, r3, #10
 8005220:	b29b      	uxth	r3, r3
 8005222:	4313      	orrs	r3, r2
 8005224:	b29a      	uxth	r2, r3
 8005226:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005228:	801a      	strh	r2, [r3, #0]
 800522a:	e030      	b.n	800528e <USB_EPStartXfer+0xcfa>
 800522c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005230:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	785b      	ldrb	r3, [r3, #1]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d128      	bne.n	800528e <USB_EPStartXfer+0xcfa>
 800523c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005240:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800524a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800524e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005258:	b29b      	uxth	r3, r3
 800525a:	461a      	mov	r2, r3
 800525c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005260:	4413      	add	r3, r2
 8005262:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005266:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800526a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	011a      	lsls	r2, r3, #4
 8005274:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005278:	4413      	add	r3, r2
 800527a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800527e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005286:	b29a      	uxth	r2, r3
 8005288:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800528c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800528e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005292:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	891b      	ldrh	r3, [r3, #8]
 800529a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800529e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6959      	ldr	r1, [r3, #20]
 80052aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80052b4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80052b8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80052bc:	6800      	ldr	r0, [r0, #0]
 80052be:	f000 fe58 	bl	8005f72 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80052c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	881b      	ldrh	r3, [r3, #0]
 80052de:	b29b      	uxth	r3, r3
 80052e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052e8:	817b      	strh	r3, [r7, #10]
 80052ea:	897b      	ldrh	r3, [r7, #10]
 80052ec:	f083 0310 	eor.w	r3, r3, #16
 80052f0:	817b      	strh	r3, [r7, #10]
 80052f2:	897b      	ldrh	r3, [r7, #10]
 80052f4:	f083 0320 	eor.w	r3, r3, #32
 80052f8:	817b      	strh	r3, [r7, #10]
 80052fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005308:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	441a      	add	r2, r3
 8005314:	897b      	ldrh	r3, [r7, #10]
 8005316:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800531a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800531e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005326:	b29b      	uxth	r3, r3
 8005328:	8013      	strh	r3, [r2, #0]
 800532a:	f000 bcde 	b.w	8005cea <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800532e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005332:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	7b1b      	ldrb	r3, [r3, #12]
 800533a:	2b00      	cmp	r3, #0
 800533c:	f040 80bb 	bne.w	80054b6 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005340:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005344:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699a      	ldr	r2, [r3, #24]
 800534c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005350:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	429a      	cmp	r2, r3
 800535a:	d917      	bls.n	800538c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800535c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005360:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800536c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005370:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	699a      	ldr	r2, [r3, #24]
 8005378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800537c:	1ad2      	subs	r2, r2, r3
 800537e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005382:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	619a      	str	r2, [r3, #24]
 800538a:	e00e      	b.n	80053aa <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800538c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005390:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	699b      	ldr	r3, [r3, #24]
 8005398:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800539c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2200      	movs	r2, #0
 80053a8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80053aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80053b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	461a      	mov	r2, r3
 80053ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80053ce:	4413      	add	r3, r2
 80053d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80053d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	011a      	lsls	r2, r3, #4
 80053e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80053e6:	4413      	add	r3, r2
 80053e8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80053ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80053f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053f4:	881b      	ldrh	r3, [r3, #0]
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053fc:	b29a      	uxth	r2, r3
 80053fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005402:	801a      	strh	r2, [r3, #0]
 8005404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005408:	2b3e      	cmp	r3, #62	@ 0x3e
 800540a:	d924      	bls.n	8005456 <USB_EPStartXfer+0xec2>
 800540c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005410:	095b      	lsrs	r3, r3, #5
 8005412:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800541a:	f003 031f 	and.w	r3, r3, #31
 800541e:	2b00      	cmp	r3, #0
 8005420:	d104      	bne.n	800542c <USB_EPStartXfer+0xe98>
 8005422:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005426:	3b01      	subs	r3, #1
 8005428:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800542c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005430:	881b      	ldrh	r3, [r3, #0]
 8005432:	b29a      	uxth	r2, r3
 8005434:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005438:	b29b      	uxth	r3, r3
 800543a:	029b      	lsls	r3, r3, #10
 800543c:	b29b      	uxth	r3, r3
 800543e:	4313      	orrs	r3, r2
 8005440:	b29b      	uxth	r3, r3
 8005442:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005446:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800544a:	b29a      	uxth	r2, r3
 800544c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005450:	801a      	strh	r2, [r3, #0]
 8005452:	f000 bc10 	b.w	8005c76 <USB_EPStartXfer+0x16e2>
 8005456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10c      	bne.n	8005478 <USB_EPStartXfer+0xee4>
 800545e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	b29b      	uxth	r3, r3
 8005466:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800546a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800546e:	b29a      	uxth	r2, r3
 8005470:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005474:	801a      	strh	r2, [r3, #0]
 8005476:	e3fe      	b.n	8005c76 <USB_EPStartXfer+0x16e2>
 8005478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800547c:	085b      	lsrs	r3, r3, #1
 800547e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d004      	beq.n	8005498 <USB_EPStartXfer+0xf04>
 800548e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005492:	3301      	adds	r3, #1
 8005494:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005498:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800549c:	881b      	ldrh	r3, [r3, #0]
 800549e:	b29a      	uxth	r2, r3
 80054a0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	029b      	lsls	r3, r3, #10
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	4313      	orrs	r3, r2
 80054ac:	b29a      	uxth	r2, r3
 80054ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054b2:	801a      	strh	r2, [r3, #0]
 80054b4:	e3df      	b.n	8005c76 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80054b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	78db      	ldrb	r3, [r3, #3]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	f040 8218 	bne.w	80058f8 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80054c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	785b      	ldrb	r3, [r3, #1]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f040 809d 	bne.w	8005614 <USB_EPStartXfer+0x1080>
 80054da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	461a      	mov	r2, r3
 80054fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054fe:	4413      	add	r3, r2
 8005500:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005504:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005508:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	011a      	lsls	r2, r3, #4
 8005512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005516:	4413      	add	r3, r2
 8005518:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800551c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005520:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005524:	881b      	ldrh	r3, [r3, #0]
 8005526:	b29b      	uxth	r3, r3
 8005528:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800552c:	b29a      	uxth	r2, r3
 800552e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005532:	801a      	strh	r2, [r3, #0]
 8005534:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005538:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	2b3e      	cmp	r3, #62	@ 0x3e
 8005542:	d92b      	bls.n	800559c <USB_EPStartXfer+0x1008>
 8005544:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005548:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	095b      	lsrs	r3, r3, #5
 8005552:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005556:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800555a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	f003 031f 	and.w	r3, r3, #31
 8005566:	2b00      	cmp	r3, #0
 8005568:	d104      	bne.n	8005574 <USB_EPStartXfer+0xfe0>
 800556a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800556e:	3b01      	subs	r3, #1
 8005570:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005574:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005578:	881b      	ldrh	r3, [r3, #0]
 800557a:	b29a      	uxth	r2, r3
 800557c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005580:	b29b      	uxth	r3, r3
 8005582:	029b      	lsls	r3, r3, #10
 8005584:	b29b      	uxth	r3, r3
 8005586:	4313      	orrs	r3, r2
 8005588:	b29b      	uxth	r3, r3
 800558a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800558e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005592:	b29a      	uxth	r2, r3
 8005594:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005598:	801a      	strh	r2, [r3, #0]
 800559a:	e070      	b.n	800567e <USB_EPStartXfer+0x10ea>
 800559c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	691b      	ldr	r3, [r3, #16]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10c      	bne.n	80055c6 <USB_EPStartXfer+0x1032>
 80055ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055b0:	881b      	ldrh	r3, [r3, #0]
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055bc:	b29a      	uxth	r2, r3
 80055be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055c2:	801a      	strh	r2, [r3, #0]
 80055c4:	e05b      	b.n	800567e <USB_EPStartXfer+0x10ea>
 80055c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	085b      	lsrs	r3, r3, #1
 80055d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d004      	beq.n	80055f6 <USB_EPStartXfer+0x1062>
 80055ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055f0:	3301      	adds	r3, #1
 80055f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055fa:	881b      	ldrh	r3, [r3, #0]
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005602:	b29b      	uxth	r3, r3
 8005604:	029b      	lsls	r3, r3, #10
 8005606:	b29b      	uxth	r3, r3
 8005608:	4313      	orrs	r3, r2
 800560a:	b29a      	uxth	r2, r3
 800560c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005610:	801a      	strh	r2, [r3, #0]
 8005612:	e034      	b.n	800567e <USB_EPStartXfer+0x10ea>
 8005614:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005618:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	785b      	ldrb	r3, [r3, #1]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d12c      	bne.n	800567e <USB_EPStartXfer+0x10ea>
 8005624:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005628:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005632:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005636:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005640:	b29b      	uxth	r3, r3
 8005642:	461a      	mov	r2, r3
 8005644:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005648:	4413      	add	r3, r2
 800564a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800564e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005652:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	011a      	lsls	r2, r3, #4
 800565c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005660:	4413      	add	r3, r2
 8005662:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005666:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800566a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800566e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	b29a      	uxth	r2, r3
 8005678:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800567c:	801a      	strh	r2, [r3, #0]
 800567e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005682:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800568c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005690:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	785b      	ldrb	r3, [r3, #1]
 8005698:	2b00      	cmp	r3, #0
 800569a:	f040 809d 	bne.w	80057d8 <USB_EPStartXfer+0x1244>
 800569e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	461a      	mov	r2, r3
 80056be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056c2:	4413      	add	r3, r2
 80056c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	011a      	lsls	r2, r3, #4
 80056d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056da:	4413      	add	r3, r2
 80056dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80056e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056f0:	b29a      	uxth	r2, r3
 80056f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80056f6:	801a      	strh	r2, [r3, #0]
 80056f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	2b3e      	cmp	r3, #62	@ 0x3e
 8005706:	d92b      	bls.n	8005760 <USB_EPStartXfer+0x11cc>
 8005708:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800570c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	095b      	lsrs	r3, r3, #5
 8005716:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800571a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800571e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	f003 031f 	and.w	r3, r3, #31
 800572a:	2b00      	cmp	r3, #0
 800572c:	d104      	bne.n	8005738 <USB_EPStartXfer+0x11a4>
 800572e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005732:	3b01      	subs	r3, #1
 8005734:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005738:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800573c:	881b      	ldrh	r3, [r3, #0]
 800573e:	b29a      	uxth	r2, r3
 8005740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005744:	b29b      	uxth	r3, r3
 8005746:	029b      	lsls	r3, r3, #10
 8005748:	b29b      	uxth	r3, r3
 800574a:	4313      	orrs	r3, r2
 800574c:	b29b      	uxth	r3, r3
 800574e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005752:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005756:	b29a      	uxth	r2, r3
 8005758:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800575c:	801a      	strh	r2, [r3, #0]
 800575e:	e069      	b.n	8005834 <USB_EPStartXfer+0x12a0>
 8005760:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005764:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10c      	bne.n	800578a <USB_EPStartXfer+0x11f6>
 8005770:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005774:	881b      	ldrh	r3, [r3, #0]
 8005776:	b29b      	uxth	r3, r3
 8005778:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800577c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005780:	b29a      	uxth	r2, r3
 8005782:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005786:	801a      	strh	r2, [r3, #0]
 8005788:	e054      	b.n	8005834 <USB_EPStartXfer+0x12a0>
 800578a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800578e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	085b      	lsrs	r3, r3, #1
 8005798:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800579c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d004      	beq.n	80057ba <USB_EPStartXfer+0x1226>
 80057b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057b4:	3301      	adds	r3, #1
 80057b6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80057ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057be:	881b      	ldrh	r3, [r3, #0]
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	029b      	lsls	r3, r3, #10
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	4313      	orrs	r3, r2
 80057ce:	b29a      	uxth	r2, r3
 80057d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057d4:	801a      	strh	r2, [r3, #0]
 80057d6:	e02d      	b.n	8005834 <USB_EPStartXfer+0x12a0>
 80057d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	785b      	ldrb	r3, [r3, #1]
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d125      	bne.n	8005834 <USB_EPStartXfer+0x12a0>
 80057e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	461a      	mov	r2, r3
 80057fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80057fe:	4413      	add	r3, r2
 8005800:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005804:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005808:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	781b      	ldrb	r3, [r3, #0]
 8005810:	011a      	lsls	r2, r3, #4
 8005812:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005816:	4413      	add	r3, r2
 8005818:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800581c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005820:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005824:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	b29a      	uxth	r2, r3
 800582e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005832:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005838:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 8218 	beq.w	8005c76 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005846:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800584a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005854:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	881b      	ldrh	r3, [r3, #0]
 8005862:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005866:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800586a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d005      	beq.n	800587e <USB_EPStartXfer+0x12ea>
 8005872:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587a:	2b00      	cmp	r3, #0
 800587c:	d10d      	bne.n	800589a <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800587e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005882:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005886:	2b00      	cmp	r3, #0
 8005888:	f040 81f5 	bne.w	8005c76 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800588c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005894:	2b00      	cmp	r3, #0
 8005896:	f040 81ee 	bne.w	8005c76 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800589a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800589e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	4413      	add	r3, r2
 80058b4:	881b      	ldrh	r3, [r3, #0]
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058c0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80058c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	441a      	add	r2, r3
 80058de:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80058e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	8013      	strh	r3, [r2, #0]
 80058f6:	e1be      	b.n	8005c76 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80058f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	78db      	ldrb	r3, [r3, #3]
 8005904:	2b01      	cmp	r3, #1
 8005906:	f040 81b4 	bne.w	8005c72 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800590a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800590e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	699a      	ldr	r2, [r3, #24]
 8005916:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800591a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	429a      	cmp	r2, r3
 8005924:	d917      	bls.n	8005956 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8005926:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800592a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8005936:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800593a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699a      	ldr	r2, [r3, #24]
 8005942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005946:	1ad2      	subs	r2, r2, r3
 8005948:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800594c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	619a      	str	r2, [r3, #24]
 8005954:	e00e      	b.n	8005974 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8005956:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800595a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8005966:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800596a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2200      	movs	r2, #0
 8005972:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005974:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005978:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	785b      	ldrb	r3, [r3, #1]
 8005980:	2b00      	cmp	r3, #0
 8005982:	f040 8085 	bne.w	8005a90 <USB_EPStartXfer+0x14fc>
 8005986:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800598a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005998:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	461a      	mov	r2, r3
 80059a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059aa:	4413      	add	r3, r2
 80059ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80059b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	011a      	lsls	r2, r3, #4
 80059be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059c2:	4413      	add	r3, r2
 80059c4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80059c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80059d0:	881b      	ldrh	r3, [r3, #0]
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059d8:	b29a      	uxth	r2, r3
 80059da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80059de:	801a      	strh	r2, [r3, #0]
 80059e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80059e6:	d923      	bls.n	8005a30 <USB_EPStartXfer+0x149c>
 80059e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ec:	095b      	lsrs	r3, r3, #5
 80059ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80059f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059f6:	f003 031f 	and.w	r3, r3, #31
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d104      	bne.n	8005a08 <USB_EPStartXfer+0x1474>
 80059fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a02:	3b01      	subs	r3, #1
 8005a04:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005a08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005a0c:	881b      	ldrh	r3, [r3, #0]
 8005a0e:	b29a      	uxth	r2, r3
 8005a10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	029b      	lsls	r3, r3, #10
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005a2c:	801a      	strh	r2, [r3, #0]
 8005a2e:	e060      	b.n	8005af2 <USB_EPStartXfer+0x155e>
 8005a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10c      	bne.n	8005a52 <USB_EPStartXfer+0x14be>
 8005a38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005a3c:	881b      	ldrh	r3, [r3, #0]
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a48:	b29a      	uxth	r2, r3
 8005a4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005a4e:	801a      	strh	r2, [r3, #0]
 8005a50:	e04f      	b.n	8005af2 <USB_EPStartXfer+0x155e>
 8005a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a56:	085b      	lsrs	r3, r3, #1
 8005a58:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a60:	f003 0301 	and.w	r3, r3, #1
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d004      	beq.n	8005a72 <USB_EPStartXfer+0x14de>
 8005a68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005a72:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005a76:	881b      	ldrh	r3, [r3, #0]
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	029b      	lsls	r3, r3, #10
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	4313      	orrs	r3, r2
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005a8c:	801a      	strh	r2, [r3, #0]
 8005a8e:	e030      	b.n	8005af2 <USB_EPStartXfer+0x155e>
 8005a90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	785b      	ldrb	r3, [r3, #1]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d128      	bne.n	8005af2 <USB_EPStartXfer+0x155e>
 8005aa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aa4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005aae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ab2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	461a      	mov	r2, r3
 8005ac0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ac4:	4413      	add	r3, r2
 8005ac6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005aca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ace:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	011a      	lsls	r2, r3, #4
 8005ad8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005adc:	4413      	add	r3, r2
 8005ade:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005ae2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005af0:	801a      	strh	r2, [r3, #0]
 8005af2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005af6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	785b      	ldrb	r3, [r3, #1]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f040 8085 	bne.w	8005c1c <USB_EPStartXfer+0x1688>
 8005b12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005b20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	461a      	mov	r2, r3
 8005b32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005b36:	4413      	add	r3, r2
 8005b38:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005b3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	011a      	lsls	r2, r3, #4
 8005b4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005b4e:	4413      	add	r3, r2
 8005b50:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005b54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b5c:	881b      	ldrh	r3, [r3, #0]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b6a:	801a      	strh	r2, [r3, #0]
 8005b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b70:	2b3e      	cmp	r3, #62	@ 0x3e
 8005b72:	d923      	bls.n	8005bbc <USB_EPStartXfer+0x1628>
 8005b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b78:	095b      	lsrs	r3, r3, #5
 8005b7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b82:	f003 031f 	and.w	r3, r3, #31
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d104      	bne.n	8005b94 <USB_EPStartXfer+0x1600>
 8005b8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b98:	881b      	ldrh	r3, [r3, #0]
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	029b      	lsls	r3, r3, #10
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005bb8:	801a      	strh	r2, [r3, #0]
 8005bba:	e05c      	b.n	8005c76 <USB_EPStartXfer+0x16e2>
 8005bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d10c      	bne.n	8005bde <USB_EPStartXfer+0x164a>
 8005bc4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005bc8:	881b      	ldrh	r3, [r3, #0]
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005bda:	801a      	strh	r2, [r3, #0]
 8005bdc:	e04b      	b.n	8005c76 <USB_EPStartXfer+0x16e2>
 8005bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005be2:	085b      	lsrs	r3, r3, #1
 8005be4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005be8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d004      	beq.n	8005bfe <USB_EPStartXfer+0x166a>
 8005bf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005bfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c02:	881b      	ldrh	r3, [r3, #0]
 8005c04:	b29a      	uxth	r2, r3
 8005c06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	029b      	lsls	r3, r3, #10
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	4313      	orrs	r3, r2
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c18:	801a      	strh	r2, [r3, #0]
 8005c1a:	e02c      	b.n	8005c76 <USB_EPStartXfer+0x16e2>
 8005c1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	785b      	ldrb	r3, [r3, #1]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d124      	bne.n	8005c76 <USB_EPStartXfer+0x16e2>
 8005c2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c42:	4413      	add	r3, r2
 8005c44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005c48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	011a      	lsls	r2, r3, #4
 8005c56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005c6e:	801a      	strh	r2, [r3, #0]
 8005c70:	e001      	b.n	8005c76 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e03a      	b.n	8005cec <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005c76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	4413      	add	r3, r2
 8005c90:	881b      	ldrh	r3, [r3, #0]
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c9c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005ca0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005ca4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005ca8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005cac:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005cb0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005cb4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005cb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cbc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	781b      	ldrb	r3, [r3, #0]
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	441a      	add	r2, r3
 8005cd2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005cd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005cde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ce2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}

08005cf6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	b085      	sub	sp, #20
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
 8005cfe:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	785b      	ldrb	r3, [r3, #1]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d020      	beq.n	8005d4a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	4413      	add	r3, r2
 8005d12:	881b      	ldrh	r3, [r3, #0]
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d1e:	81bb      	strh	r3, [r7, #12]
 8005d20:	89bb      	ldrh	r3, [r7, #12]
 8005d22:	f083 0310 	eor.w	r3, r3, #16
 8005d26:	81bb      	strh	r3, [r7, #12]
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	781b      	ldrb	r3, [r3, #0]
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	441a      	add	r2, r3
 8005d32:	89bb      	ldrh	r3, [r7, #12]
 8005d34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	8013      	strh	r3, [r2, #0]
 8005d48:	e01f      	b.n	8005d8a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4413      	add	r3, r2
 8005d54:	881b      	ldrh	r3, [r3, #0]
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d60:	81fb      	strh	r3, [r7, #14]
 8005d62:	89fb      	ldrh	r3, [r7, #14]
 8005d64:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005d68:	81fb      	strh	r3, [r7, #14]
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	441a      	add	r2, r3
 8005d74:	89fb      	ldrh	r3, [r7, #14]
 8005d76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bc80      	pop	{r7}
 8005d94:	4770      	bx	lr

08005d96 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005d96:	b480      	push	{r7}
 8005d98:	b087      	sub	sp, #28
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
 8005d9e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	7b1b      	ldrb	r3, [r3, #12]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f040 809d 	bne.w	8005ee4 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	785b      	ldrb	r3, [r3, #1]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d04c      	beq.n	8005e4c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4413      	add	r3, r2
 8005dbc:	881b      	ldrh	r3, [r3, #0]
 8005dbe:	823b      	strh	r3, [r7, #16]
 8005dc0:	8a3b      	ldrh	r3, [r7, #16]
 8005dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d01b      	beq.n	8005e02 <USB_EPClearStall+0x6c>
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4413      	add	r3, r2
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005de0:	81fb      	strh	r3, [r7, #14]
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	441a      	add	r2, r3
 8005dec:	89fb      	ldrh	r3, [r7, #14]
 8005dee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005df2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005df6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dfa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	78db      	ldrb	r3, [r3, #3]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d06c      	beq.n	8005ee4 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	4413      	add	r3, r2
 8005e14:	881b      	ldrh	r3, [r3, #0]
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e20:	81bb      	strh	r3, [r7, #12]
 8005e22:	89bb      	ldrh	r3, [r7, #12]
 8005e24:	f083 0320 	eor.w	r3, r3, #32
 8005e28:	81bb      	strh	r3, [r7, #12]
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	441a      	add	r2, r3
 8005e34:	89bb      	ldrh	r3, [r7, #12]
 8005e36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	8013      	strh	r3, [r2, #0]
 8005e4a:	e04b      	b.n	8005ee4 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	4413      	add	r3, r2
 8005e56:	881b      	ldrh	r3, [r3, #0]
 8005e58:	82fb      	strh	r3, [r7, #22]
 8005e5a:	8afb      	ldrh	r3, [r7, #22]
 8005e5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d01b      	beq.n	8005e9c <USB_EPClearStall+0x106>
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4413      	add	r3, r2
 8005e6e:	881b      	ldrh	r3, [r3, #0]
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e7a:	82bb      	strh	r3, [r7, #20]
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	441a      	add	r2, r3
 8005e86:	8abb      	ldrh	r3, [r7, #20]
 8005e88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	4413      	add	r3, r2
 8005ea6:	881b      	ldrh	r3, [r3, #0]
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eb2:	827b      	strh	r3, [r7, #18]
 8005eb4:	8a7b      	ldrh	r3, [r7, #18]
 8005eb6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005eba:	827b      	strh	r3, [r7, #18]
 8005ebc:	8a7b      	ldrh	r3, [r7, #18]
 8005ebe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005ec2:	827b      	strh	r3, [r7, #18]
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	441a      	add	r2, r3
 8005ece:	8a7b      	ldrh	r3, [r7, #18]
 8005ed0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ed4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ed8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005edc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	371c      	adds	r7, #28
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr

08005ef0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	460b      	mov	r3, r1
 8005efa:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005efc:	78fb      	ldrb	r3, [r7, #3]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d103      	bne.n	8005f0a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2280      	movs	r2, #128	@ 0x80
 8005f06:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bc80      	pop	{r7}
 8005f14:	4770      	bx	lr

08005f16 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bc80      	pop	{r7}
 8005f28:	4770      	bx	lr

08005f2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b083      	sub	sp, #12
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005f32:	2300      	movs	r3, #0
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bc80      	pop	{r7}
 8005f3c:	4770      	bx	lr

08005f3e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8005f3e:	b480      	push	{r7}
 8005f40:	b085      	sub	sp, #20
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005f50:	68fb      	ldr	r3, [r7, #12]
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3714      	adds	r7, #20
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bc80      	pop	{r7}
 8005f5a:	4770      	bx	lr

08005f5c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bc80      	pop	{r7}
 8005f70:	4770      	bx	lr

08005f72 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005f72:	b480      	push	{r7}
 8005f74:	b08b      	sub	sp, #44	@ 0x2c
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	60f8      	str	r0, [r7, #12]
 8005f7a:	60b9      	str	r1, [r7, #8]
 8005f7c:	4611      	mov	r1, r2
 8005f7e:	461a      	mov	r2, r3
 8005f80:	460b      	mov	r3, r1
 8005f82:	80fb      	strh	r3, [r7, #6]
 8005f84:	4613      	mov	r3, r2
 8005f86:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005f88:	88bb      	ldrh	r3, [r7, #4]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	085b      	lsrs	r3, r3, #1
 8005f8e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005f98:	88fb      	ldrh	r3, [r7, #6]
 8005f9a:	005a      	lsls	r2, r3, #1
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fa4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005faa:	e01f      	b.n	8005fec <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	b21b      	sxth	r3, r3
 8005fba:	021b      	lsls	r3, r3, #8
 8005fbc:	b21a      	sxth	r2, r3
 8005fbe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	b21b      	sxth	r3, r3
 8005fc6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8005fc8:	6a3b      	ldr	r3, [r7, #32]
 8005fca:	8a7a      	ldrh	r2, [r7, #18]
 8005fcc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005fce:	6a3b      	ldr	r3, [r7, #32]
 8005fd0:	3302      	adds	r3, #2
 8005fd2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005fd4:	6a3b      	ldr	r3, [r7, #32]
 8005fd6:	3302      	adds	r3, #2
 8005fd8:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	3301      	adds	r3, #1
 8005fde:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1dc      	bne.n	8005fac <USB_WritePMA+0x3a>
  }
}
 8005ff2:	bf00      	nop
 8005ff4:	bf00      	nop
 8005ff6:	372c      	adds	r7, #44	@ 0x2c
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bc80      	pop	{r7}
 8005ffc:	4770      	bx	lr

08005ffe <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b08b      	sub	sp, #44	@ 0x2c
 8006002:	af00      	add	r7, sp, #0
 8006004:	60f8      	str	r0, [r7, #12]
 8006006:	60b9      	str	r1, [r7, #8]
 8006008:	4611      	mov	r1, r2
 800600a:	461a      	mov	r2, r3
 800600c:	460b      	mov	r3, r1
 800600e:	80fb      	strh	r3, [r7, #6]
 8006010:	4613      	mov	r3, r2
 8006012:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006014:	88bb      	ldrh	r3, [r7, #4]
 8006016:	085b      	lsrs	r3, r3, #1
 8006018:	b29b      	uxth	r3, r3
 800601a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006024:	88fb      	ldrh	r3, [r7, #6]
 8006026:	005a      	lsls	r2, r3, #1
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	4413      	add	r3, r2
 800602c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006030:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	627b      	str	r3, [r7, #36]	@ 0x24
 8006036:	e01b      	b.n	8006070 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006038:	6a3b      	ldr	r3, [r7, #32]
 800603a:	881b      	ldrh	r3, [r3, #0]
 800603c:	b29b      	uxth	r3, r3
 800603e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006040:	6a3b      	ldr	r3, [r7, #32]
 8006042:	3302      	adds	r3, #2
 8006044:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	b2da      	uxtb	r2, r3
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	3301      	adds	r3, #1
 8006052:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	0a1b      	lsrs	r3, r3, #8
 8006058:	b2da      	uxtb	r2, r3
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	3301      	adds	r3, #1
 8006062:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006064:	6a3b      	ldr	r3, [r7, #32]
 8006066:	3302      	adds	r3, #2
 8006068:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800606a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606c:	3b01      	subs	r3, #1
 800606e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1e0      	bne.n	8006038 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006076:	88bb      	ldrh	r3, [r7, #4]
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	b29b      	uxth	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d007      	beq.n	8006092 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006082:	6a3b      	ldr	r3, [r7, #32]
 8006084:	881b      	ldrh	r3, [r3, #0]
 8006086:	b29b      	uxth	r3, r3
 8006088:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	b2da      	uxtb	r2, r3
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	701a      	strb	r2, [r3, #0]
  }
}
 8006092:	bf00      	nop
 8006094:	372c      	adds	r7, #44	@ 0x2c
 8006096:	46bd      	mov	sp, r7
 8006098:	bc80      	pop	{r7}
 800609a:	4770      	bx	lr

0800609c <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	460b      	mov	r3, r1
 80060a6:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 80060a8:	2304      	movs	r3, #4
 80060aa:	2203      	movs	r2, #3
 80060ac:	2181      	movs	r1, #129	@ 0x81
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f001 fc7f 	bl	80079b2 <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  pdev->pClassData = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80060ba:	2010      	movs	r0, #16
 80060bc:	f001 fd8c 	bl	8007bd8 <USBD_static_malloc>
 80060c0:	4602      	mov	r2, r0
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <USBD_HID_Init+0x3a>
  {
    return USBD_FAIL;
 80060d2:	2302      	movs	r3, #2
 80060d4:	e005      	b.n	80060e2 <USBD_HID_Init+0x46>
  }

  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060dc:	2200      	movs	r2, #0
 80060de:	731a      	strb	r2, [r3, #12]

  return USBD_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3708      	adds	r7, #8
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}

080060ea <USBD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_DeInit(USBD_HandleTypeDef *pdev,
                                uint8_t cfgidx)
{
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b082      	sub	sp, #8
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
 80060f2:	460b      	mov	r3, r1
 80060f4:	70fb      	strb	r3, [r7, #3]
  /* Close HID EPs */
  USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 80060f6:	2181      	movs	r1, #129	@ 0x81
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f001 fc80 	bl	80079fe <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800610a:	2b00      	cmp	r3, #0
 800610c:	d009      	beq.n	8006122 <USBD_HID_DeInit+0x38>
  {
    USBD_free(pdev->pClassData);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006114:	4618      	mov	r0, r3
 8006116:	f001 fd6b 	bl	8007bf0 <USBD_static_free>
    pdev->pClassData = NULL;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return USBD_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3708      	adds	r7, #8
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <USBD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_HID_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b088      	sub	sp, #32
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *) pdev->pClassData;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800613c:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800613e:	2300      	movs	r3, #0
 8006140:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 8006142:	2300      	movs	r3, #0
 8006144:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8006146:	2300      	movs	r3, #0
 8006148:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800614a:	2300      	movs	r3, #0
 800614c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006156:	2b00      	cmp	r3, #0
 8006158:	d045      	beq.n	80061e6 <USBD_HID_Setup+0xba>
 800615a:	2b20      	cmp	r3, #32
 800615c:	f040 80d3 	bne.w	8006306 <USBD_HID_Setup+0x1da>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	785b      	ldrb	r3, [r3, #1]
 8006164:	3b02      	subs	r3, #2
 8006166:	2b09      	cmp	r3, #9
 8006168:	d835      	bhi.n	80061d6 <USBD_HID_Setup+0xaa>
 800616a:	a201      	add	r2, pc, #4	@ (adr r2, 8006170 <USBD_HID_Setup+0x44>)
 800616c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006170:	080061c7 	.word	0x080061c7
 8006174:	080061a7 	.word	0x080061a7
 8006178:	080061d7 	.word	0x080061d7
 800617c:	080061d7 	.word	0x080061d7
 8006180:	080061d7 	.word	0x080061d7
 8006184:	080061d7 	.word	0x080061d7
 8006188:	080061d7 	.word	0x080061d7
 800618c:	080061d7 	.word	0x080061d7
 8006190:	080061b5 	.word	0x080061b5
 8006194:	08006199 	.word	0x08006199
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	885b      	ldrh	r3, [r3, #2]
 800619c:	b2db      	uxtb	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	601a      	str	r2, [r3, #0]
          break;
 80061a4:	e01e      	b.n	80061e4 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	2201      	movs	r2, #1
 80061aa:	4619      	mov	r1, r3
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f001 f941 	bl	8007434 <USBD_CtlSendData>
          break;
 80061b2:	e017      	b.n	80061e4 <USBD_HID_Setup+0xb8>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	885b      	ldrh	r3, [r3, #2]
 80061b8:	0a1b      	lsrs	r3, r3, #8
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	461a      	mov	r2, r3
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	605a      	str	r2, [r3, #4]
          break;
 80061c4:	e00e      	b.n	80061e4 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	3304      	adds	r3, #4
 80061ca:	2201      	movs	r2, #1
 80061cc:	4619      	mov	r1, r3
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f001 f930 	bl	8007434 <USBD_CtlSendData>
          break;
 80061d4:	e006      	b.n	80061e4 <USBD_HID_Setup+0xb8>

        default:
          USBD_CtlError(pdev, req);
 80061d6:	6839      	ldr	r1, [r7, #0]
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f001 f8c1 	bl	8007360 <USBD_CtlError>
          ret = USBD_FAIL;
 80061de:	2302      	movs	r3, #2
 80061e0:	75fb      	strb	r3, [r7, #23]
          break;
 80061e2:	bf00      	nop
      }
      break;
 80061e4:	e096      	b.n	8006314 <USBD_HID_Setup+0x1e8>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	785b      	ldrb	r3, [r3, #1]
 80061ea:	2b0b      	cmp	r3, #11
 80061ec:	f200 8083 	bhi.w	80062f6 <USBD_HID_Setup+0x1ca>
 80061f0:	a201      	add	r2, pc, #4	@ (adr r2, 80061f8 <USBD_HID_Setup+0xcc>)
 80061f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f6:	bf00      	nop
 80061f8:	08006229 	.word	0x08006229
 80061fc:	080062f7 	.word	0x080062f7
 8006200:	080062f7 	.word	0x080062f7
 8006204:	080062f7 	.word	0x080062f7
 8006208:	080062f7 	.word	0x080062f7
 800620c:	080062f7 	.word	0x080062f7
 8006210:	08006251 	.word	0x08006251
 8006214:	080062f7 	.word	0x080062f7
 8006218:	080062f7 	.word	0x080062f7
 800621c:	080062f7 	.word	0x080062f7
 8006220:	080062a9 	.word	0x080062a9
 8006224:	080062d1 	.word	0x080062d1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800622e:	2b03      	cmp	r3, #3
 8006230:	d107      	bne.n	8006242 <USBD_HID_Setup+0x116>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006232:	f107 030e 	add.w	r3, r7, #14
 8006236:	2202      	movs	r2, #2
 8006238:	4619      	mov	r1, r3
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f001 f8fa 	bl	8007434 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006240:	e060      	b.n	8006304 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 8006242:	6839      	ldr	r1, [r7, #0]
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f001 f88b 	bl	8007360 <USBD_CtlError>
            ret = USBD_FAIL;
 800624a:	2302      	movs	r3, #2
 800624c:	75fb      	strb	r3, [r7, #23]
          break;
 800624e:	e059      	b.n	8006304 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == HID_REPORT_DESC)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	885b      	ldrh	r3, [r3, #2]
 8006254:	0a1b      	lsrs	r3, r3, #8
 8006256:	b29b      	uxth	r3, r3
 8006258:	2b22      	cmp	r3, #34	@ 0x22
 800625a:	d108      	bne.n	800626e <USBD_HID_Setup+0x142>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	88db      	ldrh	r3, [r3, #6]
 8006260:	2b46      	cmp	r3, #70	@ 0x46
 8006262:	bf28      	it	cs
 8006264:	2346      	movcs	r3, #70	@ 0x46
 8006266:	83fb      	strh	r3, [r7, #30]
            pbuf = HID_MOUSE_ReportDesc;
 8006268:	4b2d      	ldr	r3, [pc, #180]	@ (8006320 <USBD_HID_Setup+0x1f4>)
 800626a:	61bb      	str	r3, [r7, #24]
 800626c:	e015      	b.n	800629a <USBD_HID_Setup+0x16e>
          }
          else if (req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	885b      	ldrh	r3, [r3, #2]
 8006272:	0a1b      	lsrs	r3, r3, #8
 8006274:	b29b      	uxth	r3, r3
 8006276:	2b21      	cmp	r3, #33	@ 0x21
 8006278:	d108      	bne.n	800628c <USBD_HID_Setup+0x160>
          {
            pbuf = USBD_HID_Desc;
 800627a:	4b2a      	ldr	r3, [pc, #168]	@ (8006324 <USBD_HID_Setup+0x1f8>)
 800627c:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	88db      	ldrh	r3, [r3, #6]
 8006282:	2b09      	cmp	r3, #9
 8006284:	bf28      	it	cs
 8006286:	2309      	movcs	r3, #9
 8006288:	83fb      	strh	r3, [r7, #30]
 800628a:	e006      	b.n	800629a <USBD_HID_Setup+0x16e>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800628c:	6839      	ldr	r1, [r7, #0]
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f001 f866 	bl	8007360 <USBD_CtlError>
            ret = USBD_FAIL;
 8006294:	2302      	movs	r3, #2
 8006296:	75fb      	strb	r3, [r7, #23]
            break;
 8006298:	e034      	b.n	8006304 <USBD_HID_Setup+0x1d8>
          }
          USBD_CtlSendData(pdev, pbuf, len);
 800629a:	8bfb      	ldrh	r3, [r7, #30]
 800629c:	461a      	mov	r2, r3
 800629e:	69b9      	ldr	r1, [r7, #24]
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f001 f8c7 	bl	8007434 <USBD_CtlSendData>
          break;
 80062a6:	e02d      	b.n	8006304 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062ae:	2b03      	cmp	r3, #3
 80062b0:	d107      	bne.n	80062c2 <USBD_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	3308      	adds	r3, #8
 80062b6:	2201      	movs	r2, #1
 80062b8:	4619      	mov	r1, r3
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f001 f8ba 	bl	8007434 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80062c0:	e020      	b.n	8006304 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 80062c2:	6839      	ldr	r1, [r7, #0]
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f001 f84b 	bl	8007360 <USBD_CtlError>
            ret = USBD_FAIL;
 80062ca:	2302      	movs	r3, #2
 80062cc:	75fb      	strb	r3, [r7, #23]
          break;
 80062ce:	e019      	b.n	8006304 <USBD_HID_Setup+0x1d8>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062d6:	2b03      	cmp	r3, #3
 80062d8:	d106      	bne.n	80062e8 <USBD_HID_Setup+0x1bc>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	885b      	ldrh	r3, [r3, #2]
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80062e6:	e00d      	b.n	8006304 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 80062e8:	6839      	ldr	r1, [r7, #0]
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f001 f838 	bl	8007360 <USBD_CtlError>
            ret = USBD_FAIL;
 80062f0:	2302      	movs	r3, #2
 80062f2:	75fb      	strb	r3, [r7, #23]
          break;
 80062f4:	e006      	b.n	8006304 <USBD_HID_Setup+0x1d8>

        default:
          USBD_CtlError(pdev, req);
 80062f6:	6839      	ldr	r1, [r7, #0]
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f001 f831 	bl	8007360 <USBD_CtlError>
          ret = USBD_FAIL;
 80062fe:	2302      	movs	r3, #2
 8006300:	75fb      	strb	r3, [r7, #23]
          break;
 8006302:	bf00      	nop
      }
      break;
 8006304:	e006      	b.n	8006314 <USBD_HID_Setup+0x1e8>

    default:
      USBD_CtlError(pdev, req);
 8006306:	6839      	ldr	r1, [r7, #0]
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f001 f829 	bl	8007360 <USBD_CtlError>
      ret = USBD_FAIL;
 800630e:	2302      	movs	r3, #2
 8006310:	75fb      	strb	r3, [r7, #23]
      break;
 8006312:	bf00      	nop
  }

  return ret;
 8006314:	7dfb      	ldrb	r3, [r7, #23]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3720      	adds	r7, #32
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}
 800631e:	bf00      	nop
 8006320:	200000c8 	.word	0x200000c8
 8006324:	200000b0 	.word	0x200000b0

08006328 <USBD_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef  *pdev,
                            uint8_t *report,
                            uint16_t len)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	4613      	mov	r3, r2
 8006334:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800633c:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006344:	2b03      	cmp	r3, #3
 8006346:	d10c      	bne.n	8006362 <USBD_HID_SendReport+0x3a>
  {
    if (hhid->state == HID_IDLE)
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	7b1b      	ldrb	r3, [r3, #12]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d108      	bne.n	8006362 <USBD_HID_SendReport+0x3a>
    {
      hhid->state = HID_BUSY;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	2201      	movs	r2, #1
 8006354:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev,
 8006356:	88fb      	ldrh	r3, [r7, #6]
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	2181      	movs	r1, #129	@ 0x81
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	f001 fbf5 	bl	8007b4c <USBD_LL_Transmit>
                       HID_EPIN_ADDR,
                       report,
                       len);
    }
  }
  return USBD_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgFSDesc);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2222      	movs	r2, #34	@ 0x22
 8006378:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgFSDesc;
 800637a:	4b03      	ldr	r3, [pc, #12]	@ (8006388 <USBD_HID_GetFSCfgDesc+0x1c>)
}
 800637c:	4618      	mov	r0, r3
 800637e:	370c      	adds	r7, #12
 8006380:	46bd      	mov	sp, r7
 8006382:	bc80      	pop	{r7}
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	20000044 	.word	0x20000044

0800638c <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgHSDesc);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2222      	movs	r2, #34	@ 0x22
 8006398:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgHSDesc;
 800639a:	4b03      	ldr	r3, [pc, #12]	@ (80063a8 <USBD_HID_GetHSCfgDesc+0x1c>)
}
 800639c:	4618      	mov	r0, r3
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bc80      	pop	{r7}
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	20000068 	.word	0x20000068

080063ac <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_OtherSpeedCfgDesc);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2222      	movs	r2, #34	@ 0x22
 80063b8:	801a      	strh	r2, [r3, #0]
  return USBD_HID_OtherSpeedCfgDesc;
 80063ba:	4b03      	ldr	r3, [pc, #12]	@ (80063c8 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80063bc:	4618      	mov	r0, r3
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bc80      	pop	{r7}
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	2000008c 	.word	0x2000008c

080063cc <USBD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_HID_DataIn(USBD_HandleTypeDef *pdev,
                                uint8_t epnum)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	460b      	mov	r3, r1
 80063d6:	70fb      	strb	r3, [r7, #3]

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063de:	2200      	movs	r2, #0
 80063e0:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr
	...

080063f0 <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_DeviceQualifierDesc);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	220a      	movs	r2, #10
 80063fc:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 80063fe:	4b03      	ldr	r3, [pc, #12]	@ (800640c <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8006400:	4618      	mov	r0, r3
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	bc80      	pop	{r7}
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	200000bc 	.word	0x200000bc

08006410 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	4613      	mov	r3, r2
 800641c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d101      	bne.n	8006428 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006424:	2302      	movs	r3, #2
 8006426:	e01a      	b.n	800645e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800642e:	2b00      	cmp	r3, #0
 8006430:	d003      	beq.n	800643a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d003      	beq.n	8006448 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	79fa      	ldrb	r2, [r7, #7]
 8006454:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f001 fa48 	bl	80078ec <USBD_LL_Init>

  return USBD_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006466:	b480      	push	{r7}
 8006468:	b085      	sub	sp, #20
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
 800646e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006470:	2300      	movs	r3, #0
 8006472:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d006      	beq.n	8006488 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8006482:	2300      	movs	r3, #0
 8006484:	73fb      	strb	r3, [r7, #15]
 8006486:	e001      	b.n	800648c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006488:	2302      	movs	r3, #2
 800648a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800648c:	7bfb      	ldrb	r3, [r7, #15]
}
 800648e:	4618      	mov	r0, r3
 8006490:	3714      	adds	r7, #20
 8006492:	46bd      	mov	sp, r7
 8006494:	bc80      	pop	{r7}
 8006496:	4770      	bx	lr

08006498 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f001 fa6b 	bl	800797c <USBD_LL_Start>

  return USBD_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3708      	adds	r7, #8
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	370c      	adds	r7, #12
 80064be:	46bd      	mov	sp, r7
 80064c0:	bc80      	pop	{r7}
 80064c2:	4770      	bx	lr

080064c4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	460b      	mov	r3, r1
 80064ce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80064d0:	2302      	movs	r3, #2
 80064d2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00c      	beq.n	80064f8 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	78fa      	ldrb	r2, [r7, #3]
 80064e8:	4611      	mov	r1, r2
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	4798      	blx	r3
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d101      	bne.n	80064f8 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80064f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b082      	sub	sp, #8
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
 800650a:	460b      	mov	r3, r1
 800650c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	78fa      	ldrb	r2, [r7, #3]
 8006518:	4611      	mov	r1, r2
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	4798      	blx	r3

  return USBD_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006538:	6839      	ldr	r1, [r7, #0]
 800653a:	4618      	mov	r0, r3
 800653c:	f000 fed7 	bl	80072ee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800654e:	461a      	mov	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800655c:	f003 031f 	and.w	r3, r3, #31
 8006560:	2b02      	cmp	r3, #2
 8006562:	d016      	beq.n	8006592 <USBD_LL_SetupStage+0x6a>
 8006564:	2b02      	cmp	r3, #2
 8006566:	d81c      	bhi.n	80065a2 <USBD_LL_SetupStage+0x7a>
 8006568:	2b00      	cmp	r3, #0
 800656a:	d002      	beq.n	8006572 <USBD_LL_SetupStage+0x4a>
 800656c:	2b01      	cmp	r3, #1
 800656e:	d008      	beq.n	8006582 <USBD_LL_SetupStage+0x5a>
 8006570:	e017      	b.n	80065a2 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006578:	4619      	mov	r1, r3
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 f9ca 	bl	8006914 <USBD_StdDevReq>
      break;
 8006580:	e01a      	b.n	80065b8 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006588:	4619      	mov	r1, r3
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f000 fa2c 	bl	80069e8 <USBD_StdItfReq>
      break;
 8006590:	e012      	b.n	80065b8 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006598:	4619      	mov	r1, r3
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 fa6c 	bl	8006a78 <USBD_StdEPReq>
      break;
 80065a0:	e00a      	b.n	80065b8 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80065a8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	4619      	mov	r1, r3
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f001 fa43 	bl	8007a3c <USBD_LL_StallEP>
      break;
 80065b6:	bf00      	nop
  }

  return USBD_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3708      	adds	r7, #8
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}

080065c2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b086      	sub	sp, #24
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	60f8      	str	r0, [r7, #12]
 80065ca:	460b      	mov	r3, r1
 80065cc:	607a      	str	r2, [r7, #4]
 80065ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80065d0:	7afb      	ldrb	r3, [r7, #11]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d14b      	bne.n	800666e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80065dc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80065e4:	2b03      	cmp	r3, #3
 80065e6:	d134      	bne.n	8006652 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	68da      	ldr	r2, [r3, #12]
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d919      	bls.n	8006628 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	1ad2      	subs	r2, r2, r3
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	68da      	ldr	r2, [r3, #12]
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800660a:	429a      	cmp	r2, r3
 800660c:	d203      	bcs.n	8006616 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006612:	b29b      	uxth	r3, r3
 8006614:	e002      	b.n	800661c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800661a:	b29b      	uxth	r3, r3
 800661c:	461a      	mov	r2, r3
 800661e:	6879      	ldr	r1, [r7, #4]
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 ff35 	bl	8007490 <USBD_CtlContinueRx>
 8006626:	e038      	b.n	800669a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800662e:	691b      	ldr	r3, [r3, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00a      	beq.n	800664a <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800663a:	2b03      	cmp	r3, #3
 800663c:	d105      	bne.n	800664a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f000 ff32 	bl	80074b4 <USBD_CtlSendStatus>
 8006650:	e023      	b.n	800669a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006658:	2b05      	cmp	r3, #5
 800665a:	d11e      	bne.n	800669a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006664:	2100      	movs	r1, #0
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f001 f9e8 	bl	8007a3c <USBD_LL_StallEP>
 800666c:	e015      	b.n	800669a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00d      	beq.n	8006696 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8006680:	2b03      	cmp	r3, #3
 8006682:	d108      	bne.n	8006696 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	7afa      	ldrb	r2, [r7, #11]
 800668e:	4611      	mov	r1, r2
 8006690:	68f8      	ldr	r0, [r7, #12]
 8006692:	4798      	blx	r3
 8006694:	e001      	b.n	800669a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006696:	2302      	movs	r3, #2
 8006698:	e000      	b.n	800669c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3718      	adds	r7, #24
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b086      	sub	sp, #24
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	460b      	mov	r3, r1
 80066ae:	607a      	str	r2, [r7, #4]
 80066b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80066b2:	7afb      	ldrb	r3, [r7, #11]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d17f      	bne.n	80067b8 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	3314      	adds	r3, #20
 80066bc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d15c      	bne.n	8006782 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	68da      	ldr	r2, [r3, #12]
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	691b      	ldr	r3, [r3, #16]
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d915      	bls.n	8006700 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	1ad2      	subs	r2, r2, r3
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	461a      	mov	r2, r3
 80066ea:	6879      	ldr	r1, [r7, #4]
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f000 febd 	bl	800746c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80066f2:	2300      	movs	r3, #0
 80066f4:	2200      	movs	r2, #0
 80066f6:	2100      	movs	r1, #0
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f001 fa4a 	bl	8007b92 <USBD_LL_PrepareReceive>
 80066fe:	e04e      	b.n	800679e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	6912      	ldr	r2, [r2, #16]
 8006708:	fbb3 f1f2 	udiv	r1, r3, r2
 800670c:	fb01 f202 	mul.w	r2, r1, r2
 8006710:	1a9b      	subs	r3, r3, r2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d11c      	bne.n	8006750 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	689a      	ldr	r2, [r3, #8]
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800671e:	429a      	cmp	r2, r3
 8006720:	d316      	bcc.n	8006750 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	689a      	ldr	r2, [r3, #8]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800672c:	429a      	cmp	r2, r3
 800672e:	d20f      	bcs.n	8006750 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006730:	2200      	movs	r2, #0
 8006732:	2100      	movs	r1, #0
 8006734:	68f8      	ldr	r0, [r7, #12]
 8006736:	f000 fe99 	bl	800746c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006742:	2300      	movs	r3, #0
 8006744:	2200      	movs	r2, #0
 8006746:	2100      	movs	r1, #0
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f001 fa22 	bl	8007b92 <USBD_LL_PrepareReceive>
 800674e:	e026      	b.n	800679e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d00a      	beq.n	8006772 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006762:	2b03      	cmp	r3, #3
 8006764:	d105      	bne.n	8006772 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	68f8      	ldr	r0, [r7, #12]
 8006770:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006772:	2180      	movs	r1, #128	@ 0x80
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f001 f961 	bl	8007a3c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800677a:	68f8      	ldr	r0, [r7, #12]
 800677c:	f000 fead 	bl	80074da <USBD_CtlReceiveStatus>
 8006780:	e00d      	b.n	800679e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006788:	2b04      	cmp	r3, #4
 800678a:	d004      	beq.n	8006796 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006792:	2b00      	cmp	r3, #0
 8006794:	d103      	bne.n	800679e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006796:	2180      	movs	r1, #128	@ 0x80
 8006798:	68f8      	ldr	r0, [r7, #12]
 800679a:	f001 f94f 	bl	8007a3c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d11d      	bne.n	80067e4 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80067a8:	68f8      	ldr	r0, [r7, #12]
 80067aa:	f7ff fe81 	bl	80064b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80067b6:	e015      	b.n	80067e4 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80067be:	695b      	ldr	r3, [r3, #20]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00d      	beq.n	80067e0 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80067ca:	2b03      	cmp	r3, #3
 80067cc:	d108      	bne.n	80067e0 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	7afa      	ldrb	r2, [r7, #11]
 80067d8:	4611      	mov	r1, r2
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	4798      	blx	r3
 80067de:	e001      	b.n	80067e4 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80067e0:	2302      	movs	r3, #2
 80067e2:	e000      	b.n	80067e6 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3718      	adds	r7, #24
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}

080067ee <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b082      	sub	sp, #8
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80067f6:	2340      	movs	r3, #64	@ 0x40
 80067f8:	2200      	movs	r2, #0
 80067fa:	2100      	movs	r1, #0
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f001 f8d8 	bl	80079b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2201      	movs	r2, #1
 8006806:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2240      	movs	r2, #64	@ 0x40
 800680e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006812:	2340      	movs	r3, #64	@ 0x40
 8006814:	2200      	movs	r2, #0
 8006816:	2180      	movs	r1, #128	@ 0x80
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f001 f8ca 	bl	80079b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2240      	movs	r2, #64	@ 0x40
 8006828:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2201      	movs	r2, #1
 800682e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800684e:	2b00      	cmp	r3, #0
 8006850:	d009      	beq.n	8006866 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	6852      	ldr	r2, [r2, #4]
 800685e:	b2d2      	uxtb	r2, r2
 8006860:	4611      	mov	r1, r2
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	4798      	blx	r3
  }

  return USBD_OK;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3708      	adds	r7, #8
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	460b      	mov	r3, r1
 800687a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	78fa      	ldrb	r2, [r7, #3]
 8006880:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006882:	2300      	movs	r3, #0
}
 8006884:	4618      	mov	r0, r3
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	bc80      	pop	{r7}
 800688c:	4770      	bx	lr

0800688e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800688e:	b480      	push	{r7}
 8006890:	b083      	sub	sp, #12
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2204      	movs	r2, #4
 80068a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bc80      	pop	{r7}
 80068b4:	4770      	bx	lr

080068b6 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b083      	sub	sp, #12
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068c4:	2b04      	cmp	r3, #4
 80068c6:	d105      	bne.n	80068d4 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	bc80      	pop	{r7}
 80068de:	4770      	bx	lr

080068e0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068ee:	2b03      	cmp	r3, #3
 80068f0:	d10b      	bne.n	800690a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d005      	beq.n	800690a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006904:	69db      	ldr	r3, [r3, #28]
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b084      	sub	sp, #16
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800691e:	2300      	movs	r3, #0
 8006920:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800692a:	2b40      	cmp	r3, #64	@ 0x40
 800692c:	d005      	beq.n	800693a <USBD_StdDevReq+0x26>
 800692e:	2b40      	cmp	r3, #64	@ 0x40
 8006930:	d84f      	bhi.n	80069d2 <USBD_StdDevReq+0xbe>
 8006932:	2b00      	cmp	r3, #0
 8006934:	d009      	beq.n	800694a <USBD_StdDevReq+0x36>
 8006936:	2b20      	cmp	r3, #32
 8006938:	d14b      	bne.n	80069d2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	6839      	ldr	r1, [r7, #0]
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	4798      	blx	r3
      break;
 8006948:	e048      	b.n	80069dc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	785b      	ldrb	r3, [r3, #1]
 800694e:	2b09      	cmp	r3, #9
 8006950:	d839      	bhi.n	80069c6 <USBD_StdDevReq+0xb2>
 8006952:	a201      	add	r2, pc, #4	@ (adr r2, 8006958 <USBD_StdDevReq+0x44>)
 8006954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006958:	080069a9 	.word	0x080069a9
 800695c:	080069bd 	.word	0x080069bd
 8006960:	080069c7 	.word	0x080069c7
 8006964:	080069b3 	.word	0x080069b3
 8006968:	080069c7 	.word	0x080069c7
 800696c:	0800698b 	.word	0x0800698b
 8006970:	08006981 	.word	0x08006981
 8006974:	080069c7 	.word	0x080069c7
 8006978:	0800699f 	.word	0x0800699f
 800697c:	08006995 	.word	0x08006995
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006980:	6839      	ldr	r1, [r7, #0]
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 f9dc 	bl	8006d40 <USBD_GetDescriptor>
          break;
 8006988:	e022      	b.n	80069d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800698a:	6839      	ldr	r1, [r7, #0]
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 fb3f 	bl	8007010 <USBD_SetAddress>
          break;
 8006992:	e01d      	b.n	80069d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006994:	6839      	ldr	r1, [r7, #0]
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fb7e 	bl	8007098 <USBD_SetConfig>
          break;
 800699c:	e018      	b.n	80069d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800699e:	6839      	ldr	r1, [r7, #0]
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 fc07 	bl	80071b4 <USBD_GetConfig>
          break;
 80069a6:	e013      	b.n	80069d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80069a8:	6839      	ldr	r1, [r7, #0]
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fc37 	bl	800721e <USBD_GetStatus>
          break;
 80069b0:	e00e      	b.n	80069d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80069b2:	6839      	ldr	r1, [r7, #0]
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f000 fc65 	bl	8007284 <USBD_SetFeature>
          break;
 80069ba:	e009      	b.n	80069d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80069bc:	6839      	ldr	r1, [r7, #0]
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 fc74 	bl	80072ac <USBD_ClrFeature>
          break;
 80069c4:	e004      	b.n	80069d0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80069c6:	6839      	ldr	r1, [r7, #0]
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 fcc9 	bl	8007360 <USBD_CtlError>
          break;
 80069ce:	bf00      	nop
      }
      break;
 80069d0:	e004      	b.n	80069dc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80069d2:	6839      	ldr	r1, [r7, #0]
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 fcc3 	bl	8007360 <USBD_CtlError>
      break;
 80069da:	bf00      	nop
  }

  return ret;
 80069dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop

080069e8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80069f2:	2300      	movs	r3, #0
 80069f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80069fe:	2b40      	cmp	r3, #64	@ 0x40
 8006a00:	d005      	beq.n	8006a0e <USBD_StdItfReq+0x26>
 8006a02:	2b40      	cmp	r3, #64	@ 0x40
 8006a04:	d82e      	bhi.n	8006a64 <USBD_StdItfReq+0x7c>
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <USBD_StdItfReq+0x26>
 8006a0a:	2b20      	cmp	r3, #32
 8006a0c:	d12a      	bne.n	8006a64 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a14:	3b01      	subs	r3, #1
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d81d      	bhi.n	8006a56 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	889b      	ldrh	r3, [r3, #4]
 8006a1e:	b2db      	uxtb	r3, r3
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d813      	bhi.n	8006a4c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	6839      	ldr	r1, [r7, #0]
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	4798      	blx	r3
 8006a32:	4603      	mov	r3, r0
 8006a34:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	88db      	ldrh	r3, [r3, #6]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d110      	bne.n	8006a60 <USBD_StdItfReq+0x78>
 8006a3e:	7bfb      	ldrb	r3, [r7, #15]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d10d      	bne.n	8006a60 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 fd35 	bl	80074b4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006a4a:	e009      	b.n	8006a60 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8006a4c:	6839      	ldr	r1, [r7, #0]
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 fc86 	bl	8007360 <USBD_CtlError>
          break;
 8006a54:	e004      	b.n	8006a60 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8006a56:	6839      	ldr	r1, [r7, #0]
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 fc81 	bl	8007360 <USBD_CtlError>
          break;
 8006a5e:	e000      	b.n	8006a62 <USBD_StdItfReq+0x7a>
          break;
 8006a60:	bf00      	nop
      }
      break;
 8006a62:	e004      	b.n	8006a6e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8006a64:	6839      	ldr	r1, [r7, #0]
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 fc7a 	bl	8007360 <USBD_CtlError>
      break;
 8006a6c:	bf00      	nop
  }

  return USBD_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006a82:	2300      	movs	r3, #0
 8006a84:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	889b      	ldrh	r3, [r3, #4]
 8006a8a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006a94:	2b40      	cmp	r3, #64	@ 0x40
 8006a96:	d007      	beq.n	8006aa8 <USBD_StdEPReq+0x30>
 8006a98:	2b40      	cmp	r3, #64	@ 0x40
 8006a9a:	f200 8146 	bhi.w	8006d2a <USBD_StdEPReq+0x2b2>
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00a      	beq.n	8006ab8 <USBD_StdEPReq+0x40>
 8006aa2:	2b20      	cmp	r3, #32
 8006aa4:	f040 8141 	bne.w	8006d2a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	6839      	ldr	r1, [r7, #0]
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	4798      	blx	r3
      break;
 8006ab6:	e13d      	b.n	8006d34 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006ac0:	2b20      	cmp	r3, #32
 8006ac2:	d10a      	bne.n	8006ada <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	6839      	ldr	r1, [r7, #0]
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	4798      	blx	r3
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	73fb      	strb	r3, [r7, #15]

        return ret;
 8006ad6:	7bfb      	ldrb	r3, [r7, #15]
 8006ad8:	e12d      	b.n	8006d36 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	785b      	ldrb	r3, [r3, #1]
 8006ade:	2b03      	cmp	r3, #3
 8006ae0:	d007      	beq.n	8006af2 <USBD_StdEPReq+0x7a>
 8006ae2:	2b03      	cmp	r3, #3
 8006ae4:	f300 811b 	bgt.w	8006d1e <USBD_StdEPReq+0x2a6>
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d072      	beq.n	8006bd2 <USBD_StdEPReq+0x15a>
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d03a      	beq.n	8006b66 <USBD_StdEPReq+0xee>
 8006af0:	e115      	b.n	8006d1e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d002      	beq.n	8006b02 <USBD_StdEPReq+0x8a>
 8006afc:	2b03      	cmp	r3, #3
 8006afe:	d015      	beq.n	8006b2c <USBD_StdEPReq+0xb4>
 8006b00:	e02b      	b.n	8006b5a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b02:	7bbb      	ldrb	r3, [r7, #14]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00c      	beq.n	8006b22 <USBD_StdEPReq+0xaa>
 8006b08:	7bbb      	ldrb	r3, [r7, #14]
 8006b0a:	2b80      	cmp	r3, #128	@ 0x80
 8006b0c:	d009      	beq.n	8006b22 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006b0e:	7bbb      	ldrb	r3, [r7, #14]
 8006b10:	4619      	mov	r1, r3
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 ff92 	bl	8007a3c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006b18:	2180      	movs	r1, #128	@ 0x80
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 ff8e 	bl	8007a3c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006b20:	e020      	b.n	8006b64 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8006b22:	6839      	ldr	r1, [r7, #0]
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fc1b 	bl	8007360 <USBD_CtlError>
              break;
 8006b2a:	e01b      	b.n	8006b64 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	885b      	ldrh	r3, [r3, #2]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d10e      	bne.n	8006b52 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8006b34:	7bbb      	ldrb	r3, [r7, #14]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00b      	beq.n	8006b52 <USBD_StdEPReq+0xda>
 8006b3a:	7bbb      	ldrb	r3, [r7, #14]
 8006b3c:	2b80      	cmp	r3, #128	@ 0x80
 8006b3e:	d008      	beq.n	8006b52 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	88db      	ldrh	r3, [r3, #6]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d104      	bne.n	8006b52 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006b48:	7bbb      	ldrb	r3, [r7, #14]
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f000 ff75 	bl	8007a3c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 fcae 	bl	80074b4 <USBD_CtlSendStatus>

              break;
 8006b58:	e004      	b.n	8006b64 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8006b5a:	6839      	ldr	r1, [r7, #0]
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 fbff 	bl	8007360 <USBD_CtlError>
              break;
 8006b62:	bf00      	nop
          }
          break;
 8006b64:	e0e0      	b.n	8006d28 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b6c:	2b02      	cmp	r3, #2
 8006b6e:	d002      	beq.n	8006b76 <USBD_StdEPReq+0xfe>
 8006b70:	2b03      	cmp	r3, #3
 8006b72:	d015      	beq.n	8006ba0 <USBD_StdEPReq+0x128>
 8006b74:	e026      	b.n	8006bc4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b76:	7bbb      	ldrb	r3, [r7, #14]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00c      	beq.n	8006b96 <USBD_StdEPReq+0x11e>
 8006b7c:	7bbb      	ldrb	r3, [r7, #14]
 8006b7e:	2b80      	cmp	r3, #128	@ 0x80
 8006b80:	d009      	beq.n	8006b96 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006b82:	7bbb      	ldrb	r3, [r7, #14]
 8006b84:	4619      	mov	r1, r3
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 ff58 	bl	8007a3c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006b8c:	2180      	movs	r1, #128	@ 0x80
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 ff54 	bl	8007a3c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006b94:	e01c      	b.n	8006bd0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8006b96:	6839      	ldr	r1, [r7, #0]
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 fbe1 	bl	8007360 <USBD_CtlError>
              break;
 8006b9e:	e017      	b.n	8006bd0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	885b      	ldrh	r3, [r3, #2]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d112      	bne.n	8006bce <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006ba8:	7bbb      	ldrb	r3, [r7, #14]
 8006baa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d004      	beq.n	8006bbc <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006bb2:	7bbb      	ldrb	r3, [r7, #14]
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 ff5f 	bl	8007a7a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f000 fc79 	bl	80074b4 <USBD_CtlSendStatus>
              }
              break;
 8006bc2:	e004      	b.n	8006bce <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8006bc4:	6839      	ldr	r1, [r7, #0]
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 fbca 	bl	8007360 <USBD_CtlError>
              break;
 8006bcc:	e000      	b.n	8006bd0 <USBD_StdEPReq+0x158>
              break;
 8006bce:	bf00      	nop
          }
          break;
 8006bd0:	e0aa      	b.n	8006d28 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d002      	beq.n	8006be2 <USBD_StdEPReq+0x16a>
 8006bdc:	2b03      	cmp	r3, #3
 8006bde:	d032      	beq.n	8006c46 <USBD_StdEPReq+0x1ce>
 8006be0:	e097      	b.n	8006d12 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006be2:	7bbb      	ldrb	r3, [r7, #14]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d007      	beq.n	8006bf8 <USBD_StdEPReq+0x180>
 8006be8:	7bbb      	ldrb	r3, [r7, #14]
 8006bea:	2b80      	cmp	r3, #128	@ 0x80
 8006bec:	d004      	beq.n	8006bf8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8006bee:	6839      	ldr	r1, [r7, #0]
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 fbb5 	bl	8007360 <USBD_CtlError>
                break;
 8006bf6:	e091      	b.n	8006d1c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bf8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	da0b      	bge.n	8006c18 <USBD_StdEPReq+0x1a0>
 8006c00:	7bbb      	ldrb	r3, [r7, #14]
 8006c02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006c06:	4613      	mov	r3, r2
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	3310      	adds	r3, #16
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	4413      	add	r3, r2
 8006c14:	3304      	adds	r3, #4
 8006c16:	e00b      	b.n	8006c30 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006c18:	7bbb      	ldrb	r3, [r7, #14]
 8006c1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c1e:	4613      	mov	r3, r2
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	4413      	add	r3, r2
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	3304      	adds	r3, #4
 8006c30:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 fbf8 	bl	8007434 <USBD_CtlSendData>
              break;
 8006c44:	e06a      	b.n	8006d1c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006c46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	da11      	bge.n	8006c72 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006c4e:	7bbb      	ldrb	r3, [r7, #14]
 8006c50:	f003 020f 	and.w	r2, r3, #15
 8006c54:	6879      	ldr	r1, [r7, #4]
 8006c56:	4613      	mov	r3, r2
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	4413      	add	r3, r2
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	440b      	add	r3, r1
 8006c60:	3318      	adds	r3, #24
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d117      	bne.n	8006c98 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006c68:	6839      	ldr	r1, [r7, #0]
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 fb78 	bl	8007360 <USBD_CtlError>
                  break;
 8006c70:	e054      	b.n	8006d1c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006c72:	7bbb      	ldrb	r3, [r7, #14]
 8006c74:	f003 020f 	and.w	r2, r3, #15
 8006c78:	6879      	ldr	r1, [r7, #4]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	009b      	lsls	r3, r3, #2
 8006c7e:	4413      	add	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	440b      	add	r3, r1
 8006c84:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d104      	bne.n	8006c98 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006c8e:	6839      	ldr	r1, [r7, #0]
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f000 fb65 	bl	8007360 <USBD_CtlError>
                  break;
 8006c96:	e041      	b.n	8006d1c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	da0b      	bge.n	8006cb8 <USBD_StdEPReq+0x240>
 8006ca0:	7bbb      	ldrb	r3, [r7, #14]
 8006ca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	4413      	add	r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	3310      	adds	r3, #16
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	4413      	add	r3, r2
 8006cb4:	3304      	adds	r3, #4
 8006cb6:	e00b      	b.n	8006cd0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006cb8:	7bbb      	ldrb	r3, [r7, #14]
 8006cba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4413      	add	r3, r2
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	4413      	add	r3, r2
 8006cce:	3304      	adds	r3, #4
 8006cd0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006cd2:	7bbb      	ldrb	r3, [r7, #14]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d002      	beq.n	8006cde <USBD_StdEPReq+0x266>
 8006cd8:	7bbb      	ldrb	r3, [r7, #14]
 8006cda:	2b80      	cmp	r3, #128	@ 0x80
 8006cdc:	d103      	bne.n	8006ce6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	601a      	str	r2, [r3, #0]
 8006ce4:	e00e      	b.n	8006d04 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006ce6:	7bbb      	ldrb	r3, [r7, #14]
 8006ce8:	4619      	mov	r1, r3
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 fee4 	bl	8007ab8 <USBD_LL_IsStallEP>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d003      	beq.n	8006cfe <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	601a      	str	r2, [r3, #0]
 8006cfc:	e002      	b.n	8006d04 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	2200      	movs	r2, #0
 8006d02:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	2202      	movs	r2, #2
 8006d08:	4619      	mov	r1, r3
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 fb92 	bl	8007434 <USBD_CtlSendData>
              break;
 8006d10:	e004      	b.n	8006d1c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8006d12:	6839      	ldr	r1, [r7, #0]
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 fb23 	bl	8007360 <USBD_CtlError>
              break;
 8006d1a:	bf00      	nop
          }
          break;
 8006d1c:	e004      	b.n	8006d28 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8006d1e:	6839      	ldr	r1, [r7, #0]
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 fb1d 	bl	8007360 <USBD_CtlError>
          break;
 8006d26:	bf00      	nop
      }
      break;
 8006d28:	e004      	b.n	8006d34 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8006d2a:	6839      	ldr	r1, [r7, #0]
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fb17 	bl	8007360 <USBD_CtlError>
      break;
 8006d32:	bf00      	nop
  }

  return ret;
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3710      	adds	r7, #16
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
	...

08006d40 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006d52:	2300      	movs	r3, #0
 8006d54:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	885b      	ldrh	r3, [r3, #2]
 8006d5a:	0a1b      	lsrs	r3, r3, #8
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	2b06      	cmp	r3, #6
 8006d62:	f200 8128 	bhi.w	8006fb6 <USBD_GetDescriptor+0x276>
 8006d66:	a201      	add	r2, pc, #4	@ (adr r2, 8006d6c <USBD_GetDescriptor+0x2c>)
 8006d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6c:	08006d89 	.word	0x08006d89
 8006d70:	08006da1 	.word	0x08006da1
 8006d74:	08006de1 	.word	0x08006de1
 8006d78:	08006fb7 	.word	0x08006fb7
 8006d7c:	08006fb7 	.word	0x08006fb7
 8006d80:	08006f57 	.word	0x08006f57
 8006d84:	08006f83 	.word	0x08006f83
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	7c12      	ldrb	r2, [r2, #16]
 8006d94:	f107 0108 	add.w	r1, r7, #8
 8006d98:	4610      	mov	r0, r2
 8006d9a:	4798      	blx	r3
 8006d9c:	60f8      	str	r0, [r7, #12]
      break;
 8006d9e:	e112      	b.n	8006fc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	7c1b      	ldrb	r3, [r3, #16]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d10d      	bne.n	8006dc4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db0:	f107 0208 	add.w	r2, r7, #8
 8006db4:	4610      	mov	r0, r2
 8006db6:	4798      	blx	r3
 8006db8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006dc2:	e100      	b.n	8006fc6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dcc:	f107 0208 	add.w	r2, r7, #8
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	4798      	blx	r3
 8006dd4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	2202      	movs	r2, #2
 8006ddc:	701a      	strb	r2, [r3, #0]
      break;
 8006dde:	e0f2      	b.n	8006fc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	885b      	ldrh	r3, [r3, #2]
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b05      	cmp	r3, #5
 8006de8:	f200 80ac 	bhi.w	8006f44 <USBD_GetDescriptor+0x204>
 8006dec:	a201      	add	r2, pc, #4	@ (adr r2, 8006df4 <USBD_GetDescriptor+0xb4>)
 8006dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df2:	bf00      	nop
 8006df4:	08006e0d 	.word	0x08006e0d
 8006df8:	08006e41 	.word	0x08006e41
 8006dfc:	08006e75 	.word	0x08006e75
 8006e00:	08006ea9 	.word	0x08006ea9
 8006e04:	08006edd 	.word	0x08006edd
 8006e08:	08006f11 	.word	0x08006f11
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d00b      	beq.n	8006e30 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	7c12      	ldrb	r2, [r2, #16]
 8006e24:	f107 0108 	add.w	r1, r7, #8
 8006e28:	4610      	mov	r0, r2
 8006e2a:	4798      	blx	r3
 8006e2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e2e:	e091      	b.n	8006f54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e30:	6839      	ldr	r1, [r7, #0]
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f000 fa94 	bl	8007360 <USBD_CtlError>
            err++;
 8006e38:	7afb      	ldrb	r3, [r7, #11]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	72fb      	strb	r3, [r7, #11]
          break;
 8006e3e:	e089      	b.n	8006f54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d00b      	beq.n	8006e64 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	7c12      	ldrb	r2, [r2, #16]
 8006e58:	f107 0108 	add.w	r1, r7, #8
 8006e5c:	4610      	mov	r0, r2
 8006e5e:	4798      	blx	r3
 8006e60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e62:	e077      	b.n	8006f54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e64:	6839      	ldr	r1, [r7, #0]
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fa7a 	bl	8007360 <USBD_CtlError>
            err++;
 8006e6c:	7afb      	ldrb	r3, [r7, #11]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	72fb      	strb	r3, [r7, #11]
          break;
 8006e72:	e06f      	b.n	8006f54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00b      	beq.n	8006e98 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	7c12      	ldrb	r2, [r2, #16]
 8006e8c:	f107 0108 	add.w	r1, r7, #8
 8006e90:	4610      	mov	r0, r2
 8006e92:	4798      	blx	r3
 8006e94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e96:	e05d      	b.n	8006f54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e98:	6839      	ldr	r1, [r7, #0]
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fa60 	bl	8007360 <USBD_CtlError>
            err++;
 8006ea0:	7afb      	ldrb	r3, [r7, #11]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	72fb      	strb	r3, [r7, #11]
          break;
 8006ea6:	e055      	b.n	8006f54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d00b      	beq.n	8006ecc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	7c12      	ldrb	r2, [r2, #16]
 8006ec0:	f107 0108 	add.w	r1, r7, #8
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	4798      	blx	r3
 8006ec8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006eca:	e043      	b.n	8006f54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ecc:	6839      	ldr	r1, [r7, #0]
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 fa46 	bl	8007360 <USBD_CtlError>
            err++;
 8006ed4:	7afb      	ldrb	r3, [r7, #11]
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	72fb      	strb	r3, [r7, #11]
          break;
 8006eda:	e03b      	b.n	8006f54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006ee2:	695b      	ldr	r3, [r3, #20]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00b      	beq.n	8006f00 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006eee:	695b      	ldr	r3, [r3, #20]
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	7c12      	ldrb	r2, [r2, #16]
 8006ef4:	f107 0108 	add.w	r1, r7, #8
 8006ef8:	4610      	mov	r0, r2
 8006efa:	4798      	blx	r3
 8006efc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006efe:	e029      	b.n	8006f54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 fa2c 	bl	8007360 <USBD_CtlError>
            err++;
 8006f08:	7afb      	ldrb	r3, [r7, #11]
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	72fb      	strb	r3, [r7, #11]
          break;
 8006f0e:	e021      	b.n	8006f54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006f16:	699b      	ldr	r3, [r3, #24]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00b      	beq.n	8006f34 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006f22:	699b      	ldr	r3, [r3, #24]
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	7c12      	ldrb	r2, [r2, #16]
 8006f28:	f107 0108 	add.w	r1, r7, #8
 8006f2c:	4610      	mov	r0, r2
 8006f2e:	4798      	blx	r3
 8006f30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f32:	e00f      	b.n	8006f54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f34:	6839      	ldr	r1, [r7, #0]
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 fa12 	bl	8007360 <USBD_CtlError>
            err++;
 8006f3c:	7afb      	ldrb	r3, [r7, #11]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	72fb      	strb	r3, [r7, #11]
          break;
 8006f42:	e007      	b.n	8006f54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006f44:	6839      	ldr	r1, [r7, #0]
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 fa0a 	bl	8007360 <USBD_CtlError>
          err++;
 8006f4c:	7afb      	ldrb	r3, [r7, #11]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006f52:	e038      	b.n	8006fc6 <USBD_GetDescriptor+0x286>
 8006f54:	e037      	b.n	8006fc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	7c1b      	ldrb	r3, [r3, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d109      	bne.n	8006f72 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f66:	f107 0208 	add.w	r2, r7, #8
 8006f6a:	4610      	mov	r0, r2
 8006f6c:	4798      	blx	r3
 8006f6e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f70:	e029      	b.n	8006fc6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006f72:	6839      	ldr	r1, [r7, #0]
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 f9f3 	bl	8007360 <USBD_CtlError>
        err++;
 8006f7a:	7afb      	ldrb	r3, [r7, #11]
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	72fb      	strb	r3, [r7, #11]
      break;
 8006f80:	e021      	b.n	8006fc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	7c1b      	ldrb	r3, [r3, #16]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10d      	bne.n	8006fa6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f92:	f107 0208 	add.w	r2, r7, #8
 8006f96:	4610      	mov	r0, r2
 8006f98:	4798      	blx	r3
 8006f9a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	2207      	movs	r2, #7
 8006fa2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006fa4:	e00f      	b.n	8006fc6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006fa6:	6839      	ldr	r1, [r7, #0]
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 f9d9 	bl	8007360 <USBD_CtlError>
        err++;
 8006fae:	7afb      	ldrb	r3, [r7, #11]
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	72fb      	strb	r3, [r7, #11]
      break;
 8006fb4:	e007      	b.n	8006fc6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006fb6:	6839      	ldr	r1, [r7, #0]
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 f9d1 	bl	8007360 <USBD_CtlError>
      err++;
 8006fbe:	7afb      	ldrb	r3, [r7, #11]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	72fb      	strb	r3, [r7, #11]
      break;
 8006fc4:	bf00      	nop
  }

  if (err != 0U)
 8006fc6:	7afb      	ldrb	r3, [r7, #11]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d11c      	bne.n	8007006 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006fcc:	893b      	ldrh	r3, [r7, #8]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d011      	beq.n	8006ff6 <USBD_GetDescriptor+0x2b6>
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	88db      	ldrh	r3, [r3, #6]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d00d      	beq.n	8006ff6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	88da      	ldrh	r2, [r3, #6]
 8006fde:	893b      	ldrh	r3, [r7, #8]
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	bf28      	it	cs
 8006fe4:	4613      	movcs	r3, r2
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006fea:	893b      	ldrh	r3, [r7, #8]
 8006fec:	461a      	mov	r2, r3
 8006fee:	68f9      	ldr	r1, [r7, #12]
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 fa1f 	bl	8007434 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	88db      	ldrh	r3, [r3, #6]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d104      	bne.n	8007008 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 fa58 	bl	80074b4 <USBD_CtlSendStatus>
 8007004:	e000      	b.n	8007008 <USBD_GetDescriptor+0x2c8>
    return;
 8007006:	bf00      	nop
    }
  }
}
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop

08007010 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	889b      	ldrh	r3, [r3, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d130      	bne.n	8007084 <USBD_SetAddress+0x74>
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	88db      	ldrh	r3, [r3, #6]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d12c      	bne.n	8007084 <USBD_SetAddress+0x74>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	885b      	ldrh	r3, [r3, #2]
 800702e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007030:	d828      	bhi.n	8007084 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	885b      	ldrh	r3, [r3, #2]
 8007036:	b2db      	uxtb	r3, r3
 8007038:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800703c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007044:	2b03      	cmp	r3, #3
 8007046:	d104      	bne.n	8007052 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007048:	6839      	ldr	r1, [r7, #0]
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f988 	bl	8007360 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007050:	e01d      	b.n	800708e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	7bfa      	ldrb	r2, [r7, #15]
 8007056:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800705a:	7bfb      	ldrb	r3, [r7, #15]
 800705c:	4619      	mov	r1, r3
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fd55 	bl	8007b0e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 fa25 	bl	80074b4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800706a:	7bfb      	ldrb	r3, [r7, #15]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d004      	beq.n	800707a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2202      	movs	r2, #2
 8007074:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007078:	e009      	b.n	800708e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007082:	e004      	b.n	800708e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007084:	6839      	ldr	r1, [r7, #0]
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 f96a 	bl	8007360 <USBD_CtlError>
  }
}
 800708c:	bf00      	nop
 800708e:	bf00      	nop
 8007090:	3710      	adds	r7, #16
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
	...

08007098 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b082      	sub	sp, #8
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	885b      	ldrh	r3, [r3, #2]
 80070a6:	b2da      	uxtb	r2, r3
 80070a8:	4b41      	ldr	r3, [pc, #260]	@ (80071b0 <USBD_SetConfig+0x118>)
 80070aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80070ac:	4b40      	ldr	r3, [pc, #256]	@ (80071b0 <USBD_SetConfig+0x118>)
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d904      	bls.n	80070be <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80070b4:	6839      	ldr	r1, [r7, #0]
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f952 	bl	8007360 <USBD_CtlError>
 80070bc:	e075      	b.n	80071aa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d002      	beq.n	80070ce <USBD_SetConfig+0x36>
 80070c8:	2b03      	cmp	r3, #3
 80070ca:	d023      	beq.n	8007114 <USBD_SetConfig+0x7c>
 80070cc:	e062      	b.n	8007194 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80070ce:	4b38      	ldr	r3, [pc, #224]	@ (80071b0 <USBD_SetConfig+0x118>)
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d01a      	beq.n	800710c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80070d6:	4b36      	ldr	r3, [pc, #216]	@ (80071b0 <USBD_SetConfig+0x118>)
 80070d8:	781b      	ldrb	r3, [r3, #0]
 80070da:	461a      	mov	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2203      	movs	r2, #3
 80070e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80070e8:	4b31      	ldr	r3, [pc, #196]	@ (80071b0 <USBD_SetConfig+0x118>)
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	4619      	mov	r1, r3
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f7ff f9e8 	bl	80064c4 <USBD_SetClassConfig>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d104      	bne.n	8007104 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80070fa:	6839      	ldr	r1, [r7, #0]
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 f92f 	bl	8007360 <USBD_CtlError>
            return;
 8007102:	e052      	b.n	80071aa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 f9d5 	bl	80074b4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800710a:	e04e      	b.n	80071aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f9d1 	bl	80074b4 <USBD_CtlSendStatus>
        break;
 8007112:	e04a      	b.n	80071aa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007114:	4b26      	ldr	r3, [pc, #152]	@ (80071b0 <USBD_SetConfig+0x118>)
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d112      	bne.n	8007142 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2202      	movs	r2, #2
 8007120:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8007124:	4b22      	ldr	r3, [pc, #136]	@ (80071b0 <USBD_SetConfig+0x118>)
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	461a      	mov	r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800712e:	4b20      	ldr	r3, [pc, #128]	@ (80071b0 <USBD_SetConfig+0x118>)
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	4619      	mov	r1, r3
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f7ff f9e4 	bl	8006502 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 f9ba 	bl	80074b4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007140:	e033      	b.n	80071aa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007142:	4b1b      	ldr	r3, [pc, #108]	@ (80071b0 <USBD_SetConfig+0x118>)
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	461a      	mov	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	429a      	cmp	r2, r3
 800714e:	d01d      	beq.n	800718c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	b2db      	uxtb	r3, r3
 8007156:	4619      	mov	r1, r3
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f7ff f9d2 	bl	8006502 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800715e:	4b14      	ldr	r3, [pc, #80]	@ (80071b0 <USBD_SetConfig+0x118>)
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	461a      	mov	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007168:	4b11      	ldr	r3, [pc, #68]	@ (80071b0 <USBD_SetConfig+0x118>)
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	4619      	mov	r1, r3
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f7ff f9a8 	bl	80064c4 <USBD_SetClassConfig>
 8007174:	4603      	mov	r3, r0
 8007176:	2b02      	cmp	r3, #2
 8007178:	d104      	bne.n	8007184 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800717a:	6839      	ldr	r1, [r7, #0]
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 f8ef 	bl	8007360 <USBD_CtlError>
            return;
 8007182:	e012      	b.n	80071aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 f995 	bl	80074b4 <USBD_CtlSendStatus>
        break;
 800718a:	e00e      	b.n	80071aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 f991 	bl	80074b4 <USBD_CtlSendStatus>
        break;
 8007192:	e00a      	b.n	80071aa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007194:	6839      	ldr	r1, [r7, #0]
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 f8e2 	bl	8007360 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800719c:	4b04      	ldr	r3, [pc, #16]	@ (80071b0 <USBD_SetConfig+0x118>)
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	4619      	mov	r1, r3
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f7ff f9ad 	bl	8006502 <USBD_ClrClassConfig>
        break;
 80071a8:	bf00      	nop
    }
  }
}
 80071aa:	3708      	adds	r7, #8
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	200001b8 	.word	0x200001b8

080071b4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	88db      	ldrh	r3, [r3, #6]
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d004      	beq.n	80071d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80071c6:	6839      	ldr	r1, [r7, #0]
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 f8c9 	bl	8007360 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80071ce:	e022      	b.n	8007216 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071d6:	2b02      	cmp	r3, #2
 80071d8:	dc02      	bgt.n	80071e0 <USBD_GetConfig+0x2c>
 80071da:	2b00      	cmp	r3, #0
 80071dc:	dc03      	bgt.n	80071e6 <USBD_GetConfig+0x32>
 80071de:	e015      	b.n	800720c <USBD_GetConfig+0x58>
 80071e0:	2b03      	cmp	r3, #3
 80071e2:	d00b      	beq.n	80071fc <USBD_GetConfig+0x48>
 80071e4:	e012      	b.n	800720c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3308      	adds	r3, #8
 80071f0:	2201      	movs	r2, #1
 80071f2:	4619      	mov	r1, r3
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 f91d 	bl	8007434 <USBD_CtlSendData>
        break;
 80071fa:	e00c      	b.n	8007216 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	3304      	adds	r3, #4
 8007200:	2201      	movs	r2, #1
 8007202:	4619      	mov	r1, r3
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f915 	bl	8007434 <USBD_CtlSendData>
        break;
 800720a:	e004      	b.n	8007216 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800720c:	6839      	ldr	r1, [r7, #0]
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 f8a6 	bl	8007360 <USBD_CtlError>
        break;
 8007214:	bf00      	nop
}
 8007216:	bf00      	nop
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b082      	sub	sp, #8
 8007222:	af00      	add	r7, sp, #0
 8007224:	6078      	str	r0, [r7, #4]
 8007226:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800722e:	3b01      	subs	r3, #1
 8007230:	2b02      	cmp	r3, #2
 8007232:	d81e      	bhi.n	8007272 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	88db      	ldrh	r3, [r3, #6]
 8007238:	2b02      	cmp	r3, #2
 800723a:	d004      	beq.n	8007246 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800723c:	6839      	ldr	r1, [r7, #0]
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 f88e 	bl	8007360 <USBD_CtlError>
        break;
 8007244:	e01a      	b.n	800727c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2201      	movs	r2, #1
 800724a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007252:	2b00      	cmp	r3, #0
 8007254:	d005      	beq.n	8007262 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	f043 0202 	orr.w	r2, r3, #2
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	330c      	adds	r3, #12
 8007266:	2202      	movs	r2, #2
 8007268:	4619      	mov	r1, r3
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 f8e2 	bl	8007434 <USBD_CtlSendData>
      break;
 8007270:	e004      	b.n	800727c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8007272:	6839      	ldr	r1, [r7, #0]
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 f873 	bl	8007360 <USBD_CtlError>
      break;
 800727a:	bf00      	nop
  }
}
 800727c:	bf00      	nop
 800727e:	3708      	adds	r7, #8
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	885b      	ldrh	r3, [r3, #2]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d106      	bne.n	80072a4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2201      	movs	r2, #1
 800729a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 f908 	bl	80074b4 <USBD_CtlSendStatus>
  }
}
 80072a4:	bf00      	nop
 80072a6:	3708      	adds	r7, #8
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072bc:	3b01      	subs	r3, #1
 80072be:	2b02      	cmp	r3, #2
 80072c0:	d80b      	bhi.n	80072da <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	885b      	ldrh	r3, [r3, #2]
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d10c      	bne.n	80072e4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 f8ee 	bl	80074b4 <USBD_CtlSendStatus>
      }
      break;
 80072d8:	e004      	b.n	80072e4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80072da:	6839      	ldr	r1, [r7, #0]
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 f83f 	bl	8007360 <USBD_CtlError>
      break;
 80072e2:	e000      	b.n	80072e6 <USBD_ClrFeature+0x3a>
      break;
 80072e4:	bf00      	nop
  }
}
 80072e6:	bf00      	nop
 80072e8:	3708      	adds	r7, #8
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80072ee:	b480      	push	{r7}
 80072f0:	b083      	sub	sp, #12
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
 80072f6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	781a      	ldrb	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	785a      	ldrb	r2, [r3, #1]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	3302      	adds	r3, #2
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	461a      	mov	r2, r3
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	3303      	adds	r3, #3
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	021b      	lsls	r3, r3, #8
 8007318:	b29b      	uxth	r3, r3
 800731a:	4413      	add	r3, r2
 800731c:	b29a      	uxth	r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	3304      	adds	r3, #4
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	461a      	mov	r2, r3
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	3305      	adds	r3, #5
 800732e:	781b      	ldrb	r3, [r3, #0]
 8007330:	021b      	lsls	r3, r3, #8
 8007332:	b29b      	uxth	r3, r3
 8007334:	4413      	add	r3, r2
 8007336:	b29a      	uxth	r2, r3
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	3306      	adds	r3, #6
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	461a      	mov	r2, r3
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	3307      	adds	r3, #7
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	021b      	lsls	r3, r3, #8
 800734c:	b29b      	uxth	r3, r3
 800734e:	4413      	add	r3, r2
 8007350:	b29a      	uxth	r2, r3
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	80da      	strh	r2, [r3, #6]

}
 8007356:	bf00      	nop
 8007358:	370c      	adds	r7, #12
 800735a:	46bd      	mov	sp, r7
 800735c:	bc80      	pop	{r7}
 800735e:	4770      	bx	lr

08007360 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b082      	sub	sp, #8
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800736a:	2180      	movs	r1, #128	@ 0x80
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f000 fb65 	bl	8007a3c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007372:	2100      	movs	r1, #0
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 fb61 	bl	8007a3c <USBD_LL_StallEP>
}
 800737a:	bf00      	nop
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}

08007382 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007382:	b580      	push	{r7, lr}
 8007384:	b086      	sub	sp, #24
 8007386:	af00      	add	r7, sp, #0
 8007388:	60f8      	str	r0, [r7, #12]
 800738a:	60b9      	str	r1, [r7, #8]
 800738c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800738e:	2300      	movs	r3, #0
 8007390:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d032      	beq.n	80073fe <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007398:	68f8      	ldr	r0, [r7, #12]
 800739a:	f000 f834 	bl	8007406 <USBD_GetLen>
 800739e:	4603      	mov	r3, r0
 80073a0:	3301      	adds	r3, #1
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	005b      	lsls	r3, r3, #1
 80073a6:	b29a      	uxth	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80073ac:	7dfb      	ldrb	r3, [r7, #23]
 80073ae:	1c5a      	adds	r2, r3, #1
 80073b0:	75fa      	strb	r2, [r7, #23]
 80073b2:	461a      	mov	r2, r3
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	4413      	add	r3, r2
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	7812      	ldrb	r2, [r2, #0]
 80073bc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80073be:	7dfb      	ldrb	r3, [r7, #23]
 80073c0:	1c5a      	adds	r2, r3, #1
 80073c2:	75fa      	strb	r2, [r7, #23]
 80073c4:	461a      	mov	r2, r3
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	4413      	add	r3, r2
 80073ca:	2203      	movs	r2, #3
 80073cc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80073ce:	e012      	b.n	80073f6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	1c5a      	adds	r2, r3, #1
 80073d4:	60fa      	str	r2, [r7, #12]
 80073d6:	7dfa      	ldrb	r2, [r7, #23]
 80073d8:	1c51      	adds	r1, r2, #1
 80073da:	75f9      	strb	r1, [r7, #23]
 80073dc:	4611      	mov	r1, r2
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	440a      	add	r2, r1
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80073e6:	7dfb      	ldrb	r3, [r7, #23]
 80073e8:	1c5a      	adds	r2, r3, #1
 80073ea:	75fa      	strb	r2, [r7, #23]
 80073ec:	461a      	mov	r2, r3
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	4413      	add	r3, r2
 80073f2:	2200      	movs	r2, #0
 80073f4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1e8      	bne.n	80073d0 <USBD_GetString+0x4e>
    }
  }
}
 80073fe:	bf00      	nop
 8007400:	3718      	adds	r7, #24
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}

08007406 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007406:	b480      	push	{r7}
 8007408:	b085      	sub	sp, #20
 800740a:	af00      	add	r7, sp, #0
 800740c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800740e:	2300      	movs	r3, #0
 8007410:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007412:	e005      	b.n	8007420 <USBD_GetLen+0x1a>
  {
    len++;
 8007414:	7bfb      	ldrb	r3, [r7, #15]
 8007416:	3301      	adds	r3, #1
 8007418:	73fb      	strb	r3, [r7, #15]
    buf++;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	3301      	adds	r3, #1
 800741e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1f5      	bne.n	8007414 <USBD_GetLen+0xe>
  }

  return len;
 8007428:	7bfb      	ldrb	r3, [r7, #15]
}
 800742a:	4618      	mov	r0, r3
 800742c:	3714      	adds	r7, #20
 800742e:	46bd      	mov	sp, r7
 8007430:	bc80      	pop	{r7}
 8007432:	4770      	bx	lr

08007434 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	4613      	mov	r3, r2
 8007440:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2202      	movs	r2, #2
 8007446:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800744a:	88fa      	ldrh	r2, [r7, #6]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007450:	88fa      	ldrh	r2, [r7, #6]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007456:	88fb      	ldrh	r3, [r7, #6]
 8007458:	68ba      	ldr	r2, [r7, #8]
 800745a:	2100      	movs	r1, #0
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 fb75 	bl	8007b4c <USBD_LL_Transmit>

  return USBD_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	4613      	mov	r3, r2
 8007478:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800747a:	88fb      	ldrh	r3, [r7, #6]
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	2100      	movs	r1, #0
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f000 fb63 	bl	8007b4c <USBD_LL_Transmit>

  return USBD_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b084      	sub	sp, #16
 8007494:	af00      	add	r7, sp, #0
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	4613      	mov	r3, r2
 800749c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800749e:	88fb      	ldrh	r3, [r7, #6]
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	2100      	movs	r1, #0
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 fb74 	bl	8007b92 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80074aa:	2300      	movs	r3, #0
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3710      	adds	r7, #16
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2204      	movs	r2, #4
 80074c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80074c4:	2300      	movs	r3, #0
 80074c6:	2200      	movs	r2, #0
 80074c8:	2100      	movs	r1, #0
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fb3e 	bl	8007b4c <USBD_LL_Transmit>

  return USBD_OK;
 80074d0:	2300      	movs	r3, #0
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3708      	adds	r7, #8
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}

080074da <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b082      	sub	sp, #8
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2205      	movs	r2, #5
 80074e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80074ea:	2300      	movs	r3, #0
 80074ec:	2200      	movs	r2, #0
 80074ee:	2100      	movs	r1, #0
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 fb4e 	bl	8007b92 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3708      	adds	r7, #8
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007504:	2200      	movs	r2, #0
 8007506:	490e      	ldr	r1, [pc, #56]	@ (8007540 <MX_USB_DEVICE_Init+0x40>)
 8007508:	480e      	ldr	r0, [pc, #56]	@ (8007544 <MX_USB_DEVICE_Init+0x44>)
 800750a:	f7fe ff81 	bl	8006410 <USBD_Init>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d001      	beq.n	8007518 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007514:	f7f8 ff4a 	bl	80003ac <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8007518:	490b      	ldr	r1, [pc, #44]	@ (8007548 <MX_USB_DEVICE_Init+0x48>)
 800751a:	480a      	ldr	r0, [pc, #40]	@ (8007544 <MX_USB_DEVICE_Init+0x44>)
 800751c:	f7fe ffa3 	bl	8006466 <USBD_RegisterClass>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d001      	beq.n	800752a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007526:	f7f8 ff41 	bl	80003ac <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800752a:	4806      	ldr	r0, [pc, #24]	@ (8007544 <MX_USB_DEVICE_Init+0x44>)
 800752c:	f7fe ffb4 	bl	8006498 <USBD_Start>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d001      	beq.n	800753a <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8007536:	f7f8 ff39 	bl	80003ac <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800753a:	bf00      	nop
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	20000110 	.word	0x20000110
 8007544:	200001bc 	.word	0x200001bc
 8007548:	2000000c 	.word	0x2000000c

0800754c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
 8007552:	4603      	mov	r3, r0
 8007554:	6039      	str	r1, [r7, #0]
 8007556:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	2212      	movs	r2, #18
 800755c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800755e:	4b03      	ldr	r3, [pc, #12]	@ (800756c <USBD_FS_DeviceDescriptor+0x20>)
}
 8007560:	4618      	mov	r0, r3
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	bc80      	pop	{r7}
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	2000012c 	.word	0x2000012c

08007570 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	4603      	mov	r3, r0
 8007578:	6039      	str	r1, [r7, #0]
 800757a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2204      	movs	r2, #4
 8007580:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007582:	4b03      	ldr	r3, [pc, #12]	@ (8007590 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007584:	4618      	mov	r0, r3
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	bc80      	pop	{r7}
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	20000140 	.word	0x20000140

08007594 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
 800759a:	4603      	mov	r3, r0
 800759c:	6039      	str	r1, [r7, #0]
 800759e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80075a0:	79fb      	ldrb	r3, [r7, #7]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d105      	bne.n	80075b2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	4907      	ldr	r1, [pc, #28]	@ (80075c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80075aa:	4808      	ldr	r0, [pc, #32]	@ (80075cc <USBD_FS_ProductStrDescriptor+0x38>)
 80075ac:	f7ff fee9 	bl	8007382 <USBD_GetString>
 80075b0:	e004      	b.n	80075bc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80075b2:	683a      	ldr	r2, [r7, #0]
 80075b4:	4904      	ldr	r1, [pc, #16]	@ (80075c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80075b6:	4805      	ldr	r0, [pc, #20]	@ (80075cc <USBD_FS_ProductStrDescriptor+0x38>)
 80075b8:	f7ff fee3 	bl	8007382 <USBD_GetString>
  }
  return USBD_StrDesc;
 80075bc:	4b02      	ldr	r3, [pc, #8]	@ (80075c8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3708      	adds	r7, #8
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	20000480 	.word	0x20000480
 80075cc:	08007ce0 	.word	0x08007ce0

080075d0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b082      	sub	sp, #8
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	4603      	mov	r3, r0
 80075d8:	6039      	str	r1, [r7, #0]
 80075da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80075dc:	683a      	ldr	r2, [r7, #0]
 80075de:	4904      	ldr	r1, [pc, #16]	@ (80075f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80075e0:	4804      	ldr	r0, [pc, #16]	@ (80075f4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80075e2:	f7ff fece 	bl	8007382 <USBD_GetString>
  return USBD_StrDesc;
 80075e6:	4b02      	ldr	r3, [pc, #8]	@ (80075f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	20000480 	.word	0x20000480
 80075f4:	08007cf8 	.word	0x08007cf8

080075f8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	4603      	mov	r3, r0
 8007600:	6039      	str	r1, [r7, #0]
 8007602:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	221a      	movs	r2, #26
 8007608:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800760a:	f000 f843 	bl	8007694 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800760e:	4b02      	ldr	r3, [pc, #8]	@ (8007618 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007610:	4618      	mov	r0, r3
 8007612:	3708      	adds	r7, #8
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}
 8007618:	20000144 	.word	0x20000144

0800761c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	4603      	mov	r3, r0
 8007624:	6039      	str	r1, [r7, #0]
 8007626:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007628:	79fb      	ldrb	r3, [r7, #7]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d105      	bne.n	800763a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	4907      	ldr	r1, [pc, #28]	@ (8007650 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007632:	4808      	ldr	r0, [pc, #32]	@ (8007654 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007634:	f7ff fea5 	bl	8007382 <USBD_GetString>
 8007638:	e004      	b.n	8007644 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	4904      	ldr	r1, [pc, #16]	@ (8007650 <USBD_FS_ConfigStrDescriptor+0x34>)
 800763e:	4805      	ldr	r0, [pc, #20]	@ (8007654 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007640:	f7ff fe9f 	bl	8007382 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007644:	4b02      	ldr	r3, [pc, #8]	@ (8007650 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007646:	4618      	mov	r0, r3
 8007648:	3708      	adds	r7, #8
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	20000480 	.word	0x20000480
 8007654:	08007d0c 	.word	0x08007d0c

08007658 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	4603      	mov	r3, r0
 8007660:	6039      	str	r1, [r7, #0]
 8007662:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007664:	79fb      	ldrb	r3, [r7, #7]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d105      	bne.n	8007676 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800766a:	683a      	ldr	r2, [r7, #0]
 800766c:	4907      	ldr	r1, [pc, #28]	@ (800768c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800766e:	4808      	ldr	r0, [pc, #32]	@ (8007690 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007670:	f7ff fe87 	bl	8007382 <USBD_GetString>
 8007674:	e004      	b.n	8007680 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007676:	683a      	ldr	r2, [r7, #0]
 8007678:	4904      	ldr	r1, [pc, #16]	@ (800768c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800767a:	4805      	ldr	r0, [pc, #20]	@ (8007690 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800767c:	f7ff fe81 	bl	8007382 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007680:	4b02      	ldr	r3, [pc, #8]	@ (800768c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007682:	4618      	mov	r0, r3
 8007684:	3708      	adds	r7, #8
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	20000480 	.word	0x20000480
 8007690:	08007d18 	.word	0x08007d18

08007694 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800769a:	4b0f      	ldr	r3, [pc, #60]	@ (80076d8 <Get_SerialNum+0x44>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80076a0:	4b0e      	ldr	r3, [pc, #56]	@ (80076dc <Get_SerialNum+0x48>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80076a6:	4b0e      	ldr	r3, [pc, #56]	@ (80076e0 <Get_SerialNum+0x4c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80076ac:	68fa      	ldr	r2, [r7, #12]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4413      	add	r3, r2
 80076b2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d009      	beq.n	80076ce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80076ba:	2208      	movs	r2, #8
 80076bc:	4909      	ldr	r1, [pc, #36]	@ (80076e4 <Get_SerialNum+0x50>)
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	f000 f814 	bl	80076ec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80076c4:	2204      	movs	r2, #4
 80076c6:	4908      	ldr	r1, [pc, #32]	@ (80076e8 <Get_SerialNum+0x54>)
 80076c8:	68b8      	ldr	r0, [r7, #8]
 80076ca:	f000 f80f 	bl	80076ec <IntToUnicode>
  }
}
 80076ce:	bf00      	nop
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop
 80076d8:	1ffff7e8 	.word	0x1ffff7e8
 80076dc:	1ffff7ec 	.word	0x1ffff7ec
 80076e0:	1ffff7f0 	.word	0x1ffff7f0
 80076e4:	20000146 	.word	0x20000146
 80076e8:	20000156 	.word	0x20000156

080076ec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b087      	sub	sp, #28
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	60b9      	str	r1, [r7, #8]
 80076f6:	4613      	mov	r3, r2
 80076f8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80076fa:	2300      	movs	r3, #0
 80076fc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80076fe:	2300      	movs	r3, #0
 8007700:	75fb      	strb	r3, [r7, #23]
 8007702:	e027      	b.n	8007754 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	0f1b      	lsrs	r3, r3, #28
 8007708:	2b09      	cmp	r3, #9
 800770a:	d80b      	bhi.n	8007724 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	0f1b      	lsrs	r3, r3, #28
 8007710:	b2da      	uxtb	r2, r3
 8007712:	7dfb      	ldrb	r3, [r7, #23]
 8007714:	005b      	lsls	r3, r3, #1
 8007716:	4619      	mov	r1, r3
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	440b      	add	r3, r1
 800771c:	3230      	adds	r2, #48	@ 0x30
 800771e:	b2d2      	uxtb	r2, r2
 8007720:	701a      	strb	r2, [r3, #0]
 8007722:	e00a      	b.n	800773a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	0f1b      	lsrs	r3, r3, #28
 8007728:	b2da      	uxtb	r2, r3
 800772a:	7dfb      	ldrb	r3, [r7, #23]
 800772c:	005b      	lsls	r3, r3, #1
 800772e:	4619      	mov	r1, r3
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	440b      	add	r3, r1
 8007734:	3237      	adds	r2, #55	@ 0x37
 8007736:	b2d2      	uxtb	r2, r2
 8007738:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	011b      	lsls	r3, r3, #4
 800773e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007740:	7dfb      	ldrb	r3, [r7, #23]
 8007742:	005b      	lsls	r3, r3, #1
 8007744:	3301      	adds	r3, #1
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	4413      	add	r3, r2
 800774a:	2200      	movs	r2, #0
 800774c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800774e:	7dfb      	ldrb	r3, [r7, #23]
 8007750:	3301      	adds	r3, #1
 8007752:	75fb      	strb	r3, [r7, #23]
 8007754:	7dfa      	ldrb	r2, [r7, #23]
 8007756:	79fb      	ldrb	r3, [r7, #7]
 8007758:	429a      	cmp	r2, r3
 800775a:	d3d3      	bcc.n	8007704 <IntToUnicode+0x18>
  }
}
 800775c:	bf00      	nop
 800775e:	bf00      	nop
 8007760:	371c      	adds	r7, #28
 8007762:	46bd      	mov	sp, r7
 8007764:	bc80      	pop	{r7}
 8007766:	4770      	bx	lr

08007768 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a0d      	ldr	r2, [pc, #52]	@ (80077ac <HAL_PCD_MspInit+0x44>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d113      	bne.n	80077a2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800777a:	4b0d      	ldr	r3, [pc, #52]	@ (80077b0 <HAL_PCD_MspInit+0x48>)
 800777c:	69db      	ldr	r3, [r3, #28]
 800777e:	4a0c      	ldr	r2, [pc, #48]	@ (80077b0 <HAL_PCD_MspInit+0x48>)
 8007780:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007784:	61d3      	str	r3, [r2, #28]
 8007786:	4b0a      	ldr	r3, [pc, #40]	@ (80077b0 <HAL_PCD_MspInit+0x48>)
 8007788:	69db      	ldr	r3, [r3, #28]
 800778a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800778e:	60fb      	str	r3, [r7, #12]
 8007790:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007792:	2200      	movs	r2, #0
 8007794:	2100      	movs	r1, #0
 8007796:	2014      	movs	r0, #20
 8007798:	f7f9 fc67 	bl	800106a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800779c:	2014      	movs	r0, #20
 800779e:	f7f9 fc80 	bl	80010a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80077a2:	bf00      	nop
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	40005c00 	.word	0x40005c00
 80077b0:	40021000 	.word	0x40021000

080077b4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80077c8:	4619      	mov	r1, r3
 80077ca:	4610      	mov	r0, r2
 80077cc:	f7fe feac 	bl	8006528 <USBD_LL_SetupStage>
}
 80077d0:	bf00      	nop
 80077d2:	3708      	adds	r7, #8
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	460b      	mov	r3, r1
 80077e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 80077ea:	78fa      	ldrb	r2, [r7, #3]
 80077ec:	6879      	ldr	r1, [r7, #4]
 80077ee:	4613      	mov	r3, r2
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	4413      	add	r3, r2
 80077f4:	00db      	lsls	r3, r3, #3
 80077f6:	440b      	add	r3, r1
 80077f8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	78fb      	ldrb	r3, [r7, #3]
 8007800:	4619      	mov	r1, r3
 8007802:	f7fe fede 	bl	80065c2 <USBD_LL_DataOutStage>
}
 8007806:	bf00      	nop
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b082      	sub	sp, #8
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
 8007816:	460b      	mov	r3, r1
 8007818:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8007820:	78fa      	ldrb	r2, [r7, #3]
 8007822:	6879      	ldr	r1, [r7, #4]
 8007824:	4613      	mov	r3, r2
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	00db      	lsls	r3, r3, #3
 800782c:	440b      	add	r3, r1
 800782e:	3324      	adds	r3, #36	@ 0x24
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	78fb      	ldrb	r3, [r7, #3]
 8007834:	4619      	mov	r1, r3
 8007836:	f7fe ff35 	bl	80066a4 <USBD_LL_DataInStage>
}
 800783a:	bf00      	nop
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b082      	sub	sp, #8
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007850:	4618      	mov	r0, r3
 8007852:	f7ff f845 	bl	80068e0 <USBD_LL_SOF>
}
 8007856:	bf00      	nop
 8007858:	3708      	adds	r7, #8
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b084      	sub	sp, #16
 8007862:	af00      	add	r7, sp, #0
 8007864:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007866:	2301      	movs	r3, #1
 8007868:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	799b      	ldrb	r3, [r3, #6]
 800786e:	2b02      	cmp	r3, #2
 8007870:	d001      	beq.n	8007876 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007872:	f7f8 fd9b 	bl	80003ac <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800787c:	7bfa      	ldrb	r2, [r7, #15]
 800787e:	4611      	mov	r1, r2
 8007880:	4618      	mov	r0, r3
 8007882:	f7fe fff5 	bl	8006870 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800788c:	4618      	mov	r0, r3
 800788e:	f7fe ffae 	bl	80067ee <USBD_LL_Reset>
}
 8007892:	bf00      	nop
 8007894:	3710      	adds	r7, #16
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
	...

0800789c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b082      	sub	sp, #8
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7fe ffef 	bl	800688e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	7a9b      	ldrb	r3, [r3, #10]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d005      	beq.n	80078c4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80078b8:	4b04      	ldr	r3, [pc, #16]	@ (80078cc <HAL_PCD_SuspendCallback+0x30>)
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	4a03      	ldr	r2, [pc, #12]	@ (80078cc <HAL_PCD_SuspendCallback+0x30>)
 80078be:	f043 0306 	orr.w	r3, r3, #6
 80078c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80078c4:	bf00      	nop
 80078c6:	3708      	adds	r7, #8
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	e000ed00 	.word	0xe000ed00

080078d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078de:	4618      	mov	r0, r3
 80078e0:	f7fe ffe9 	bl	80068b6 <USBD_LL_Resume>
}
 80078e4:	bf00      	nop
 80078e6:	3708      	adds	r7, #8
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80078f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007974 <USBD_LL_Init+0x88>)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007974 <USBD_LL_Init+0x88>)
 8007900:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8007904:	4b1b      	ldr	r3, [pc, #108]	@ (8007974 <USBD_LL_Init+0x88>)
 8007906:	4a1c      	ldr	r2, [pc, #112]	@ (8007978 <USBD_LL_Init+0x8c>)
 8007908:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800790a:	4b1a      	ldr	r3, [pc, #104]	@ (8007974 <USBD_LL_Init+0x88>)
 800790c:	2208      	movs	r2, #8
 800790e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007910:	4b18      	ldr	r3, [pc, #96]	@ (8007974 <USBD_LL_Init+0x88>)
 8007912:	2202      	movs	r2, #2
 8007914:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007916:	4b17      	ldr	r3, [pc, #92]	@ (8007974 <USBD_LL_Init+0x88>)
 8007918:	2200      	movs	r2, #0
 800791a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800791c:	4b15      	ldr	r3, [pc, #84]	@ (8007974 <USBD_LL_Init+0x88>)
 800791e:	2200      	movs	r2, #0
 8007920:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007922:	4b14      	ldr	r3, [pc, #80]	@ (8007974 <USBD_LL_Init+0x88>)
 8007924:	2200      	movs	r2, #0
 8007926:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007928:	4812      	ldr	r0, [pc, #72]	@ (8007974 <USBD_LL_Init+0x88>)
 800792a:	f7f9 fd70 	bl	800140e <HAL_PCD_Init>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d001      	beq.n	8007938 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8007934:	f7f8 fd3a 	bl	80003ac <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800793e:	2318      	movs	r3, #24
 8007940:	2200      	movs	r2, #0
 8007942:	2100      	movs	r1, #0
 8007944:	f7fb fa6a 	bl	8002e1c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800794e:	2358      	movs	r3, #88	@ 0x58
 8007950:	2200      	movs	r2, #0
 8007952:	2180      	movs	r1, #128	@ 0x80
 8007954:	f7fb fa62 	bl	8002e1c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800795e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007962:	2200      	movs	r2, #0
 8007964:	2181      	movs	r1, #129	@ 0x81
 8007966:	f7fb fa59 	bl	8002e1c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 800796a:	2300      	movs	r3, #0
}
 800796c:	4618      	mov	r0, r3
 800796e:	3708      	adds	r7, #8
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	20000680 	.word	0x20000680
 8007978:	40005c00 	.word	0x40005c00

0800797c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007984:	2300      	movs	r3, #0
 8007986:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007988:	2300      	movs	r3, #0
 800798a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007992:	4618      	mov	r0, r3
 8007994:	f7f9 fe31 	bl	80015fa <HAL_PCD_Start>
 8007998:	4603      	mov	r3, r0
 800799a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800799c:	7bfb      	ldrb	r3, [r7, #15]
 800799e:	4618      	mov	r0, r3
 80079a0:	f000 f93a 	bl	8007c18 <USBD_Get_USB_Status>
 80079a4:	4603      	mov	r3, r0
 80079a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80079a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b084      	sub	sp, #16
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
 80079ba:	4608      	mov	r0, r1
 80079bc:	4611      	mov	r1, r2
 80079be:	461a      	mov	r2, r3
 80079c0:	4603      	mov	r3, r0
 80079c2:	70fb      	strb	r3, [r7, #3]
 80079c4:	460b      	mov	r3, r1
 80079c6:	70bb      	strb	r3, [r7, #2]
 80079c8:	4613      	mov	r3, r2
 80079ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079cc:	2300      	movs	r3, #0
 80079ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80079da:	78bb      	ldrb	r3, [r7, #2]
 80079dc:	883a      	ldrh	r2, [r7, #0]
 80079de:	78f9      	ldrb	r1, [r7, #3]
 80079e0:	f7f9 ff85 	bl	80018ee <HAL_PCD_EP_Open>
 80079e4:	4603      	mov	r3, r0
 80079e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
 80079ea:	4618      	mov	r0, r3
 80079ec:	f000 f914 	bl	8007c18 <USBD_Get_USB_Status>
 80079f0:	4603      	mov	r3, r0
 80079f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80079f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b084      	sub	sp, #16
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	460b      	mov	r3, r1
 8007a08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007a18:	78fa      	ldrb	r2, [r7, #3]
 8007a1a:	4611      	mov	r1, r2
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7f9 ffc3 	bl	80019a8 <HAL_PCD_EP_Close>
 8007a22:	4603      	mov	r3, r0
 8007a24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007a26:	7bfb      	ldrb	r3, [r7, #15]
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f000 f8f5 	bl	8007c18 <USBD_Get_USB_Status>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007a32:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3710      	adds	r7, #16
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	460b      	mov	r3, r1
 8007a46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007a56:	78fa      	ldrb	r2, [r7, #3]
 8007a58:	4611      	mov	r1, r2
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7fa f854 	bl	8001b08 <HAL_PCD_EP_SetStall>
 8007a60:	4603      	mov	r3, r0
 8007a62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007a64:	7bfb      	ldrb	r3, [r7, #15]
 8007a66:	4618      	mov	r0, r3
 8007a68:	f000 f8d6 	bl	8007c18 <USBD_Get_USB_Status>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007a70:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3710      	adds	r7, #16
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b084      	sub	sp, #16
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
 8007a82:	460b      	mov	r3, r1
 8007a84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a86:	2300      	movs	r3, #0
 8007a88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007a94:	78fa      	ldrb	r2, [r7, #3]
 8007a96:	4611      	mov	r1, r2
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7fa f895 	bl	8001bc8 <HAL_PCD_EP_ClrStall>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007aa2:	7bfb      	ldrb	r3, [r7, #15]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f000 f8b7 	bl	8007c18 <USBD_Get_USB_Status>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007aae:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007aca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007acc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	da0b      	bge.n	8007aec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007ad4:	78fb      	ldrb	r3, [r7, #3]
 8007ad6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007ada:	68f9      	ldr	r1, [r7, #12]
 8007adc:	4613      	mov	r3, r2
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	4413      	add	r3, r2
 8007ae2:	00db      	lsls	r3, r3, #3
 8007ae4:	440b      	add	r3, r1
 8007ae6:	3312      	adds	r3, #18
 8007ae8:	781b      	ldrb	r3, [r3, #0]
 8007aea:	e00b      	b.n	8007b04 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007aec:	78fb      	ldrb	r3, [r7, #3]
 8007aee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007af2:	68f9      	ldr	r1, [r7, #12]
 8007af4:	4613      	mov	r3, r2
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	4413      	add	r3, r2
 8007afa:	00db      	lsls	r3, r3, #3
 8007afc:	440b      	add	r3, r1
 8007afe:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8007b02:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3714      	adds	r7, #20
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bc80      	pop	{r7}
 8007b0c:	4770      	bx	lr

08007b0e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b084      	sub	sp, #16
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
 8007b16:	460b      	mov	r3, r1
 8007b18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007b28:	78fa      	ldrb	r2, [r7, #3]
 8007b2a:	4611      	mov	r1, r2
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7f9 feba 	bl	80018a6 <HAL_PCD_SetAddress>
 8007b32:	4603      	mov	r3, r0
 8007b34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b36:	7bfb      	ldrb	r3, [r7, #15]
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f000 f86d 	bl	8007c18 <USBD_Get_USB_Status>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b42:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b086      	sub	sp, #24
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	607a      	str	r2, [r7, #4]
 8007b56:	461a      	mov	r2, r3
 8007b58:	460b      	mov	r3, r1
 8007b5a:	72fb      	strb	r3, [r7, #11]
 8007b5c:	4613      	mov	r3, r2
 8007b5e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b60:	2300      	movs	r3, #0
 8007b62:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b64:	2300      	movs	r3, #0
 8007b66:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8007b6e:	893b      	ldrh	r3, [r7, #8]
 8007b70:	7af9      	ldrb	r1, [r7, #11]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	f7f9 ff91 	bl	8001a9a <HAL_PCD_EP_Transmit>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b7c:	7dfb      	ldrb	r3, [r7, #23]
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f000 f84a 	bl	8007c18 <USBD_Get_USB_Status>
 8007b84:	4603      	mov	r3, r0
 8007b86:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007b88:	7dbb      	ldrb	r3, [r7, #22]
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3718      	adds	r7, #24
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}

08007b92 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007b92:	b580      	push	{r7, lr}
 8007b94:	b086      	sub	sp, #24
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	60f8      	str	r0, [r7, #12]
 8007b9a:	607a      	str	r2, [r7, #4]
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	460b      	mov	r3, r1
 8007ba0:	72fb      	strb	r3, [r7, #11]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007baa:	2300      	movs	r3, #0
 8007bac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8007bb4:	893b      	ldrh	r3, [r7, #8]
 8007bb6:	7af9      	ldrb	r1, [r7, #11]
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	f7f9 ff3d 	bl	8001a38 <HAL_PCD_EP_Receive>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007bc2:	7dfb      	ldrb	r3, [r7, #23]
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f000 f827 	bl	8007c18 <USBD_Get_USB_Status>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007bce:	7dbb      	ldrb	r3, [r7, #22]
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3718      	adds	r7, #24
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}

08007bd8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007be0:	4b02      	ldr	r3, [pc, #8]	@ (8007bec <USBD_static_malloc+0x14>)
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	370c      	adds	r7, #12
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bc80      	pop	{r7}
 8007bea:	4770      	bx	lr
 8007bec:	20000958 	.word	0x20000958

08007bf0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]

}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bc80      	pop	{r7}
 8007c00:	4770      	bx	lr

08007c02 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c02:	b480      	push	{r7}
 8007c04:	b083      	sub	sp, #12
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8007c0e:	bf00      	nop
 8007c10:	370c      	adds	r7, #12
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bc80      	pop	{r7}
 8007c16:	4770      	bx	lr

08007c18 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	4603      	mov	r3, r0
 8007c20:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c22:	2300      	movs	r3, #0
 8007c24:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007c26:	79fb      	ldrb	r3, [r7, #7]
 8007c28:	2b03      	cmp	r3, #3
 8007c2a:	d817      	bhi.n	8007c5c <USBD_Get_USB_Status+0x44>
 8007c2c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c34 <USBD_Get_USB_Status+0x1c>)
 8007c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c32:	bf00      	nop
 8007c34:	08007c45 	.word	0x08007c45
 8007c38:	08007c4b 	.word	0x08007c4b
 8007c3c:	08007c51 	.word	0x08007c51
 8007c40:	08007c57 	.word	0x08007c57
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007c44:	2300      	movs	r3, #0
 8007c46:	73fb      	strb	r3, [r7, #15]
    break;
 8007c48:	e00b      	b.n	8007c62 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007c4a:	2302      	movs	r3, #2
 8007c4c:	73fb      	strb	r3, [r7, #15]
    break;
 8007c4e:	e008      	b.n	8007c62 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007c50:	2301      	movs	r3, #1
 8007c52:	73fb      	strb	r3, [r7, #15]
    break;
 8007c54:	e005      	b.n	8007c62 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007c56:	2302      	movs	r3, #2
 8007c58:	73fb      	strb	r3, [r7, #15]
    break;
 8007c5a:	e002      	b.n	8007c62 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007c5c:	2302      	movs	r3, #2
 8007c5e:	73fb      	strb	r3, [r7, #15]
    break;
 8007c60:	bf00      	nop
  }
  return usb_status;
 8007c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3714      	adds	r7, #20
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bc80      	pop	{r7}
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop

08007c70 <memset>:
 8007c70:	4603      	mov	r3, r0
 8007c72:	4402      	add	r2, r0
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d100      	bne.n	8007c7a <memset+0xa>
 8007c78:	4770      	bx	lr
 8007c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8007c7e:	e7f9      	b.n	8007c74 <memset+0x4>

08007c80 <__libc_init_array>:
 8007c80:	b570      	push	{r4, r5, r6, lr}
 8007c82:	2600      	movs	r6, #0
 8007c84:	4d0c      	ldr	r5, [pc, #48]	@ (8007cb8 <__libc_init_array+0x38>)
 8007c86:	4c0d      	ldr	r4, [pc, #52]	@ (8007cbc <__libc_init_array+0x3c>)
 8007c88:	1b64      	subs	r4, r4, r5
 8007c8a:	10a4      	asrs	r4, r4, #2
 8007c8c:	42a6      	cmp	r6, r4
 8007c8e:	d109      	bne.n	8007ca4 <__libc_init_array+0x24>
 8007c90:	f000 f81a 	bl	8007cc8 <_init>
 8007c94:	2600      	movs	r6, #0
 8007c96:	4d0a      	ldr	r5, [pc, #40]	@ (8007cc0 <__libc_init_array+0x40>)
 8007c98:	4c0a      	ldr	r4, [pc, #40]	@ (8007cc4 <__libc_init_array+0x44>)
 8007c9a:	1b64      	subs	r4, r4, r5
 8007c9c:	10a4      	asrs	r4, r4, #2
 8007c9e:	42a6      	cmp	r6, r4
 8007ca0:	d105      	bne.n	8007cae <__libc_init_array+0x2e>
 8007ca2:	bd70      	pop	{r4, r5, r6, pc}
 8007ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ca8:	4798      	blx	r3
 8007caa:	3601      	adds	r6, #1
 8007cac:	e7ee      	b.n	8007c8c <__libc_init_array+0xc>
 8007cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cb2:	4798      	blx	r3
 8007cb4:	3601      	adds	r6, #1
 8007cb6:	e7f2      	b.n	8007c9e <__libc_init_array+0x1e>
 8007cb8:	08007d68 	.word	0x08007d68
 8007cbc:	08007d68 	.word	0x08007d68
 8007cc0:	08007d68 	.word	0x08007d68
 8007cc4:	08007d6c 	.word	0x08007d6c

08007cc8 <_init>:
 8007cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cca:	bf00      	nop
 8007ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cce:	bc08      	pop	{r3}
 8007cd0:	469e      	mov	lr, r3
 8007cd2:	4770      	bx	lr

08007cd4 <_fini>:
 8007cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd6:	bf00      	nop
 8007cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cda:	bc08      	pop	{r3}
 8007cdc:	469e      	mov	lr, r3
 8007cde:	4770      	bx	lr
