ðŸšª Elevator Controller using Verilog HDL
ðŸ“˜ Project Overview

This project implements a 4-floor Elevator Controller using Finite State Machine (FSM) design methodology in Verilog HDL.
It simulates realistic elevator behavior such as responding to floor requests, controlling movement direction, and opening doors upon arrival.

The RTL is parameterized, making it easy to scale for any number of floors.


âš™ï¸ Features
-> FSM-based control with four operational states:
      - IDLE â€” waiting for input/floor request
      - MOVE_UP â€” elevator moving upward
      - MOVE_DOWN â€” elevator moving downward
      - OPEN_DOOR â€” elevator reached requested floor
-> Direction logic for upward/downward movement
-> Parameterized design for scalability
-> Door control and floor indication signals
-> Testbench included for behavioral simulation


Design Details
***Architecture***
-> FSM Type: Moore Machine
-> Inputs:
      - clk â€” System clock
      - reset â€” Active high synchronous reset
      - floor_request â€” Desired target floor input
-> Outputs:
      - current_floor â€” Current floor position of elevator
      - door_open â€” Indicates door status (1 = Open)
      - direction â€” Elevator movement (Up/Down)

Simulation Details
-> Simulator Used: ModelSim / Vivado / Icarus Verilog
-> Files Included:
      - elevator.v â†’ RTL design
      - elevator_tb.v â†’ Testbench for simulation


Learning Outcomes
- Understanding FSM-based control system design
- Implementing parameterized RTL logic
- Applying sequencing logic to real-world scenarios
- Debugging and validating designs using testbenches
