
SN_Keyboard_assistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8c8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b0  0800aa58  0800aa58  0000ba58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b208  0800b208  0000d204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b208  0800b208  0000c208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b210  0800b210  0000d204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b210  0800b210  0000c210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b214  0800b214  0000c214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800b218  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000960  20000204  0800b41c  0000d204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b64  0800b41c  0000db64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e88  00000000  00000000  0000d234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004571  00000000  00000000  000250bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c0  00000000  00000000  00029630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e36  00000000  00000000  0002a8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c2d  00000000  00000000  0002b726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018db7  00000000  00000000  00055353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef33c  00000000  00000000  0006e10a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d446  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000541c  00000000  00000000  0015d48c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001628a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aa40 	.word	0x0800aa40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800aa40 	.word	0x0800aa40

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <LCD_ClearRow>:
/**
 * @brief Clears a single LCD row by overwriting it with spaces.
 * @param row LCD row index (0 or 1 for a 16x2 display).
 */
static void LCD_ClearRow(uint8_t row)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
    GroveLCD_SetCursor(&lcd, row, 0);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	2200      	movs	r2, #0
 80005aa:	4619      	mov	r1, r3
 80005ac:	4805      	ldr	r0, [pc, #20]	@ (80005c4 <LCD_ClearRow+0x28>)
 80005ae:	f000 fccf 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "                "); /* 16 spaces */
 80005b2:	4905      	ldr	r1, [pc, #20]	@ (80005c8 <LCD_ClearRow+0x2c>)
 80005b4:	4803      	ldr	r0, [pc, #12]	@ (80005c4 <LCD_ClearRow+0x28>)
 80005b6:	f000 fcfe 	bl	8000fb6 <GroveLCD_Print>
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	200002c8 	.word	0x200002c8
 80005c8:	0800aa58 	.word	0x0800aa58

080005cc <LCD_WriteCustom>:
/**
 * @brief Writes one of the LCD custom characters (CGRAM slot 0..7).
 * @param slot Custom character slot index.
 */
static void LCD_WriteCustom(uint8_t slot)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
    GroveLCD_WriteChar(&lcd, (char)slot);
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	4619      	mov	r1, r3
 80005da:	4803      	ldr	r0, [pc, #12]	@ (80005e8 <LCD_WriteCustom+0x1c>)
 80005dc:	f000 fcdb 	bl	8000f96 <GroveLCD_WriteChar>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	200002c8 	.word	0x200002c8

080005ec <App_Init>:

void App_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
    /* Initialize the button module (debouncing and edge detection). */
    Button_Init();
 80005f0:	f000 fac2 	bl	8000b78 <Button_Init>

    /* Enter initial state and render the welcome screen. */
    appState = APP_STATE_WELCOME;
 80005f4:	4b03      	ldr	r3, [pc, #12]	@ (8000604 <App_Init+0x18>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	701a      	strb	r2, [r3, #0]
    DisplayWelcomeScreen();
 80005fa:	f000 f951 	bl	80008a0 <DisplayWelcomeScreen>
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000220 	.word	0x20000220

08000608 <App_Update>:

void App_Update(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
    /* -------- OK button: select/confirm -------- */
    if (Button_WasPressed(BUTTON_OK))
 800060c:	2002      	movs	r0, #2
 800060e:	f000 fbb3 	bl	8000d78 <Button_WasPressed>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d07c      	beq.n	8000712 <App_Update+0x10a>
    {
        switch (appState)
 8000618:	4b98      	ldr	r3, [pc, #608]	@ (800087c <App_Update+0x274>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b06      	cmp	r3, #6
 800061e:	d875      	bhi.n	800070c <App_Update+0x104>
 8000620:	a201      	add	r2, pc, #4	@ (adr r2, 8000628 <App_Update+0x20>)
 8000622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000626:	bf00      	nop
 8000628:	08000645 	.word	0x08000645
 800062c:	08000657 	.word	0x08000657
 8000630:	08000697 	.word	0x08000697
 8000634:	080006b7 	.word	0x080006b7
 8000638:	0800070d 	.word	0x0800070d
 800063c:	080006d7 	.word	0x080006d7
 8000640:	080006d7 	.word	0x080006d7
        {
            case APP_STATE_WELCOME:
                /* From welcome -> main menu */
                appState = APP_STATE_MENU_MAIN;
 8000644:	4b8d      	ldr	r3, [pc, #564]	@ (800087c <App_Update+0x274>)
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
                mainMenuIndex = 0;
 800064a:	4b8d      	ldr	r3, [pc, #564]	@ (8000880 <App_Update+0x278>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
                DisplayMainMenu();
 8000650:	f000 f94c 	bl	80008ec <DisplayMainMenu>
                break;
 8000654:	e05d      	b.n	8000712 <App_Update+0x10a>

            case APP_STATE_MENU_MAIN:
                /* Enter selected submenu */
                if (mainMenuIndex == 0) {
 8000656:	4b8a      	ldr	r3, [pc, #552]	@ (8000880 <App_Update+0x278>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d105      	bne.n	800066a <App_Update+0x62>
                    appState = APP_STATE_VIEW_LEGEND;
 800065e:	4b87      	ldr	r3, [pc, #540]	@ (800087c <App_Update+0x274>)
 8000660:	2204      	movs	r2, #4
 8000662:	701a      	strb	r2, [r3, #0]
                    DisplayNotesLegend();
 8000664:	f000 f98a 	bl	800097c <DisplayNotesLegend>
                } else {
                    appState = APP_STATE_MENU_CHORDPACKS;
                    chordPackIndex = 0;
                    DisplayChordPacksList();
                }
                break;
 8000668:	e053      	b.n	8000712 <App_Update+0x10a>
                } else if (mainMenuIndex == 1) {
 800066a:	4b85      	ldr	r3, [pc, #532]	@ (8000880 <App_Update+0x278>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b01      	cmp	r3, #1
 8000670:	d108      	bne.n	8000684 <App_Update+0x7c>
                    appState = APP_STATE_MENU_SONGS;
 8000672:	4b82      	ldr	r3, [pc, #520]	@ (800087c <App_Update+0x274>)
 8000674:	2202      	movs	r2, #2
 8000676:	701a      	strb	r2, [r3, #0]
                    songListIndex = 0;
 8000678:	4b82      	ldr	r3, [pc, #520]	@ (8000884 <App_Update+0x27c>)
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]
                    DisplaySongsList();
 800067e:	f000 f9bd 	bl	80009fc <DisplaySongsList>
                break;
 8000682:	e046      	b.n	8000712 <App_Update+0x10a>
                    appState = APP_STATE_MENU_CHORDPACKS;
 8000684:	4b7d      	ldr	r3, [pc, #500]	@ (800087c <App_Update+0x274>)
 8000686:	2203      	movs	r2, #3
 8000688:	701a      	strb	r2, [r3, #0]
                    chordPackIndex = 0;
 800068a:	4b7f      	ldr	r3, [pc, #508]	@ (8000888 <App_Update+0x280>)
 800068c:	2200      	movs	r2, #0
 800068e:	701a      	strb	r2, [r3, #0]
                    DisplayChordPacksList();
 8000690:	f000 f9f8 	bl	8000a84 <DisplayChordPacksList>
                break;
 8000694:	e03d      	b.n	8000712 <App_Update+0x10a>

            case APP_STATE_MENU_SONGS:
                /* Start a song lesson for the currently selected song */
                appState = APP_STATE_LESSON_SONG;
 8000696:	4b79      	ldr	r3, [pc, #484]	@ (800087c <App_Update+0x274>)
 8000698:	2205      	movs	r2, #5
 800069a:	701a      	strb	r2, [r3, #0]
                Lesson_StartSong(&songs[songListIndex]);
 800069c:	4b79      	ldr	r3, [pc, #484]	@ (8000884 <App_Update+0x27c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	461a      	mov	r2, r3
 80006a2:	4613      	mov	r3, r2
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	4413      	add	r3, r2
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	4a78      	ldr	r2, [pc, #480]	@ (800088c <App_Update+0x284>)
 80006ac:	4413      	add	r3, r2
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 ff0a 	bl	80014c8 <Lesson_StartSong>
                break;
 80006b4:	e02d      	b.n	8000712 <App_Update+0x10a>

            case APP_STATE_MENU_CHORDPACKS:
                /* Start a chord exercise for the currently selected pack */
                appState = APP_STATE_LESSON_CHORD;
 80006b6:	4b71      	ldr	r3, [pc, #452]	@ (800087c <App_Update+0x274>)
 80006b8:	2206      	movs	r2, #6
 80006ba:	701a      	strb	r2, [r3, #0]
                Lesson_StartChordExercise(&chordPacks[chordPackIndex]);
 80006bc:	4b72      	ldr	r3, [pc, #456]	@ (8000888 <App_Update+0x280>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	461a      	mov	r2, r3
 80006c2:	4613      	mov	r3, r2
 80006c4:	005b      	lsls	r3, r3, #1
 80006c6:	4413      	add	r3, r2
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	4a71      	ldr	r2, [pc, #452]	@ (8000890 <App_Update+0x288>)
 80006cc:	4413      	add	r3, r2
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 ff6c 	bl	80015ac <Lesson_StartChordExercise>
                break;
 80006d4:	e01d      	b.n	8000712 <App_Update+0x10a>
                break;

            case APP_STATE_LESSON_SONG:
            case APP_STATE_LESSON_CHORD:
                /* Forward button input to the lesson engine */
                Lesson_HandleInput(LESSON_INPUT_BTN_OK);
 80006d6:	20f1      	movs	r0, #241	@ 0xf1
 80006d8:	f001 f882 	bl	80017e0 <Lesson_HandleInput>

                /* If the lesson ended, return to the list from which we started */
                if (!Lesson_IsActive())
 80006dc:	f000 ffd8 	bl	8001690 <Lesson_IsActive>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f083 0301 	eor.w	r3, r3, #1
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d011      	beq.n	8000710 <App_Update+0x108>
                {
                    if (appState == APP_STATE_LESSON_SONG) {
 80006ec:	4b63      	ldr	r3, [pc, #396]	@ (800087c <App_Update+0x274>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	2b05      	cmp	r3, #5
 80006f2:	d105      	bne.n	8000700 <App_Update+0xf8>
                        appState = APP_STATE_MENU_SONGS;
 80006f4:	4b61      	ldr	r3, [pc, #388]	@ (800087c <App_Update+0x274>)
 80006f6:	2202      	movs	r2, #2
 80006f8:	701a      	strb	r2, [r3, #0]
                        DisplaySongsList();
 80006fa:	f000 f97f 	bl	80009fc <DisplaySongsList>
                    } else {
                        appState = APP_STATE_MENU_CHORDPACKS;
                        DisplayChordPacksList();
                    }
                }
                break;
 80006fe:	e007      	b.n	8000710 <App_Update+0x108>
                        appState = APP_STATE_MENU_CHORDPACKS;
 8000700:	4b5e      	ldr	r3, [pc, #376]	@ (800087c <App_Update+0x274>)
 8000702:	2203      	movs	r2, #3
 8000704:	701a      	strb	r2, [r3, #0]
                        DisplayChordPacksList();
 8000706:	f000 f9bd 	bl	8000a84 <DisplayChordPacksList>
                break;
 800070a:	e001      	b.n	8000710 <App_Update+0x108>

            default:
                break;
 800070c:	bf00      	nop
 800070e:	e000      	b.n	8000712 <App_Update+0x10a>
                break;
 8000710:	bf00      	nop
        }
    }

    /* -------- NEXT button: navigate down / next item -------- */
    if (Button_WasPressed(BUTTON_NEXT))
 8000712:	2001      	movs	r0, #1
 8000714:	f000 fb30 	bl	8000d78 <Button_WasPressed>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d070      	beq.n	8000800 <App_Update+0x1f8>
    {
        switch (appState)
 800071e:	4b57      	ldr	r3, [pc, #348]	@ (800087c <App_Update+0x274>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	3b01      	subs	r3, #1
 8000724:	2b05      	cmp	r3, #5
 8000726:	d864      	bhi.n	80007f2 <App_Update+0x1ea>
 8000728:	a201      	add	r2, pc, #4	@ (adr r2, 8000730 <App_Update+0x128>)
 800072a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800072e:	bf00      	nop
 8000730:	08000749 	.word	0x08000749
 8000734:	0800076d 	.word	0x0800076d
 8000738:	08000795 	.word	0x08000795
 800073c:	080007f3 	.word	0x080007f3
 8000740:	080007bd 	.word	0x080007bd
 8000744:	080007bd 	.word	0x080007bd
        {
            case APP_STATE_MENU_MAIN:
                /* Cycle through 3 main-menu items */
                mainMenuIndex = (mainMenuIndex + 1) % 3;
 8000748:	4b4d      	ldr	r3, [pc, #308]	@ (8000880 <App_Update+0x278>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	1c5a      	adds	r2, r3, #1
 800074e:	4b51      	ldr	r3, [pc, #324]	@ (8000894 <App_Update+0x28c>)
 8000750:	fb83 3102 	smull	r3, r1, r3, r2
 8000754:	17d3      	asrs	r3, r2, #31
 8000756:	1ac9      	subs	r1, r1, r3
 8000758:	460b      	mov	r3, r1
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	440b      	add	r3, r1
 800075e:	1ad1      	subs	r1, r2, r3
 8000760:	b2ca      	uxtb	r2, r1
 8000762:	4b47      	ldr	r3, [pc, #284]	@ (8000880 <App_Update+0x278>)
 8000764:	701a      	strb	r2, [r3, #0]
                DisplayMainMenu();
 8000766:	f000 f8c1 	bl	80008ec <DisplayMainMenu>
                break;
 800076a:	e049      	b.n	8000800 <App_Update+0x1f8>

            case APP_STATE_MENU_SONGS:
                /* Cycle through songs (if any) */
                if (SONG_COUNT > 0) {
 800076c:	4b4a      	ldr	r3, [pc, #296]	@ (8000898 <App_Update+0x290>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d040      	beq.n	80007f6 <App_Update+0x1ee>
                    songListIndex = (songListIndex + 1) % SONG_COUNT;
 8000774:	4b43      	ldr	r3, [pc, #268]	@ (8000884 <App_Update+0x27c>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	3301      	adds	r3, #1
 800077a:	4a47      	ldr	r2, [pc, #284]	@ (8000898 <App_Update+0x290>)
 800077c:	7812      	ldrb	r2, [r2, #0]
 800077e:	fb93 f1f2 	sdiv	r1, r3, r2
 8000782:	fb01 f202 	mul.w	r2, r1, r2
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	b2da      	uxtb	r2, r3
 800078a:	4b3e      	ldr	r3, [pc, #248]	@ (8000884 <App_Update+0x27c>)
 800078c:	701a      	strb	r2, [r3, #0]
                    DisplaySongsList();
 800078e:	f000 f935 	bl	80009fc <DisplaySongsList>
                }
                break;
 8000792:	e030      	b.n	80007f6 <App_Update+0x1ee>

            case APP_STATE_MENU_CHORDPACKS:
                /* Cycle through chord packs (if any) */
                if (CHORD_PACK_COUNT > 0) {
 8000794:	4b41      	ldr	r3, [pc, #260]	@ (800089c <App_Update+0x294>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d02e      	beq.n	80007fa <App_Update+0x1f2>
                    chordPackIndex = (chordPackIndex + 1) % CHORD_PACK_COUNT;
 800079c:	4b3a      	ldr	r3, [pc, #232]	@ (8000888 <App_Update+0x280>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	3301      	adds	r3, #1
 80007a2:	4a3e      	ldr	r2, [pc, #248]	@ (800089c <App_Update+0x294>)
 80007a4:	7812      	ldrb	r2, [r2, #0]
 80007a6:	fb93 f1f2 	sdiv	r1, r3, r2
 80007aa:	fb01 f202 	mul.w	r2, r1, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4b35      	ldr	r3, [pc, #212]	@ (8000888 <App_Update+0x280>)
 80007b4:	701a      	strb	r2, [r3, #0]
                    DisplayChordPacksList();
 80007b6:	f000 f965 	bl	8000a84 <DisplayChordPacksList>
                }
                break;
 80007ba:	e01e      	b.n	80007fa <App_Update+0x1f2>
                break;

            case APP_STATE_LESSON_SONG:
            case APP_STATE_LESSON_CHORD:
                /* Forward button input to the lesson engine */
                Lesson_HandleInput(LESSON_INPUT_BTN_NEXT);
 80007bc:	20f2      	movs	r0, #242	@ 0xf2
 80007be:	f001 f80f 	bl	80017e0 <Lesson_HandleInput>

                /* If the lesson ended, return to the list */
                if (!Lesson_IsActive())
 80007c2:	f000 ff65 	bl	8001690 <Lesson_IsActive>
 80007c6:	4603      	mov	r3, r0
 80007c8:	f083 0301 	eor.w	r3, r3, #1
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d015      	beq.n	80007fe <App_Update+0x1f6>
                {
                    if (appState == APP_STATE_LESSON_SONG) {
 80007d2:	4b2a      	ldr	r3, [pc, #168]	@ (800087c <App_Update+0x274>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	2b05      	cmp	r3, #5
 80007d8:	d105      	bne.n	80007e6 <App_Update+0x1de>
                        appState = APP_STATE_MENU_SONGS;
 80007da:	4b28      	ldr	r3, [pc, #160]	@ (800087c <App_Update+0x274>)
 80007dc:	2202      	movs	r2, #2
 80007de:	701a      	strb	r2, [r3, #0]
                        DisplaySongsList();
 80007e0:	f000 f90c 	bl	80009fc <DisplaySongsList>
                    } else {
                        appState = APP_STATE_MENU_CHORDPACKS;
                        DisplayChordPacksList();
                    }
                }
                break;
 80007e4:	e00b      	b.n	80007fe <App_Update+0x1f6>
                        appState = APP_STATE_MENU_CHORDPACKS;
 80007e6:	4b25      	ldr	r3, [pc, #148]	@ (800087c <App_Update+0x274>)
 80007e8:	2203      	movs	r2, #3
 80007ea:	701a      	strb	r2, [r3, #0]
                        DisplayChordPacksList();
 80007ec:	f000 f94a 	bl	8000a84 <DisplayChordPacksList>
                break;
 80007f0:	e005      	b.n	80007fe <App_Update+0x1f6>

            default:
                break;
 80007f2:	bf00      	nop
 80007f4:	e004      	b.n	8000800 <App_Update+0x1f8>
                break;
 80007f6:	bf00      	nop
 80007f8:	e002      	b.n	8000800 <App_Update+0x1f8>
                break;
 80007fa:	bf00      	nop
 80007fc:	e000      	b.n	8000800 <App_Update+0x1f8>
                break;
 80007fe:	bf00      	nop
        }
    }

    /* -------- RESET button: back / cancel -------- */
    if (Button_WasPressed(BUTTON_RESET))
 8000800:	2000      	movs	r0, #0
 8000802:	f000 fab9 	bl	8000d78 <Button_WasPressed>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d032      	beq.n	8000872 <App_Update+0x26a>
    {
        switch (appState)
 800080c:	4b1b      	ldr	r3, [pc, #108]	@ (800087c <App_Update+0x274>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b06      	cmp	r3, #6
 8000812:	dc29      	bgt.n	8000868 <App_Update+0x260>
 8000814:	2b05      	cmp	r3, #5
 8000816:	da0c      	bge.n	8000832 <App_Update+0x22a>
 8000818:	2b01      	cmp	r3, #1
 800081a:	d027      	beq.n	800086c <App_Update+0x264>
 800081c:	2b00      	cmp	r3, #0
 800081e:	dd23      	ble.n	8000868 <App_Update+0x260>
 8000820:	3b02      	subs	r3, #2
 8000822:	2b02      	cmp	r3, #2
 8000824:	d820      	bhi.n	8000868 <App_Update+0x260>

            case APP_STATE_MENU_SONGS:
            case APP_STATE_MENU_CHORDPACKS:
            case APP_STATE_VIEW_LEGEND:
                /* Back to main menu */
                appState = APP_STATE_MENU_MAIN;
 8000826:	4b15      	ldr	r3, [pc, #84]	@ (800087c <App_Update+0x274>)
 8000828:	2201      	movs	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
                DisplayMainMenu();
 800082c:	f000 f85e 	bl	80008ec <DisplayMainMenu>
                break;
 8000830:	e01f      	b.n	8000872 <App_Update+0x26a>

            case APP_STATE_LESSON_SONG:
            case APP_STATE_LESSON_CHORD:
                /* Forward reset/cancel to the lesson engine */
                Lesson_HandleInput(LESSON_INPUT_BTN_RESET);
 8000832:	20f3      	movs	r0, #243	@ 0xf3
 8000834:	f000 ffd4 	bl	80017e0 <Lesson_HandleInput>

                /* If the lesson ended, return to the list */
                if (!Lesson_IsActive())
 8000838:	f000 ff2a 	bl	8001690 <Lesson_IsActive>
 800083c:	4603      	mov	r3, r0
 800083e:	f083 0301 	eor.w	r3, r3, #1
 8000842:	b2db      	uxtb	r3, r3
 8000844:	2b00      	cmp	r3, #0
 8000846:	d013      	beq.n	8000870 <App_Update+0x268>
                {
                    if (appState == APP_STATE_LESSON_SONG) {
 8000848:	4b0c      	ldr	r3, [pc, #48]	@ (800087c <App_Update+0x274>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b05      	cmp	r3, #5
 800084e:	d105      	bne.n	800085c <App_Update+0x254>
                        appState = APP_STATE_MENU_SONGS;
 8000850:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <App_Update+0x274>)
 8000852:	2202      	movs	r2, #2
 8000854:	701a      	strb	r2, [r3, #0]
                        DisplaySongsList();
 8000856:	f000 f8d1 	bl	80009fc <DisplaySongsList>
                    } else {
                        appState = APP_STATE_MENU_CHORDPACKS;
                        DisplayChordPacksList();
                    }
                }
                break;
 800085a:	e009      	b.n	8000870 <App_Update+0x268>
                        appState = APP_STATE_MENU_CHORDPACKS;
 800085c:	4b07      	ldr	r3, [pc, #28]	@ (800087c <App_Update+0x274>)
 800085e:	2203      	movs	r2, #3
 8000860:	701a      	strb	r2, [r3, #0]
                        DisplayChordPacksList();
 8000862:	f000 f90f 	bl	8000a84 <DisplayChordPacksList>
                break;
 8000866:	e003      	b.n	8000870 <App_Update+0x268>

            default:
                break;
 8000868:	bf00      	nop
 800086a:	e002      	b.n	8000872 <App_Update+0x26a>
                break;
 800086c:	bf00      	nop
 800086e:	e000      	b.n	8000872 <App_Update+0x26a>
                break;
 8000870:	bf00      	nop
        }
    }

    /* Periodic lesson update (e.g., non-blocking LED timing, timeouts). */
    Lesson_Update();
 8000872:	f001 f971 	bl	8001b58 <Lesson_Update>
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000220 	.word	0x20000220
 8000880:	20000221 	.word	0x20000221
 8000884:	20000222 	.word	0x20000222
 8000888:	20000223 	.word	0x20000223
 800088c:	20000164 	.word	0x20000164
 8000890:	200000f0 	.word	0x200000f0
 8000894:	55555556 	.word	0x55555556
 8000898:	0800b190 	.word	0x0800b190
 800089c:	0800b156 	.word	0x0800b156

080008a0 <DisplayWelcomeScreen>:

/* --- Screen rendering functions --- */

static void DisplayWelcomeScreen(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 80008a4:	480e      	ldr	r0, [pc, #56]	@ (80008e0 <DisplayWelcomeScreen+0x40>)
 80008a6:	f000 fb41 	bl	8000f2c <GroveLCD_Clear>
    LCD_ClearRow(0);
 80008aa:	2000      	movs	r0, #0
 80008ac:	f7ff fe76 	bl	800059c <LCD_ClearRow>
    LCD_ClearRow(1);
 80008b0:	2001      	movs	r0, #1
 80008b2:	f7ff fe73 	bl	800059c <LCD_ClearRow>

    GroveLCD_SetCursor(&lcd, 0, 3);
 80008b6:	2203      	movs	r2, #3
 80008b8:	2100      	movs	r1, #0
 80008ba:	4809      	ldr	r0, [pc, #36]	@ (80008e0 <DisplayWelcomeScreen+0x40>)
 80008bc:	f000 fb48 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "Welcome to");
 80008c0:	4908      	ldr	r1, [pc, #32]	@ (80008e4 <DisplayWelcomeScreen+0x44>)
 80008c2:	4807      	ldr	r0, [pc, #28]	@ (80008e0 <DisplayWelcomeScreen+0x40>)
 80008c4:	f000 fb77 	bl	8000fb6 <GroveLCD_Print>
    GroveLCD_SetCursor(&lcd, 1, 4);
 80008c8:	2204      	movs	r2, #4
 80008ca:	2101      	movs	r1, #1
 80008cc:	4804      	ldr	r0, [pc, #16]	@ (80008e0 <DisplayWelcomeScreen+0x40>)
 80008ce:	f000 fb3f 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "KeyGuide");
 80008d2:	4905      	ldr	r1, [pc, #20]	@ (80008e8 <DisplayWelcomeScreen+0x48>)
 80008d4:	4802      	ldr	r0, [pc, #8]	@ (80008e0 <DisplayWelcomeScreen+0x40>)
 80008d6:	f000 fb6e 	bl	8000fb6 <GroveLCD_Print>
}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	200002c8 	.word	0x200002c8
 80008e4:	0800aa6c 	.word	0x0800aa6c
 80008e8:	0800aa78 	.word	0x0800aa78

080008ec <DisplayMainMenu>:

static void DisplayMainMenu(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 80008f0:	481b      	ldr	r0, [pc, #108]	@ (8000960 <DisplayMainMenu+0x74>)
 80008f2:	f000 fb1b 	bl	8000f2c <GroveLCD_Clear>
    LCD_ClearRow(0);
 80008f6:	2000      	movs	r0, #0
 80008f8:	f7ff fe50 	bl	800059c <LCD_ClearRow>
    LCD_ClearRow(1);
 80008fc:	2001      	movs	r0, #1
 80008fe:	f7ff fe4d 	bl	800059c <LCD_ClearRow>

    GroveLCD_SetCursor(&lcd, 0, 0);
 8000902:	2200      	movs	r2, #0
 8000904:	2100      	movs	r1, #0
 8000906:	4816      	ldr	r0, [pc, #88]	@ (8000960 <DisplayMainMenu+0x74>)
 8000908:	f000 fb22 	bl	8000f50 <GroveLCD_SetCursor>

    /* Print the currently selected main-menu entry */
    if (mainMenuIndex == 0) GroveLCD_Print(&lcd, "Notes symbol");
 800090c:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <DisplayMainMenu+0x78>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d104      	bne.n	800091e <DisplayMainMenu+0x32>
 8000914:	4914      	ldr	r1, [pc, #80]	@ (8000968 <DisplayMainMenu+0x7c>)
 8000916:	4812      	ldr	r0, [pc, #72]	@ (8000960 <DisplayMainMenu+0x74>)
 8000918:	f000 fb4d 	bl	8000fb6 <GroveLCD_Print>
 800091c:	e00c      	b.n	8000938 <DisplayMainMenu+0x4c>
    else if (mainMenuIndex == 1) GroveLCD_Print(&lcd, "Songs");
 800091e:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <DisplayMainMenu+0x78>)
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	2b01      	cmp	r3, #1
 8000924:	d104      	bne.n	8000930 <DisplayMainMenu+0x44>
 8000926:	4911      	ldr	r1, [pc, #68]	@ (800096c <DisplayMainMenu+0x80>)
 8000928:	480d      	ldr	r0, [pc, #52]	@ (8000960 <DisplayMainMenu+0x74>)
 800092a:	f000 fb44 	bl	8000fb6 <GroveLCD_Print>
 800092e:	e003      	b.n	8000938 <DisplayMainMenu+0x4c>
    else GroveLCD_Print(&lcd, "Basic chords");
 8000930:	490f      	ldr	r1, [pc, #60]	@ (8000970 <DisplayMainMenu+0x84>)
 8000932:	480b      	ldr	r0, [pc, #44]	@ (8000960 <DisplayMainMenu+0x74>)
 8000934:	f000 fb3f 	bl	8000fb6 <GroveLCD_Print>

    /* Optional header label on the right side */
    GroveLCD_SetCursor(&lcd, 0, 12);
 8000938:	220c      	movs	r2, #12
 800093a:	2100      	movs	r1, #0
 800093c:	4808      	ldr	r0, [pc, #32]	@ (8000960 <DisplayMainMenu+0x74>)
 800093e:	f000 fb07 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "MENU");
 8000942:	490c      	ldr	r1, [pc, #48]	@ (8000974 <DisplayMainMenu+0x88>)
 8000944:	4806      	ldr	r0, [pc, #24]	@ (8000960 <DisplayMainMenu+0x74>)
 8000946:	f000 fb36 	bl	8000fb6 <GroveLCD_Print>

    /* Hint line (must fit in 16 columns) */
    GroveLCD_SetCursor(&lcd, 1, 0);
 800094a:	2200      	movs	r2, #0
 800094c:	2101      	movs	r1, #1
 800094e:	4804      	ldr	r0, [pc, #16]	@ (8000960 <DisplayMainMenu+0x74>)
 8000950:	f000 fafe 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "NEXT=Down OK=Sel");
 8000954:	4908      	ldr	r1, [pc, #32]	@ (8000978 <DisplayMainMenu+0x8c>)
 8000956:	4802      	ldr	r0, [pc, #8]	@ (8000960 <DisplayMainMenu+0x74>)
 8000958:	f000 fb2d 	bl	8000fb6 <GroveLCD_Print>
}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}
 8000960:	200002c8 	.word	0x200002c8
 8000964:	20000221 	.word	0x20000221
 8000968:	0800aa84 	.word	0x0800aa84
 800096c:	0800aa94 	.word	0x0800aa94
 8000970:	0800aa9c 	.word	0x0800aa9c
 8000974:	0800aaac 	.word	0x0800aaac
 8000978:	0800aab4 	.word	0x0800aab4

0800097c <DisplayNotesLegend>:

static void DisplayNotesLegend(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 8000980:	481a      	ldr	r0, [pc, #104]	@ (80009ec <DisplayNotesLegend+0x70>)
 8000982:	f000 fad3 	bl	8000f2c <GroveLCD_Clear>
    LCD_ClearRow(0);
 8000986:	2000      	movs	r0, #0
 8000988:	f7ff fe08 	bl	800059c <LCD_ClearRow>
    LCD_ClearRow(1);
 800098c:	2001      	movs	r0, #1
 800098e:	f7ff fe05 	bl	800059c <LCD_ClearRow>

    /* Example: show sharp + flat and some duration icons */
    GroveLCD_SetCursor(&lcd, 0, 0);
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	4815      	ldr	r0, [pc, #84]	@ (80009ec <DisplayNotesLegend+0x70>)
 8000998:	f000 fada 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "A");
 800099c:	4914      	ldr	r1, [pc, #80]	@ (80009f0 <DisplayNotesLegend+0x74>)
 800099e:	4813      	ldr	r0, [pc, #76]	@ (80009ec <DisplayNotesLegend+0x70>)
 80009a0:	f000 fb09 	bl	8000fb6 <GroveLCD_Print>
    LCD_WriteCustom(5);          /* sharp */
 80009a4:	2005      	movs	r0, #5
 80009a6:	f7ff fe11 	bl	80005cc <LCD_WriteCustom>
    GroveLCD_Print(&lcd, "  B");
 80009aa:	4912      	ldr	r1, [pc, #72]	@ (80009f4 <DisplayNotesLegend+0x78>)
 80009ac:	480f      	ldr	r0, [pc, #60]	@ (80009ec <DisplayNotesLegend+0x70>)
 80009ae:	f000 fb02 	bl	8000fb6 <GroveLCD_Print>
    LCD_WriteCustom(6);          /* flat */
 80009b2:	2006      	movs	r0, #6
 80009b4:	f7ff fe0a 	bl	80005cc <LCD_WriteCustom>

    GroveLCD_SetCursor(&lcd, 1, 0);
 80009b8:	2200      	movs	r2, #0
 80009ba:	2101      	movs	r1, #1
 80009bc:	480b      	ldr	r0, [pc, #44]	@ (80009ec <DisplayNotesLegend+0x70>)
 80009be:	f000 fac7 	bl	8000f50 <GroveLCD_SetCursor>
    /* Show duration icons 0..4 */
    LCD_WriteCustom(0);
 80009c2:	2000      	movs	r0, #0
 80009c4:	f7ff fe02 	bl	80005cc <LCD_WriteCustom>
    LCD_WriteCustom(1);
 80009c8:	2001      	movs	r0, #1
 80009ca:	f7ff fdff 	bl	80005cc <LCD_WriteCustom>
    LCD_WriteCustom(2);
 80009ce:	2002      	movs	r0, #2
 80009d0:	f7ff fdfc 	bl	80005cc <LCD_WriteCustom>
    LCD_WriteCustom(3);
 80009d4:	2003      	movs	r0, #3
 80009d6:	f7ff fdf9 	bl	80005cc <LCD_WriteCustom>
    LCD_WriteCustom(4);
 80009da:	2004      	movs	r0, #4
 80009dc:	f7ff fdf6 	bl	80005cc <LCD_WriteCustom>
    GroveLCD_Print(&lcd, "  RESET=Back");
 80009e0:	4905      	ldr	r1, [pc, #20]	@ (80009f8 <DisplayNotesLegend+0x7c>)
 80009e2:	4802      	ldr	r0, [pc, #8]	@ (80009ec <DisplayNotesLegend+0x70>)
 80009e4:	f000 fae7 	bl	8000fb6 <GroveLCD_Print>
}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	200002c8 	.word	0x200002c8
 80009f0:	0800aac8 	.word	0x0800aac8
 80009f4:	0800aacc 	.word	0x0800aacc
 80009f8:	0800aad0 	.word	0x0800aad0

080009fc <DisplaySongsList>:

static void DisplaySongsList(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 8000a00:	4819      	ldr	r0, [pc, #100]	@ (8000a68 <DisplaySongsList+0x6c>)
 8000a02:	f000 fa93 	bl	8000f2c <GroveLCD_Clear>
    LCD_ClearRow(0);
 8000a06:	2000      	movs	r0, #0
 8000a08:	f7ff fdc8 	bl	800059c <LCD_ClearRow>
    LCD_ClearRow(1);
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	f7ff fdc5 	bl	800059c <LCD_ClearRow>

    GroveLCD_SetCursor(&lcd, 0, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2100      	movs	r1, #0
 8000a16:	4814      	ldr	r0, [pc, #80]	@ (8000a68 <DisplaySongsList+0x6c>)
 8000a18:	f000 fa9a 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "Songs");
 8000a1c:	4913      	ldr	r1, [pc, #76]	@ (8000a6c <DisplaySongsList+0x70>)
 8000a1e:	4812      	ldr	r0, [pc, #72]	@ (8000a68 <DisplaySongsList+0x6c>)
 8000a20:	f000 fac9 	bl	8000fb6 <GroveLCD_Print>

    GroveLCD_SetCursor(&lcd, 1, 0);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2101      	movs	r1, #1
 8000a28:	480f      	ldr	r0, [pc, #60]	@ (8000a68 <DisplaySongsList+0x6c>)
 8000a2a:	f000 fa91 	bl	8000f50 <GroveLCD_SetCursor>
    if (SONG_COUNT > 0) {
 8000a2e:	4b10      	ldr	r3, [pc, #64]	@ (8000a70 <DisplaySongsList+0x74>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d012      	beq.n	8000a5c <DisplaySongsList+0x60>
        GroveLCD_Print(&lcd, "> ");
 8000a36:	490f      	ldr	r1, [pc, #60]	@ (8000a74 <DisplaySongsList+0x78>)
 8000a38:	480b      	ldr	r0, [pc, #44]	@ (8000a68 <DisplaySongsList+0x6c>)
 8000a3a:	f000 fabc 	bl	8000fb6 <GroveLCD_Print>
        /* No explicit truncation; LCD will stop at 16 characters. */
        GroveLCD_Print(&lcd, songs[songListIndex].title);
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <DisplaySongsList+0x7c>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	4619      	mov	r1, r3
 8000a44:	4a0d      	ldr	r2, [pc, #52]	@ (8000a7c <DisplaySongsList+0x80>)
 8000a46:	460b      	mov	r3, r1
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	440b      	add	r3, r1
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	4413      	add	r3, r2
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4619      	mov	r1, r3
 8000a54:	4804      	ldr	r0, [pc, #16]	@ (8000a68 <DisplaySongsList+0x6c>)
 8000a56:	f000 faae 	bl	8000fb6 <GroveLCD_Print>
    } else {
        GroveLCD_Print(&lcd, "<no songs>");
    }
}
 8000a5a:	e003      	b.n	8000a64 <DisplaySongsList+0x68>
        GroveLCD_Print(&lcd, "<no songs>");
 8000a5c:	4908      	ldr	r1, [pc, #32]	@ (8000a80 <DisplaySongsList+0x84>)
 8000a5e:	4802      	ldr	r0, [pc, #8]	@ (8000a68 <DisplaySongsList+0x6c>)
 8000a60:	f000 faa9 	bl	8000fb6 <GroveLCD_Print>
}
 8000a64:	bf00      	nop
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	200002c8 	.word	0x200002c8
 8000a6c:	0800aa94 	.word	0x0800aa94
 8000a70:	0800b190 	.word	0x0800b190
 8000a74:	0800aae0 	.word	0x0800aae0
 8000a78:	20000222 	.word	0x20000222
 8000a7c:	20000164 	.word	0x20000164
 8000a80:	0800aae4 	.word	0x0800aae4

08000a84 <DisplayChordPacksList>:

static void DisplayChordPacksList(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 8000a88:	4819      	ldr	r0, [pc, #100]	@ (8000af0 <DisplayChordPacksList+0x6c>)
 8000a8a:	f000 fa4f 	bl	8000f2c <GroveLCD_Clear>
    LCD_ClearRow(0);
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f7ff fd84 	bl	800059c <LCD_ClearRow>
    LCD_ClearRow(1);
 8000a94:	2001      	movs	r0, #1
 8000a96:	f7ff fd81 	bl	800059c <LCD_ClearRow>

    GroveLCD_SetCursor(&lcd, 0, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4814      	ldr	r0, [pc, #80]	@ (8000af0 <DisplayChordPacksList+0x6c>)
 8000aa0:	f000 fa56 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "Chord packs");
 8000aa4:	4913      	ldr	r1, [pc, #76]	@ (8000af4 <DisplayChordPacksList+0x70>)
 8000aa6:	4812      	ldr	r0, [pc, #72]	@ (8000af0 <DisplayChordPacksList+0x6c>)
 8000aa8:	f000 fa85 	bl	8000fb6 <GroveLCD_Print>

    GroveLCD_SetCursor(&lcd, 1, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2101      	movs	r1, #1
 8000ab0:	480f      	ldr	r0, [pc, #60]	@ (8000af0 <DisplayChordPacksList+0x6c>)
 8000ab2:	f000 fa4d 	bl	8000f50 <GroveLCD_SetCursor>
    if (CHORD_PACK_COUNT > 0) {
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <DisplayChordPacksList+0x74>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d012      	beq.n	8000ae4 <DisplayChordPacksList+0x60>
        GroveLCD_Print(&lcd, "> ");
 8000abe:	490f      	ldr	r1, [pc, #60]	@ (8000afc <DisplayChordPacksList+0x78>)
 8000ac0:	480b      	ldr	r0, [pc, #44]	@ (8000af0 <DisplayChordPacksList+0x6c>)
 8000ac2:	f000 fa78 	bl	8000fb6 <GroveLCD_Print>
        GroveLCD_Print(&lcd, chordPacks[chordPackIndex].packName);
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b00 <DisplayChordPacksList+0x7c>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	4619      	mov	r1, r3
 8000acc:	4a0d      	ldr	r2, [pc, #52]	@ (8000b04 <DisplayChordPacksList+0x80>)
 8000ace:	460b      	mov	r3, r1
 8000ad0:	005b      	lsls	r3, r3, #1
 8000ad2:	440b      	add	r3, r1
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	4413      	add	r3, r2
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4619      	mov	r1, r3
 8000adc:	4804      	ldr	r0, [pc, #16]	@ (8000af0 <DisplayChordPacksList+0x6c>)
 8000ade:	f000 fa6a 	bl	8000fb6 <GroveLCD_Print>
    } else {
        GroveLCD_Print(&lcd, "<no packs>");
    }
}
 8000ae2:	e003      	b.n	8000aec <DisplayChordPacksList+0x68>
        GroveLCD_Print(&lcd, "<no packs>");
 8000ae4:	4908      	ldr	r1, [pc, #32]	@ (8000b08 <DisplayChordPacksList+0x84>)
 8000ae6:	4802      	ldr	r0, [pc, #8]	@ (8000af0 <DisplayChordPacksList+0x6c>)
 8000ae8:	f000 fa65 	bl	8000fb6 <GroveLCD_Print>
}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	200002c8 	.word	0x200002c8
 8000af4:	0800aaf0 	.word	0x0800aaf0
 8000af8:	0800b156 	.word	0x0800b156
 8000afc:	0800aae0 	.word	0x0800aae0
 8000b00:	20000223 	.word	0x20000223
 8000b04:	200000f0 	.word	0x200000f0
 8000b08:	0800aafc 	.word	0x0800aafc

08000b0c <read_raw>:
 * Returns:
 * - 1 for released (GPIO HIGH)
 * - 0 for pressed  (GPIO LOW)
 */
static uint8_t read_raw(ButtonType b)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState ps = GPIO_PIN_SET;
 8000b16:	2301      	movs	r3, #1
 8000b18:	73fb      	strb	r3, [r7, #15]

    switch (b) {
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d00d      	beq.n	8000b3c <read_raw+0x30>
 8000b20:	2b02      	cmp	r3, #2
 8000b22:	dc1a      	bgt.n	8000b5a <read_raw+0x4e>
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d011      	beq.n	8000b4c <read_raw+0x40>
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d116      	bne.n	8000b5a <read_raw+0x4e>
        case BUTTON_NEXT:  ps = HAL_GPIO_ReadPin(BTN_NEXT_PORT, BTN_NEXT_PIN); break;
 8000b2c:	2102      	movs	r1, #2
 8000b2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b32:	f002 f855 	bl	8002be0 <HAL_GPIO_ReadPin>
 8000b36:	4603      	mov	r3, r0
 8000b38:	73fb      	strb	r3, [r7, #15]
 8000b3a:	e011      	b.n	8000b60 <read_raw+0x54>
        case BUTTON_OK:    ps = HAL_GPIO_ReadPin(BTN_OK_PORT, BTN_OK_PIN);     break;
 8000b3c:	2110      	movs	r1, #16
 8000b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b42:	f002 f84d 	bl	8002be0 <HAL_GPIO_ReadPin>
 8000b46:	4603      	mov	r3, r0
 8000b48:	73fb      	strb	r3, [r7, #15]
 8000b4a:	e009      	b.n	8000b60 <read_raw+0x54>
        case BUTTON_RESET: ps = HAL_GPIO_ReadPin(BTN_RESET_PORT, BTN_RESET_PIN); break;
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	4809      	ldr	r0, [pc, #36]	@ (8000b74 <read_raw+0x68>)
 8000b50:	f002 f846 	bl	8002be0 <HAL_GPIO_ReadPin>
 8000b54:	4603      	mov	r3, r0
 8000b56:	73fb      	strb	r3, [r7, #15]
 8000b58:	e002      	b.n	8000b60 <read_raw+0x54>
        default:           ps = GPIO_PIN_SET; break;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	73fb      	strb	r3, [r7, #15]
 8000b5e:	bf00      	nop
    }

    /* pull-up: released=1, pressed=0 */
    return (ps == GPIO_PIN_RESET) ? 0U : 1U;
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	bf14      	ite	ne
 8000b66:	2301      	movne	r3, #1
 8000b68:	2300      	moveq	r3, #0
 8000b6a:	b2db      	uxtb	r3, r3
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	48000400 	.word	0x48000400

08000b78 <Button_Init>:

void Button_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b08a      	sub	sp, #40	@ 0x28
 8000b7c:	af00      	add	r7, sp, #0
    /*
     * If pins are already configured in CubeMX, this is optional.
     * Keeping it here is fine as a safety net (input + pull-up).
     */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	4b3f      	ldr	r3, [pc, #252]	@ (8000c7c <Button_Init+0x104>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	4a3e      	ldr	r2, [pc, #248]	@ (8000c7c <Button_Init+0x104>)
 8000b84:	f043 0301 	orr.w	r3, r3, #1
 8000b88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c7c <Button_Init+0x104>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b96:	4b39      	ldr	r3, [pc, #228]	@ (8000c7c <Button_Init+0x104>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	4a38      	ldr	r2, [pc, #224]	@ (8000c7c <Button_Init+0x104>)
 8000b9c:	f043 0302 	orr.w	r3, r3, #2
 8000ba0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba2:	4b36      	ldr	r3, [pc, #216]	@ (8000c7c <Button_Init+0x104>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	f003 0302 	and.w	r3, r3, #2
 8000baa:	603b      	str	r3, [r7, #0]
 8000bac:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.Mode  = GPIO_MODE_INPUT;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	617b      	str	r3, [r7, #20]

    GPIO_InitStruct.Pin = BTN_NEXT_PIN;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(BTN_NEXT_PORT, &GPIO_InitStruct);
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc8:	f001 fe60 	bl	800288c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BTN_OK_PIN;
 8000bcc:	2310      	movs	r3, #16
 8000bce:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(BTN_OK_PORT, &GPIO_InitStruct);
 8000bd0:	f107 0308 	add.w	r3, r7, #8
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bda:	f001 fe57 	bl	800288c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BTN_RESET_PIN;
 8000bde:	2301      	movs	r3, #1
 8000be0:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(BTN_RESET_PORT, &GPIO_InitStruct);
 8000be2:	f107 0308 	add.w	r3, r7, #8
 8000be6:	4619      	mov	r1, r3
 8000be8:	4825      	ldr	r0, [pc, #148]	@ (8000c80 <Button_Init+0x108>)
 8000bea:	f001 fe4f 	bl	800288c <HAL_GPIO_Init>

    /* Initialize software state from the current raw levels. */
    uint32_t now = HAL_GetTick();
 8000bee:	f001 fd0b 	bl	8002608 <HAL_GetTick>
 8000bf2:	6238      	str	r0, [r7, #32]
    for (uint8_t i = 0; i < BUTTON_COUNT; i++) {
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000bfa:	e036      	b.n	8000c6a <Button_Init+0xf2>
        uint8_t raw = read_raw((ButtonType)i);
 8000bfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff ff83 	bl	8000b0c <read_raw>
 8000c06:	4603      	mov	r3, r0
 8000c08:	77fb      	strb	r3, [r7, #31]
        g_btn[i].stable_level   = raw;
 8000c0a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000c0e:	491d      	ldr	r1, [pc, #116]	@ (8000c84 <Button_Init+0x10c>)
 8000c10:	4613      	mov	r3, r2
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	4413      	add	r3, r2
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	440b      	add	r3, r1
 8000c1a:	7ffa      	ldrb	r2, [r7, #31]
 8000c1c:	701a      	strb	r2, [r3, #0]
        g_btn[i].last_raw_level = raw;
 8000c1e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000c22:	4918      	ldr	r1, [pc, #96]	@ (8000c84 <Button_Init+0x10c>)
 8000c24:	4613      	mov	r3, r2
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	4413      	add	r3, r2
 8000c2a:	009b      	lsls	r3, r3, #2
 8000c2c:	440b      	add	r3, r1
 8000c2e:	3301      	adds	r3, #1
 8000c30:	7ffa      	ldrb	r2, [r7, #31]
 8000c32:	701a      	strb	r2, [r3, #0]
        g_btn[i].last_change_ms = now;
 8000c34:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000c38:	4912      	ldr	r1, [pc, #72]	@ (8000c84 <Button_Init+0x10c>)
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	4413      	add	r3, r2
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	440b      	add	r3, r1
 8000c44:	3304      	adds	r3, #4
 8000c46:	6a3a      	ldr	r2, [r7, #32]
 8000c48:	601a      	str	r2, [r3, #0]
        g_btn[i].pressed_event  = 0;
 8000c4a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000c4e:	490d      	ldr	r1, [pc, #52]	@ (8000c84 <Button_Init+0x10c>)
 8000c50:	4613      	mov	r3, r2
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	4413      	add	r3, r2
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	440b      	add	r3, r1
 8000c5a:	3308      	adds	r3, #8
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < BUTTON_COUNT; i++) {
 8000c60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c64:	3301      	adds	r3, #1
 8000c66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000c6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c6e:	2b02      	cmp	r3, #2
 8000c70:	d9c4      	bls.n	8000bfc <Button_Init+0x84>
    }
}
 8000c72:	bf00      	nop
 8000c74:	bf00      	nop
 8000c76:	3728      	adds	r7, #40	@ 0x28
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	48000400 	.word	0x48000400
 8000c84:	20000224 	.word	0x20000224

08000c88 <Button_Update>:

void Button_Update(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8000c8e:	f001 fcbb 	bl	8002608 <HAL_GetTick>
 8000c92:	60b8      	str	r0, [r7, #8]

    for (uint8_t i = 0; i < BUTTON_COUNT; i++)
 8000c94:	2300      	movs	r3, #0
 8000c96:	73fb      	strb	r3, [r7, #15]
 8000c98:	e064      	b.n	8000d64 <Button_Update+0xdc>
    {
        ButtonType b = (ButtonType)i;
 8000c9a:	7bfb      	ldrb	r3, [r7, #15]
 8000c9c:	71fb      	strb	r3, [r7, #7]
        uint8_t raw = read_raw(b);
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff33 	bl	8000b0c <read_raw>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	71bb      	strb	r3, [r7, #6]

        /* Track raw-level changes and reset debounce timer on any transition. */
        if (raw != g_btn[i].last_raw_level) {
 8000caa:	7bfa      	ldrb	r2, [r7, #15]
 8000cac:	4931      	ldr	r1, [pc, #196]	@ (8000d74 <Button_Update+0xec>)
 8000cae:	4613      	mov	r3, r2
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	4413      	add	r3, r2
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	440b      	add	r3, r1
 8000cb8:	3301      	adds	r3, #1
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	79ba      	ldrb	r2, [r7, #6]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	d013      	beq.n	8000cea <Button_Update+0x62>
            g_btn[i].last_raw_level = raw;
 8000cc2:	7bfa      	ldrb	r2, [r7, #15]
 8000cc4:	492b      	ldr	r1, [pc, #172]	@ (8000d74 <Button_Update+0xec>)
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	4413      	add	r3, r2
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	440b      	add	r3, r1
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	79ba      	ldrb	r2, [r7, #6]
 8000cd4:	701a      	strb	r2, [r3, #0]
            g_btn[i].last_change_ms = now;
 8000cd6:	7bfa      	ldrb	r2, [r7, #15]
 8000cd8:	4926      	ldr	r1, [pc, #152]	@ (8000d74 <Button_Update+0xec>)
 8000cda:	4613      	mov	r3, r2
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	4413      	add	r3, r2
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	440b      	add	r3, r1
 8000ce4:	3304      	adds	r3, #4
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	601a      	str	r2, [r3, #0]
        }

        /* If the raw level has been stable long enough, accept it as stable. */
        if ((now - g_btn[i].last_change_ms) >= DEBOUNCE_MS)
 8000cea:	7bfa      	ldrb	r2, [r7, #15]
 8000cec:	4921      	ldr	r1, [pc, #132]	@ (8000d74 <Button_Update+0xec>)
 8000cee:	4613      	mov	r3, r2
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	4413      	add	r3, r2
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	440b      	add	r3, r1
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	68ba      	ldr	r2, [r7, #8]
 8000cfe:	1ad3      	subs	r3, r2, r3
 8000d00:	2b1d      	cmp	r3, #29
 8000d02:	d92c      	bls.n	8000d5e <Button_Update+0xd6>
        {
            if (raw != g_btn[i].stable_level)
 8000d04:	7bfa      	ldrb	r2, [r7, #15]
 8000d06:	491b      	ldr	r1, [pc, #108]	@ (8000d74 <Button_Update+0xec>)
 8000d08:	4613      	mov	r3, r2
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	4413      	add	r3, r2
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	440b      	add	r3, r1
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	79ba      	ldrb	r2, [r7, #6]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d021      	beq.n	8000d5e <Button_Update+0xd6>
            {
                /* Stable edge detected */
                uint8_t prev = g_btn[i].stable_level;
 8000d1a:	7bfa      	ldrb	r2, [r7, #15]
 8000d1c:	4915      	ldr	r1, [pc, #84]	@ (8000d74 <Button_Update+0xec>)
 8000d1e:	4613      	mov	r3, r2
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	4413      	add	r3, r2
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	440b      	add	r3, r1
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	717b      	strb	r3, [r7, #5]
                g_btn[i].stable_level = raw;
 8000d2c:	7bfa      	ldrb	r2, [r7, #15]
 8000d2e:	4911      	ldr	r1, [pc, #68]	@ (8000d74 <Button_Update+0xec>)
 8000d30:	4613      	mov	r3, r2
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	4413      	add	r3, r2
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	440b      	add	r3, r1
 8000d3a:	79ba      	ldrb	r2, [r7, #6]
 8000d3c:	701a      	strb	r2, [r3, #0]

                /* Press event = released->pressed transition (1->0) */
                if (prev == 1U && raw == 0U) {
 8000d3e:	797b      	ldrb	r3, [r7, #5]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d10c      	bne.n	8000d5e <Button_Update+0xd6>
 8000d44:	79bb      	ldrb	r3, [r7, #6]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d109      	bne.n	8000d5e <Button_Update+0xd6>
                    g_btn[i].pressed_event = 1U;
 8000d4a:	7bfa      	ldrb	r2, [r7, #15]
 8000d4c:	4909      	ldr	r1, [pc, #36]	@ (8000d74 <Button_Update+0xec>)
 8000d4e:	4613      	mov	r3, r2
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	4413      	add	r3, r2
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	440b      	add	r3, r1
 8000d58:	3308      	adds	r3, #8
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < BUTTON_COUNT; i++)
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
 8000d60:	3301      	adds	r3, #1
 8000d62:	73fb      	strb	r3, [r7, #15]
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d997      	bls.n	8000c9a <Button_Update+0x12>
                }
            }
        }
    }
}
 8000d6a:	bf00      	nop
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000224 	.word	0x20000224

08000d78 <Button_WasPressed>:

bool Button_WasPressed(ButtonType button)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
    if (button >= BUTTON_COUNT) return false;
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	2b02      	cmp	r3, #2
 8000d86:	d901      	bls.n	8000d8c <Button_WasPressed+0x14>
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e017      	b.n	8000dbc <Button_WasPressed+0x44>

    /* One-shot: return true once and clear the latched flag. */
    if (g_btn[button].pressed_event) {
 8000d8c:	79fa      	ldrb	r2, [r7, #7]
 8000d8e:	490e      	ldr	r1, [pc, #56]	@ (8000dc8 <Button_WasPressed+0x50>)
 8000d90:	4613      	mov	r3, r2
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	4413      	add	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	440b      	add	r3, r1
 8000d9a:	3308      	adds	r3, #8
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d00b      	beq.n	8000dba <Button_WasPressed+0x42>
        g_btn[button].pressed_event = 0;
 8000da2:	79fa      	ldrb	r2, [r7, #7]
 8000da4:	4908      	ldr	r1, [pc, #32]	@ (8000dc8 <Button_WasPressed+0x50>)
 8000da6:	4613      	mov	r3, r2
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	4413      	add	r3, r2
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	440b      	add	r3, r1
 8000db0:	3308      	adds	r3, #8
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
        return true;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e000      	b.n	8000dbc <Button_WasPressed+0x44>
    }
    return false;
 8000dba:	2300      	movs	r3, #0
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	20000224 	.word	0x20000224

08000dcc <lcd_hal_addr>:

/**
 * @brief Convert 7-bit I2C address into HAL format (left-shift by 1).
 */
static inline uint16_t lcd_hal_addr(const GroveLCD_t *lcd)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
    return (uint16_t)(lcd->addr_7bit << 1);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	791b      	ldrb	r3, [r3, #4]
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	b29b      	uxth	r3, r3
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <lcd_write_cmd>:

/**
 * @brief Low-level helper: write one command byte to the LCD command register.
 */
static HAL_StatusTypeDef lcd_write_cmd(GroveLCD_t *lcd, uint8_t cmd)
{
 8000de8:	b590      	push	{r4, r7, lr}
 8000dea:	b087      	sub	sp, #28
 8000dec:	af04      	add	r7, sp, #16
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	460b      	mov	r3, r1
 8000df2:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681c      	ldr	r4, [r3, #0]
 8000df8:	6878      	ldr	r0, [r7, #4]
 8000dfa:	f7ff ffe7 	bl	8000dcc <lcd_hal_addr>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	4619      	mov	r1, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	9302      	str	r3, [sp, #8]
 8000e08:	2301      	movs	r3, #1
 8000e0a:	9301      	str	r3, [sp, #4]
 8000e0c:	1cfb      	adds	r3, r7, #3
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	2301      	movs	r3, #1
 8000e12:	2280      	movs	r2, #128	@ 0x80
 8000e14:	4620      	mov	r0, r4
 8000e16:	f003 fbdf 	bl	80045d8 <HAL_I2C_Mem_Write>
 8000e1a:	4603      	mov	r3, r0
        I2C_MEMADD_SIZE_8BIT,
        &cmd,
        1,
        lcd->timeout_ms
    );
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd90      	pop	{r4, r7, pc}

08000e24 <lcd_write_data>:

/**
 * @brief Low-level helper: write one data byte to the LCD data register.
 */
static HAL_StatusTypeDef lcd_write_data(GroveLCD_t *lcd, uint8_t data)
{
 8000e24:	b590      	push	{r4, r7, lr}
 8000e26:	b087      	sub	sp, #28
 8000e28:	af04      	add	r7, sp, #16
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681c      	ldr	r4, [r3, #0]
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff ffc9 	bl	8000dcc <lcd_hal_addr>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	9302      	str	r3, [sp, #8]
 8000e44:	2301      	movs	r3, #1
 8000e46:	9301      	str	r3, [sp, #4]
 8000e48:	1cfb      	adds	r3, r7, #3
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	2240      	movs	r2, #64	@ 0x40
 8000e50:	4620      	mov	r0, r4
 8000e52:	f003 fbc1 	bl	80045d8 <HAL_I2C_Mem_Write>
 8000e56:	4603      	mov	r3, r0
        I2C_MEMADD_SIZE_8BIT,
        &data,
        1,
        lcd->timeout_ms
    );
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd90      	pop	{r4, r7, pc}

08000e60 <GroveLCD_Init>:

HAL_StatusTypeDef GroveLCD_Init(GroveLCD_t *lcd, I2C_HandleTypeDef *hi2c, uint8_t addr_7bit)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	71fb      	strb	r3, [r7, #7]
    if (lcd == NULL || hi2c == NULL)
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d002      	beq.n	8000e7a <GroveLCD_Init+0x1a>
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d101      	bne.n	8000e7e <GroveLCD_Init+0x1e>
        return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e052      	b.n	8000f24 <GroveLCD_Init+0xc4>

    /* Store I2C handle, address and a conservative default timeout. */
    lcd->hi2c = hi2c;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	68ba      	ldr	r2, [r7, #8]
 8000e82:	601a      	str	r2, [r3, #0]
    lcd->addr_7bit = addr_7bit;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	79fa      	ldrb	r2, [r7, #7]
 8000e88:	711a      	strb	r2, [r3, #4]
    lcd->timeout_ms = 50;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	2232      	movs	r2, #50	@ 0x32
 8000e8e:	609a      	str	r2, [r3, #8]

    /* Power-up delay */
    HAL_Delay(50);
 8000e90:	2032      	movs	r0, #50	@ 0x32
 8000e92:	f001 fbc5 	bl	8002620 <HAL_Delay>
     * Initialization sequence (HD44780-like).
     * Delays are conservative for reliability across modules.
     */
    HAL_StatusTypeDef st;

    st = lcd_write_cmd(lcd, LCD_CMD_HOME);
 8000e96:	2102      	movs	r1, #2
 8000e98:	68f8      	ldr	r0, [r7, #12]
 8000e9a:	f7ff ffa5 	bl	8000de8 <lcd_write_cmd>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000ea2:	7dfb      	ldrb	r3, [r7, #23]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <GroveLCD_Init+0x4c>
 8000ea8:	7dfb      	ldrb	r3, [r7, #23]
 8000eaa:	e03b      	b.n	8000f24 <GroveLCD_Init+0xc4>
    HAL_Delay(5);
 8000eac:	2005      	movs	r0, #5
 8000eae:	f001 fbb7 	bl	8002620 <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS); // 0x28
 8000eb2:	2128      	movs	r1, #40	@ 0x28
 8000eb4:	68f8      	ldr	r0, [r7, #12]
 8000eb6:	f7ff ff97 	bl	8000de8 <lcd_write_cmd>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000ebe:	7dfb      	ldrb	r3, [r7, #23]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <GroveLCD_Init+0x68>
 8000ec4:	7dfb      	ldrb	r3, [r7, #23]
 8000ec6:	e02d      	b.n	8000f24 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 8000ec8:	2001      	movs	r0, #1
 8000eca:	f001 fba9 	bl	8002620 <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_DISPLAYCTRL | LCD_DISPLAY_ON | LCD_CURSOR_OFF | LCD_BLINK_OFF); // 0x0C
 8000ece:	210c      	movs	r1, #12
 8000ed0:	68f8      	ldr	r0, [r7, #12]
 8000ed2:	f7ff ff89 	bl	8000de8 <lcd_write_cmd>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000eda:	7dfb      	ldrb	r3, [r7, #23]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <GroveLCD_Init+0x84>
 8000ee0:	7dfb      	ldrb	r3, [r7, #23]
 8000ee2:	e01f      	b.n	8000f24 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f001 fb9b 	bl	8002620 <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_CLEAR);
 8000eea:	2101      	movs	r1, #1
 8000eec:	68f8      	ldr	r0, [r7, #12]
 8000eee:	f7ff ff7b 	bl	8000de8 <lcd_write_cmd>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000ef6:	7dfb      	ldrb	r3, [r7, #23]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <GroveLCD_Init+0xa0>
 8000efc:	7dfb      	ldrb	r3, [r7, #23]
 8000efe:	e011      	b.n	8000f24 <GroveLCD_Init+0xc4>
    HAL_Delay(3);
 8000f00:	2003      	movs	r0, #3
 8000f02:	f001 fb8d 	bl	8002620 <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_ENTRYMODE | LCD_ENTRY_INC | LCD_ENTRY_SHIFT_OFF); // 0x06
 8000f06:	2106      	movs	r1, #6
 8000f08:	68f8      	ldr	r0, [r7, #12]
 8000f0a:	f7ff ff6d 	bl	8000de8 <lcd_write_cmd>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000f12:	7dfb      	ldrb	r3, [r7, #23]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <GroveLCD_Init+0xbc>
 8000f18:	7dfb      	ldrb	r3, [r7, #23]
 8000f1a:	e003      	b.n	8000f24 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	f001 fb7f 	bl	8002620 <HAL_Delay>

    return HAL_OK;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3718      	adds	r7, #24
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <GroveLCD_Clear>:

HAL_StatusTypeDef GroveLCD_Clear(GroveLCD_t *lcd)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
    /* Clear requires a longer execution time on the LCD controller. */
    HAL_StatusTypeDef st = lcd_write_cmd(lcd, LCD_CMD_CLEAR);
 8000f34:	2101      	movs	r1, #1
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff ff56 	bl	8000de8 <lcd_write_cmd>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(3);
 8000f40:	2003      	movs	r0, #3
 8000f42:	f001 fb6d 	bl	8002620 <HAL_Delay>
    return st;
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <GroveLCD_SetCursor>:
    HAL_Delay(3);
    return st;
}

HAL_StatusTypeDef GroveLCD_SetCursor(GroveLCD_t *lcd, uint8_t row, uint8_t col)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	70fb      	strb	r3, [r7, #3]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	70bb      	strb	r3, [r7, #2]
    /*
     * Standard 16x2 DDRAM layout:
     * row 0 -> 0x00..0x0F
     * row 1 -> 0x40..0x4F
     */
    uint8_t base = (row == 0) ? 0x00 : 0x40;
 8000f60:	78fb      	ldrb	r3, [r7, #3]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d101      	bne.n	8000f6a <GroveLCD_SetCursor+0x1a>
 8000f66:	2300      	movs	r3, #0
 8000f68:	e000      	b.n	8000f6c <GroveLCD_SetCursor+0x1c>
 8000f6a:	2340      	movs	r3, #64	@ 0x40
 8000f6c:	73fb      	strb	r3, [r7, #15]
    uint8_t addr = (uint8_t)(base + (col & 0x0F));
 8000f6e:	78bb      	ldrb	r3, [r7, #2]
 8000f70:	f003 030f 	and.w	r3, r3, #15
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	4413      	add	r3, r2
 8000f7a:	73bb      	strb	r3, [r7, #14]
    return lcd_write_cmd(lcd, (uint8_t)(LCD_CMD_SET_DDRAM | addr));
 8000f7c:	7bbb      	ldrb	r3, [r7, #14]
 8000f7e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	4619      	mov	r1, r3
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ff2e 	bl	8000de8 <lcd_write_cmd>
 8000f8c:	4603      	mov	r3, r0
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <GroveLCD_WriteChar>:

HAL_StatusTypeDef GroveLCD_WriteChar(GroveLCD_t *lcd, char c)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b082      	sub	sp, #8
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	70fb      	strb	r3, [r7, #3]
    return lcd_write_data(lcd, (uint8_t)c);
 8000fa2:	78fb      	ldrb	r3, [r7, #3]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff ff3c 	bl	8000e24 <lcd_write_data>
 8000fac:	4603      	mov	r3, r0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <GroveLCD_Print>:

HAL_StatusTypeDef GroveLCD_Print(GroveLCD_t *lcd, const char *s)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b084      	sub	sp, #16
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
 8000fbe:	6039      	str	r1, [r7, #0]
    if (lcd == NULL || s == NULL) return HAL_ERROR;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d002      	beq.n	8000fcc <GroveLCD_Print+0x16>
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d101      	bne.n	8000fd0 <GroveLCD_Print+0x1a>
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e016      	b.n	8000ffe <GroveLCD_Print+0x48>

    HAL_StatusTypeDef st = HAL_OK;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	73fb      	strb	r3, [r7, #15]
    while (*s)
 8000fd4:	e00e      	b.n	8000ff4 <GroveLCD_Print+0x3e>
    {
        st = lcd_write_data(lcd, (uint8_t)*s++);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	1c5a      	adds	r2, r3, #1
 8000fda:	603a      	str	r2, [r7, #0]
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ff1f 	bl	8000e24 <lcd_write_data>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	73fb      	strb	r3, [r7, #15]
        if (st != HAL_OK) return st;
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <GroveLCD_Print+0x3e>
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	e004      	b.n	8000ffe <GroveLCD_Print+0x48>
    while (*s)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d1ec      	bne.n	8000fd6 <GroveLCD_Print+0x20>
    }
    return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <GroveLCD_CreateChar>:

HAL_StatusTypeDef GroveLCD_CreateChar(GroveLCD_t *lcd, uint8_t slot, const uint8_t pattern[8])
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b086      	sub	sp, #24
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	460b      	mov	r3, r1
 8001010:	607a      	str	r2, [r7, #4]
 8001012:	72fb      	strb	r3, [r7, #11]
    if (lcd == NULL || pattern == NULL) return HAL_ERROR;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d002      	beq.n	8001020 <GroveLCD_CreateChar+0x1a>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d101      	bne.n	8001024 <GroveLCD_CreateChar+0x1e>
 8001020:	2301      	movs	r3, #1
 8001022:	e041      	b.n	80010a8 <GroveLCD_CreateChar+0xa2>
    if (slot > 7) return HAL_ERROR;
 8001024:	7afb      	ldrb	r3, [r7, #11]
 8001026:	2b07      	cmp	r3, #7
 8001028:	d901      	bls.n	800102e <GroveLCD_CreateChar+0x28>
 800102a:	2301      	movs	r3, #1
 800102c:	e03c      	b.n	80010a8 <GroveLCD_CreateChar+0xa2>

    /* 1) Set CGRAM address: 0x40 | (slot * 8) */
    uint8_t cmd = (uint8_t)(LCD_CMD_SET_CGRAM | ((slot & 0x07) << 3));
 800102e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001032:	00db      	lsls	r3, r3, #3
 8001034:	b25b      	sxtb	r3, r3
 8001036:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800103a:	b25b      	sxtb	r3, r3
 800103c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001040:	b25b      	sxtb	r3, r3
 8001042:	75bb      	strb	r3, [r7, #22]
    HAL_StatusTypeDef st = lcd_write_cmd(lcd, cmd);
 8001044:	7dbb      	ldrb	r3, [r7, #22]
 8001046:	4619      	mov	r1, r3
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f7ff fecd 	bl	8000de8 <lcd_write_cmd>
 800104e:	4603      	mov	r3, r0
 8001050:	757b      	strb	r3, [r7, #21]
    if (st != HAL_OK) return st;
 8001052:	7d7b      	ldrb	r3, [r7, #21]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <GroveLCD_CreateChar+0x56>
 8001058:	7d7b      	ldrb	r3, [r7, #21]
 800105a:	e025      	b.n	80010a8 <GroveLCD_CreateChar+0xa2>

    /* 2) Write 8 rows (only lower 5 bits are used by the character generator) */
    for (uint8_t i = 0; i < 8; i++)
 800105c:	2300      	movs	r3, #0
 800105e:	75fb      	strb	r3, [r7, #23]
 8001060:	e015      	b.n	800108e <GroveLCD_CreateChar+0x88>
    {
        uint8_t row = (uint8_t)(pattern[i] & 0x1F);
 8001062:	7dfb      	ldrb	r3, [r7, #23]
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	4413      	add	r3, r2
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	f003 031f 	and.w	r3, r3, #31
 800106e:	753b      	strb	r3, [r7, #20]
        st = lcd_write_data(lcd, row);
 8001070:	7d3b      	ldrb	r3, [r7, #20]
 8001072:	4619      	mov	r1, r3
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f7ff fed5 	bl	8000e24 <lcd_write_data>
 800107a:	4603      	mov	r3, r0
 800107c:	757b      	strb	r3, [r7, #21]
        if (st != HAL_OK) return st;
 800107e:	7d7b      	ldrb	r3, [r7, #21]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <GroveLCD_CreateChar+0x82>
 8001084:	7d7b      	ldrb	r3, [r7, #21]
 8001086:	e00f      	b.n	80010a8 <GroveLCD_CreateChar+0xa2>
    for (uint8_t i = 0; i < 8; i++)
 8001088:	7dfb      	ldrb	r3, [r7, #23]
 800108a:	3301      	adds	r3, #1
 800108c:	75fb      	strb	r3, [r7, #23]
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	2b07      	cmp	r3, #7
 8001092:	d9e6      	bls.n	8001062 <GroveLCD_CreateChar+0x5c>
    }

    /* 3) Return to DDRAM (recommended after CGRAM write) */
    st = lcd_write_cmd(lcd, LCD_CMD_SET_DDRAM);
 8001094:	2180      	movs	r1, #128	@ 0x80
 8001096:	68f8      	ldr	r0, [r7, #12]
 8001098:	f7ff fea6 	bl	8000de8 <lcd_write_cmd>
 800109c:	4603      	mov	r3, r0
 800109e:	757b      	strb	r3, [r7, #21]
    HAL_Delay(1);
 80010a0:	2001      	movs	r0, #1
 80010a2:	f001 fabd 	bl	8002620 <HAL_Delay>
    return st;
 80010a6:	7d7b      	ldrb	r3, [r7, #21]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <LCD_ClearRow>:

/* --- Local LCD helpers --- */

/* Clears one LCD row by overwriting it with spaces. */
static void LCD_ClearRow(uint8_t row)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
    GroveLCD_SetCursor(&lcd, row, 0);
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	2200      	movs	r2, #0
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <LCD_ClearRow+0x28>)
 80010c2:	f7ff ff45 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "                ");
 80010c6:	4905      	ldr	r1, [pc, #20]	@ (80010dc <LCD_ClearRow+0x2c>)
 80010c8:	4803      	ldr	r0, [pc, #12]	@ (80010d8 <LCD_ClearRow+0x28>)
 80010ca:	f7ff ff74 	bl	8000fb6 <GroveLCD_Print>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200002c8 	.word	0x200002c8
 80010dc:	0800ab58 	.word	0x0800ab58

080010e0 <LCD_WriteCustom>:

/* Writes one custom character (CGRAM slot 0..7) to the LCD. */
static void LCD_WriteCustom(uint8_t slot)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
    GroveLCD_WriteChar(&lcd, (char)slot);
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	4619      	mov	r1, r3
 80010ee:	4803      	ldr	r0, [pc, #12]	@ (80010fc <LCD_WriteCustom+0x1c>)
 80010f0:	f7ff ff51 	bl	8000f96 <GroveLCD_WriteChar>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200002c8 	.word	0x200002c8

08001100 <MidiToOctaveChar>:
/*
 * Convert MIDI note number to octave character.
 * MIDI convention: C4=60 -> octave 4. Formula: octave = (midi/12) - 1.
 */
static char MidiToOctaveChar(int8_t midi)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
    if (midi < 0) return '?';
 800110a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110e:	2b00      	cmp	r3, #0
 8001110:	da01      	bge.n	8001116 <MidiToOctaveChar+0x16>
 8001112:	233f      	movs	r3, #63	@ 0x3f
 8001114:	e016      	b.n	8001144 <MidiToOctaveChar+0x44>
    int octave = (midi / 12) - 1;
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	4a0d      	ldr	r2, [pc, #52]	@ (8001150 <MidiToOctaveChar+0x50>)
 800111c:	fb82 1203 	smull	r1, r2, r2, r3
 8001120:	1052      	asrs	r2, r2, #1
 8001122:	17db      	asrs	r3, r3, #31
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	b25b      	sxtb	r3, r3
 8001128:	3b01      	subs	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
    if (octave < 0 || octave > 9) return '?';
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2b00      	cmp	r3, #0
 8001130:	db02      	blt.n	8001138 <MidiToOctaveChar+0x38>
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	2b09      	cmp	r3, #9
 8001136:	dd01      	ble.n	800113c <MidiToOctaveChar+0x3c>
 8001138:	233f      	movs	r3, #63	@ 0x3f
 800113a:	e003      	b.n	8001144 <MidiToOctaveChar+0x44>
    return (char)('0' + octave);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	3330      	adds	r3, #48	@ 0x30
 8001142:	b2db      	uxtb	r3, r3
}
 8001144:	4618      	mov	r0, r3
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	2aaaaaab 	.word	0x2aaaaaab

08001154 <ResetStepHit>:

/* --- Step/slot helpers --- */

/* Resets per-step note hit flags. */
static void ResetStepHit(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
    stepHit[0] = false;
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <ResetStepHit+0x20>)
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]
    stepHit[1] = false;
 800115e:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <ResetStepHit+0x20>)
 8001160:	2200      	movs	r2, #0
 8001162:	705a      	strb	r2, [r3, #1]
    stepHit[2] = false;
 8001164:	4b03      	ldr	r3, [pc, #12]	@ (8001174 <ResetStepHit+0x20>)
 8001166:	2200      	movs	r2, #0
 8001168:	709a      	strb	r2, [r3, #2]
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	20000254 	.word	0x20000254

08001178 <GetCurrentSlotCount>:

/* Returns number of required notes for the current step (capped by 3 in logic). */
static uint8_t GetCurrentSlotCount(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
    if (currentSong != NULL) {
 800117c:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <GetCurrentSlotCount+0x58>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d00d      	beq.n	80011a0 <GetCurrentSlotCount+0x28>
        return currentSong->steps[currentStepIndex].noteCount;
 8001184:	4b12      	ldr	r3, [pc, #72]	@ (80011d0 <GetCurrentSlotCount+0x58>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	6899      	ldr	r1, [r3, #8]
 800118a:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <GetCurrentSlotCount+0x5c>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	4613      	mov	r3, r2
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	4413      	add	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4413      	add	r3, r2
 800119a:	440b      	add	r3, r1
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	e011      	b.n	80011c4 <GetCurrentSlotCount+0x4c>
    }
    if (currentChordPack != NULL) {
 80011a0:	4b0d      	ldr	r3, [pc, #52]	@ (80011d8 <GetCurrentSlotCount+0x60>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00c      	beq.n	80011c2 <GetCurrentSlotCount+0x4a>
        return currentChordPack->chords[currentStepIndex].noteCount;
 80011a8:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <GetCurrentSlotCount+0x60>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	689a      	ldr	r2, [r3, #8]
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <GetCurrentSlotCount+0x5c>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	4619      	mov	r1, r3
 80011b4:	460b      	mov	r3, r1
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	440b      	add	r3, r1
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	4413      	add	r3, r2
 80011be:	791b      	ldrb	r3, [r3, #4]
 80011c0:	e000      	b.n	80011c4 <GetCurrentSlotCount+0x4c>
    }
    return 0;
 80011c2:	2300      	movs	r3, #0
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	20000248 	.word	0x20000248
 80011d4:	20000250 	.word	0x20000250
 80011d8:	2000024c 	.word	0x2000024c

080011dc <CountMissingSlots>:

/* Counts remaining (not yet hit) required notes for the current step. */
static uint8_t CountMissingSlots(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
    uint8_t cnt = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	71fb      	strb	r3, [r7, #7]
    uint8_t slots = GetCurrentSlotCount();
 80011e6:	f7ff ffc7 	bl	8001178 <GetCurrentSlotCount>
 80011ea:	4603      	mov	r3, r0
 80011ec:	71bb      	strb	r3, [r7, #6]
    if (slots > 3) slots = 3;
 80011ee:	79bb      	ldrb	r3, [r7, #6]
 80011f0:	2b03      	cmp	r3, #3
 80011f2:	d901      	bls.n	80011f8 <CountMissingSlots+0x1c>
 80011f4:	2303      	movs	r3, #3
 80011f6:	71bb      	strb	r3, [r7, #6]

    for (uint8_t i = 0; i < slots; i++) {
 80011f8:	2300      	movs	r3, #0
 80011fa:	717b      	strb	r3, [r7, #5]
 80011fc:	e00d      	b.n	800121a <CountMissingSlots+0x3e>
        if (!stepHit[i]) cnt++;
 80011fe:	797b      	ldrb	r3, [r7, #5]
 8001200:	4a0a      	ldr	r2, [pc, #40]	@ (800122c <CountMissingSlots+0x50>)
 8001202:	5cd3      	ldrb	r3, [r2, r3]
 8001204:	f083 0301 	eor.w	r3, r3, #1
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	d002      	beq.n	8001214 <CountMissingSlots+0x38>
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	3301      	adds	r3, #1
 8001212:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < slots; i++) {
 8001214:	797b      	ldrb	r3, [r7, #5]
 8001216:	3301      	adds	r3, #1
 8001218:	717b      	strb	r3, [r7, #5]
 800121a:	797a      	ldrb	r2, [r7, #5]
 800121c:	79bb      	ldrb	r3, [r7, #6]
 800121e:	429a      	cmp	r2, r3
 8001220:	d3ed      	bcc.n	80011fe <CountMissingSlots+0x22>
    }
    return cnt;
 8001222:	79fb      	ldrb	r3, [r7, #7]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000254 	.word	0x20000254

08001230 <AddMissingSlotsAsCorrect>:
/*
 * Treats remaining slots as correct (used for "skip" via OK button).
 * This updates stats and marks all required notes as hit.
 */
static void AddMissingSlotsAsCorrect(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
    uint8_t missing = CountMissingSlots();
 8001236:	f7ff ffd1 	bl	80011dc <CountMissingSlots>
 800123a:	4603      	mov	r3, r0
 800123c:	717b      	strb	r3, [r7, #5]
    if (missing == 0) return;
 800123e:	797b      	ldrb	r3, [r7, #5]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d023      	beq.n	800128c <AddMissingSlotsAsCorrect+0x5c>

    correctPlayed += missing;
 8001244:	797a      	ldrb	r2, [r7, #5]
 8001246:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <AddMissingSlotsAsCorrect+0x64>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4413      	add	r3, r2
 800124c:	4a11      	ldr	r2, [pc, #68]	@ (8001294 <AddMissingSlotsAsCorrect+0x64>)
 800124e:	6013      	str	r3, [r2, #0]
    totalPlayed += missing;
 8001250:	797a      	ldrb	r2, [r7, #5]
 8001252:	4b11      	ldr	r3, [pc, #68]	@ (8001298 <AddMissingSlotsAsCorrect+0x68>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4413      	add	r3, r2
 8001258:	4a0f      	ldr	r2, [pc, #60]	@ (8001298 <AddMissingSlotsAsCorrect+0x68>)
 800125a:	6013      	str	r3, [r2, #0]

    uint8_t slots = GetCurrentSlotCount();
 800125c:	f7ff ff8c 	bl	8001178 <GetCurrentSlotCount>
 8001260:	4603      	mov	r3, r0
 8001262:	71fb      	strb	r3, [r7, #7]
    if (slots > 3) slots = 3;
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	2b03      	cmp	r3, #3
 8001268:	d901      	bls.n	800126e <AddMissingSlotsAsCorrect+0x3e>
 800126a:	2303      	movs	r3, #3
 800126c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < slots; i++) {
 800126e:	2300      	movs	r3, #0
 8001270:	71bb      	strb	r3, [r7, #6]
 8001272:	e006      	b.n	8001282 <AddMissingSlotsAsCorrect+0x52>
        stepHit[i] = true;
 8001274:	79bb      	ldrb	r3, [r7, #6]
 8001276:	4a09      	ldr	r2, [pc, #36]	@ (800129c <AddMissingSlotsAsCorrect+0x6c>)
 8001278:	2101      	movs	r1, #1
 800127a:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < slots; i++) {
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	3301      	adds	r3, #1
 8001280:	71bb      	strb	r3, [r7, #6]
 8001282:	79ba      	ldrb	r2, [r7, #6]
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	429a      	cmp	r2, r3
 8001288:	d3f4      	bcc.n	8001274 <AddMissingSlotsAsCorrect+0x44>
 800128a:	e000      	b.n	800128e <AddMissingSlotsAsCorrect+0x5e>
    if (missing == 0) return;
 800128c:	bf00      	nop
    }
}
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000258 	.word	0x20000258
 8001298:	20000260 	.word	0x20000260
 800129c:	20000254 	.word	0x20000254

080012a0 <IsStepComplete>:

/* Returns true if all required notes for the step have been hit. */
static bool IsStepComplete(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
    uint8_t slots = GetCurrentSlotCount();
 80012a6:	f7ff ff67 	bl	8001178 <GetCurrentSlotCount>
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
    if (slots == 0) return false;
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d101      	bne.n	80012b8 <IsStepComplete+0x18>
 80012b4:	2300      	movs	r3, #0
 80012b6:	e019      	b.n	80012ec <IsStepComplete+0x4c>
    if (slots > 3) slots = 3;
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	2b03      	cmp	r3, #3
 80012bc:	d901      	bls.n	80012c2 <IsStepComplete+0x22>
 80012be:	2303      	movs	r3, #3
 80012c0:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < slots; i++) {
 80012c2:	2300      	movs	r3, #0
 80012c4:	71bb      	strb	r3, [r7, #6]
 80012c6:	e00c      	b.n	80012e2 <IsStepComplete+0x42>
        if (!stepHit[i]) return false;
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	4a0a      	ldr	r2, [pc, #40]	@ (80012f4 <IsStepComplete+0x54>)
 80012cc:	5cd3      	ldrb	r3, [r2, r3]
 80012ce:	f083 0301 	eor.w	r3, r3, #1
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <IsStepComplete+0x3c>
 80012d8:	2300      	movs	r3, #0
 80012da:	e007      	b.n	80012ec <IsStepComplete+0x4c>
    for (uint8_t i = 0; i < slots; i++) {
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	3301      	adds	r3, #1
 80012e0:	71bb      	strb	r3, [r7, #6]
 80012e2:	79ba      	ldrb	r2, [r7, #6]
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d3ee      	bcc.n	80012c8 <IsStepComplete+0x28>
    }
    return true;
 80012ea:	2301      	movs	r3, #1
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20000254 	.word	0x20000254

080012f8 <AdvanceOrSummary>:
/*
 * Advances to the next step if available; otherwise enters the summary screen.
 * This is called after completing a step (or after OK "skip").
 */
static void AdvanceOrSummary(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
    if (currentStepIndex < (totalSteps - 1))
 80012fc:	4b1b      	ldr	r3, [pc, #108]	@ (800136c <AdvanceOrSummary+0x74>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	461a      	mov	r2, r3
 8001302:	4b1b      	ldr	r3, [pc, #108]	@ (8001370 <AdvanceOrSummary+0x78>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	3b01      	subs	r3, #1
 8001308:	429a      	cmp	r2, r3
 800130a:	da2a      	bge.n	8001362 <AdvanceOrSummary+0x6a>
    {
        currentStepIndex++;
 800130c:	4b17      	ldr	r3, [pc, #92]	@ (800136c <AdvanceOrSummary+0x74>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	3301      	adds	r3, #1
 8001312:	b2da      	uxtb	r2, r3
 8001314:	4b15      	ldr	r3, [pc, #84]	@ (800136c <AdvanceOrSummary+0x74>)
 8001316:	701a      	strb	r2, [r3, #0]
        ResetStepHit();
 8001318:	f7ff ff1c 	bl	8001154 <ResetStepHit>

        if (currentSong) DisplaySongStep(&currentSong->steps[currentStepIndex]);
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <AdvanceOrSummary+0x7c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d00f      	beq.n	8001344 <AdvanceOrSummary+0x4c>
 8001324:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <AdvanceOrSummary+0x7c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6899      	ldr	r1, [r3, #8]
 800132a:	4b10      	ldr	r3, [pc, #64]	@ (800136c <AdvanceOrSummary+0x74>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	461a      	mov	r2, r3
 8001330:	4613      	mov	r3, r2
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	4413      	add	r3, r2
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	440b      	add	r3, r1
 800133c:	4618      	mov	r0, r3
 800133e:	f000 fc43 	bl	8001bc8 <DisplaySongStep>
    }
    else
    {
        EnterSummary();
    }
}
 8001342:	e010      	b.n	8001366 <AdvanceOrSummary+0x6e>
        else DisplayChordStep(&currentChordPack->chords[currentStepIndex]);
 8001344:	4b0c      	ldr	r3, [pc, #48]	@ (8001378 <AdvanceOrSummary+0x80>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689a      	ldr	r2, [r3, #8]
 800134a:	4b08      	ldr	r3, [pc, #32]	@ (800136c <AdvanceOrSummary+0x74>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	4619      	mov	r1, r3
 8001350:	460b      	mov	r3, r1
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4413      	add	r3, r2
 800135a:	4618      	mov	r0, r3
 800135c:	f000 fce4 	bl	8001d28 <DisplayChordStep>
}
 8001360:	e001      	b.n	8001366 <AdvanceOrSummary+0x6e>
        EnterSummary();
 8001362:	f000 fa31 	bl	80017c8 <EnterSummary>
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000250 	.word	0x20000250
 8001370:	20000251 	.word	0x20000251
 8001374:	20000248 	.word	0x20000248
 8001378:	2000024c 	.word	0x2000024c

0800137c <LedBlinkGreen>:

/* --- LED helpers --- */

/* Turn on GREEN LED and record timestamp for non-blocking turn-off. */
static void LedBlinkGreen(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8001380:	2201      	movs	r2, #1
 8001382:	2101      	movs	r1, #1
 8001384:	4806      	ldr	r0, [pc, #24]	@ (80013a0 <LedBlinkGreen+0x24>)
 8001386:	f001 fc43 	bl	8002c10 <HAL_GPIO_WritePin>
    greenLedOn = true;
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <LedBlinkGreen+0x28>)
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
    greenLedTick = HAL_GetTick();
 8001390:	f001 f93a 	bl	8002608 <HAL_GetTick>
 8001394:	4603      	mov	r3, r0
 8001396:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <LedBlinkGreen+0x2c>)
 8001398:	6013      	str	r3, [r2, #0]
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	48000800 	.word	0x48000800
 80013a4:	20000264 	.word	0x20000264
 80013a8:	20000268 	.word	0x20000268

080013ac <LedBlinkRed>:

/* Turn on RED LED and record timestamp for non-blocking turn-off. */
static void LedBlinkRed(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 80013b0:	2201      	movs	r2, #1
 80013b2:	2102      	movs	r1, #2
 80013b4:	4806      	ldr	r0, [pc, #24]	@ (80013d0 <LedBlinkRed+0x24>)
 80013b6:	f001 fc2b 	bl	8002c10 <HAL_GPIO_WritePin>
    redLedOn = true;
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <LedBlinkRed+0x28>)
 80013bc:	2201      	movs	r2, #1
 80013be:	701a      	strb	r2, [r3, #0]
    redLedTick = HAL_GetTick();
 80013c0:	f001 f922 	bl	8002608 <HAL_GetTick>
 80013c4:	4603      	mov	r3, r0
 80013c6:	4a04      	ldr	r2, [pc, #16]	@ (80013d8 <LedBlinkRed+0x2c>)
 80013c8:	6013      	str	r3, [r2, #0]
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	48000800 	.word	0x48000800
 80013d4:	20000265 	.word	0x20000265
 80013d8:	2000026c 	.word	0x2000026c

080013dc <NoteToPitchClass>:
/*
 * Maps (letter + accidental) into pitch class 0..11.
 * 'H' is treated like 'B' for Polish/German notation.
 */
static int8_t NoteToPitchClass(char letter, Accidental accidental)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	460a      	mov	r2, r1
 80013e6:	71fb      	strb	r3, [r7, #7]
 80013e8:	4613      	mov	r3, r2
 80013ea:	71bb      	strb	r3, [r7, #6]
    int8_t base = -1;
 80013ec:	23ff      	movs	r3, #255	@ 0xff
 80013ee:	73fb      	strb	r3, [r7, #15]
    switch (letter)
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	3b41      	subs	r3, #65	@ 0x41
 80013f4:	2b07      	cmp	r3, #7
 80013f6:	d82b      	bhi.n	8001450 <NoteToPitchClass+0x74>
 80013f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001400 <NoteToPitchClass+0x24>)
 80013fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fe:	bf00      	nop
 8001400:	0800143f 	.word	0x0800143f
 8001404:	08001445 	.word	0x08001445
 8001408:	08001421 	.word	0x08001421
 800140c:	08001427 	.word	0x08001427
 8001410:	0800142d 	.word	0x0800142d
 8001414:	08001433 	.word	0x08001433
 8001418:	08001439 	.word	0x08001439
 800141c:	0800144b 	.word	0x0800144b
    {
        case 'C': base = 0;  break;
 8001420:	2300      	movs	r3, #0
 8001422:	73fb      	strb	r3, [r7, #15]
 8001424:	e017      	b.n	8001456 <NoteToPitchClass+0x7a>
        case 'D': base = 2;  break;
 8001426:	2302      	movs	r3, #2
 8001428:	73fb      	strb	r3, [r7, #15]
 800142a:	e014      	b.n	8001456 <NoteToPitchClass+0x7a>
        case 'E': base = 4;  break;
 800142c:	2304      	movs	r3, #4
 800142e:	73fb      	strb	r3, [r7, #15]
 8001430:	e011      	b.n	8001456 <NoteToPitchClass+0x7a>
        case 'F': base = 5;  break;
 8001432:	2305      	movs	r3, #5
 8001434:	73fb      	strb	r3, [r7, #15]
 8001436:	e00e      	b.n	8001456 <NoteToPitchClass+0x7a>
        case 'G': base = 7;  break;
 8001438:	2307      	movs	r3, #7
 800143a:	73fb      	strb	r3, [r7, #15]
 800143c:	e00b      	b.n	8001456 <NoteToPitchClass+0x7a>
        case 'A': base = 9;  break;
 800143e:	2309      	movs	r3, #9
 8001440:	73fb      	strb	r3, [r7, #15]
 8001442:	e008      	b.n	8001456 <NoteToPitchClass+0x7a>
        case 'B': base = 11; break;
 8001444:	230b      	movs	r3, #11
 8001446:	73fb      	strb	r3, [r7, #15]
 8001448:	e005      	b.n	8001456 <NoteToPitchClass+0x7a>
        case 'H': base = 11; break;
 800144a:	230b      	movs	r3, #11
 800144c:	73fb      	strb	r3, [r7, #15]
 800144e:	e002      	b.n	8001456 <NoteToPitchClass+0x7a>
        default:  base = -1; break;
 8001450:	23ff      	movs	r3, #255	@ 0xff
 8001452:	73fb      	strb	r3, [r7, #15]
 8001454:	bf00      	nop
    }
    if (base < 0) return -1;
 8001456:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800145a:	2b00      	cmp	r3, #0
 800145c:	da02      	bge.n	8001464 <NoteToPitchClass+0x88>
 800145e:	f04f 33ff 	mov.w	r3, #4294967295
 8001462:	e029      	b.n	80014b8 <NoteToPitchClass+0xdc>

    if (accidental == ACC_SHARP) {
 8001464:	79bb      	ldrb	r3, [r7, #6]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d110      	bne.n	800148c <NoteToPitchClass+0xb0>
        base = (int8_t)((base + 1) % 12);
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800146e:	1c5a      	adds	r2, r3, #1
 8001470:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <NoteToPitchClass+0xe8>)
 8001472:	fb83 1302 	smull	r1, r3, r3, r2
 8001476:	1059      	asrs	r1, r3, #1
 8001478:	17d3      	asrs	r3, r2, #31
 800147a:	1ac9      	subs	r1, r1, r3
 800147c:	460b      	mov	r3, r1
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	440b      	add	r3, r1
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	1ad1      	subs	r1, r2, r3
 8001486:	460b      	mov	r3, r1
 8001488:	73fb      	strb	r3, [r7, #15]
 800148a:	e013      	b.n	80014b4 <NoteToPitchClass+0xd8>
    } else if (accidental == ACC_FLAT) {
 800148c:	79bb      	ldrb	r3, [r7, #6]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d110      	bne.n	80014b4 <NoteToPitchClass+0xd8>
        base = (int8_t)((base + 11) % 12);
 8001492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001496:	f103 020b 	add.w	r2, r3, #11
 800149a:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <NoteToPitchClass+0xe8>)
 800149c:	fb83 1302 	smull	r1, r3, r3, r2
 80014a0:	1059      	asrs	r1, r3, #1
 80014a2:	17d3      	asrs	r3, r2, #31
 80014a4:	1ac9      	subs	r1, r1, r3
 80014a6:	460b      	mov	r3, r1
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	440b      	add	r3, r1
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	1ad1      	subs	r1, r2, r3
 80014b0:	460b      	mov	r3, r1
 80014b2:	73fb      	strb	r3, [r7, #15]
    }
    return base;
 80014b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	2aaaaaab 	.word	0x2aaaaaab

080014c8 <Lesson_StartSong>:

/* --- Lesson lifecycle --- */

void Lesson_StartSong(Song *song)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
    currentSong = song;
 80014d0:	4a28      	ldr	r2, [pc, #160]	@ (8001574 <Lesson_StartSong+0xac>)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6013      	str	r3, [r2, #0]
    currentChordPack = NULL;
 80014d6:	4b28      	ldr	r3, [pc, #160]	@ (8001578 <Lesson_StartSong+0xb0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
    currentStepIndex = 0;
 80014dc:	4b27      	ldr	r3, [pc, #156]	@ (800157c <Lesson_StartSong+0xb4>)
 80014de:	2200      	movs	r2, #0
 80014e0:	701a      	strb	r2, [r3, #0]
    totalSteps = (song != NULL) ? song->stepCount : 0;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d002      	beq.n	80014ee <Lesson_StartSong+0x26>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	791b      	ldrb	r3, [r3, #4]
 80014ec:	e000      	b.n	80014f0 <Lesson_StartSong+0x28>
 80014ee:	2300      	movs	r3, #0
 80014f0:	4a23      	ldr	r2, [pc, #140]	@ (8001580 <Lesson_StartSong+0xb8>)
 80014f2:	7013      	strb	r3, [r2, #0]
    lessonActive = (song != NULL && totalSteps > 0);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d005      	beq.n	8001506 <Lesson_StartSong+0x3e>
 80014fa:	4b21      	ldr	r3, [pc, #132]	@ (8001580 <Lesson_StartSong+0xb8>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <Lesson_StartSong+0x3e>
 8001502:	2301      	movs	r3, #1
 8001504:	e000      	b.n	8001508 <Lesson_StartSong+0x40>
 8001506:	2300      	movs	r3, #0
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	b2da      	uxtb	r2, r3
 800150e:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <Lesson_StartSong+0xbc>)
 8001510:	701a      	strb	r2, [r3, #0]

    /* Reset session statistics */
    correctPlayed = 0;
 8001512:	4b1d      	ldr	r3, [pc, #116]	@ (8001588 <Lesson_StartSong+0xc0>)
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
    wrongPlayed = 0;
 8001518:	4b1c      	ldr	r3, [pc, #112]	@ (800158c <Lesson_StartSong+0xc4>)
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
    totalPlayed = 0;
 800151e:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <Lesson_StartSong+0xc8>)
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]

    lessonState = LESSON_STATE_RUNNING;
 8001524:	4b1b      	ldr	r3, [pc, #108]	@ (8001594 <Lesson_StartSong+0xcc>)
 8001526:	2200      	movs	r2, #0
 8001528:	701a      	strb	r2, [r3, #0]
    ResetStepHit();
 800152a:	f7ff fe13 	bl	8001154 <ResetStepHit>

    /* Reset LEDs */
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 800152e:	2200      	movs	r2, #0
 8001530:	2101      	movs	r1, #1
 8001532:	4819      	ldr	r0, [pc, #100]	@ (8001598 <Lesson_StartSong+0xd0>)
 8001534:	f001 fb6c 	bl	8002c10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	2102      	movs	r1, #2
 800153c:	4816      	ldr	r0, [pc, #88]	@ (8001598 <Lesson_StartSong+0xd0>)
 800153e:	f001 fb67 	bl	8002c10 <HAL_GPIO_WritePin>
    greenLedOn = false;
 8001542:	4b16      	ldr	r3, [pc, #88]	@ (800159c <Lesson_StartSong+0xd4>)
 8001544:	2200      	movs	r2, #0
 8001546:	701a      	strb	r2, [r3, #0]
    redLedOn = false;
 8001548:	4b15      	ldr	r3, [pc, #84]	@ (80015a0 <Lesson_StartSong+0xd8>)
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
    greenLedTick = 0;
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <Lesson_StartSong+0xdc>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
    redLedTick = 0;
 8001554:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <Lesson_StartSong+0xe0>)
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]

    if (lessonActive) {
 800155a:	4b0a      	ldr	r3, [pc, #40]	@ (8001584 <Lesson_StartSong+0xbc>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d004      	beq.n	800156c <Lesson_StartSong+0xa4>
        DisplaySongStep(&song->steps[0]);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	4618      	mov	r0, r3
 8001568:	f000 fb2e 	bl	8001bc8 <DisplaySongStep>
    }
}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000248 	.word	0x20000248
 8001578:	2000024c 	.word	0x2000024c
 800157c:	20000250 	.word	0x20000250
 8001580:	20000251 	.word	0x20000251
 8001584:	20000252 	.word	0x20000252
 8001588:	20000258 	.word	0x20000258
 800158c:	2000025c 	.word	0x2000025c
 8001590:	20000260 	.word	0x20000260
 8001594:	20000253 	.word	0x20000253
 8001598:	48000800 	.word	0x48000800
 800159c:	20000264 	.word	0x20000264
 80015a0:	20000265 	.word	0x20000265
 80015a4:	20000268 	.word	0x20000268
 80015a8:	2000026c 	.word	0x2000026c

080015ac <Lesson_StartChordExercise>:

void Lesson_StartChordExercise(ChordPack *pack)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
    currentChordPack = pack;
 80015b4:	4a28      	ldr	r2, [pc, #160]	@ (8001658 <Lesson_StartChordExercise+0xac>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6013      	str	r3, [r2, #0]
    currentSong = NULL;
 80015ba:	4b28      	ldr	r3, [pc, #160]	@ (800165c <Lesson_StartChordExercise+0xb0>)
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
    currentStepIndex = 0;
 80015c0:	4b27      	ldr	r3, [pc, #156]	@ (8001660 <Lesson_StartChordExercise+0xb4>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	701a      	strb	r2, [r3, #0]
    totalSteps = (pack != NULL) ? pack->chordCount : 0;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d002      	beq.n	80015d2 <Lesson_StartChordExercise+0x26>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	791b      	ldrb	r3, [r3, #4]
 80015d0:	e000      	b.n	80015d4 <Lesson_StartChordExercise+0x28>
 80015d2:	2300      	movs	r3, #0
 80015d4:	4a23      	ldr	r2, [pc, #140]	@ (8001664 <Lesson_StartChordExercise+0xb8>)
 80015d6:	7013      	strb	r3, [r2, #0]
    lessonActive = (pack != NULL && totalSteps > 0);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d005      	beq.n	80015ea <Lesson_StartChordExercise+0x3e>
 80015de:	4b21      	ldr	r3, [pc, #132]	@ (8001664 <Lesson_StartChordExercise+0xb8>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <Lesson_StartChordExercise+0x3e>
 80015e6:	2301      	movs	r3, #1
 80015e8:	e000      	b.n	80015ec <Lesson_StartChordExercise+0x40>
 80015ea:	2300      	movs	r3, #0
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	b2da      	uxtb	r2, r3
 80015f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001668 <Lesson_StartChordExercise+0xbc>)
 80015f4:	701a      	strb	r2, [r3, #0]

    /* Reset session statistics */
    correctPlayed = 0;
 80015f6:	4b1d      	ldr	r3, [pc, #116]	@ (800166c <Lesson_StartChordExercise+0xc0>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
    wrongPlayed = 0;
 80015fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <Lesson_StartChordExercise+0xc4>)
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
    totalPlayed = 0;
 8001602:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <Lesson_StartChordExercise+0xc8>)
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]

    lessonState = LESSON_STATE_RUNNING;
 8001608:	4b1b      	ldr	r3, [pc, #108]	@ (8001678 <Lesson_StartChordExercise+0xcc>)
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]
    ResetStepHit();
 800160e:	f7ff fda1 	bl	8001154 <ResetStepHit>

    /* Reset LEDs */
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001612:	2200      	movs	r2, #0
 8001614:	2101      	movs	r1, #1
 8001616:	4819      	ldr	r0, [pc, #100]	@ (800167c <Lesson_StartChordExercise+0xd0>)
 8001618:	f001 fafa 	bl	8002c10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 800161c:	2200      	movs	r2, #0
 800161e:	2102      	movs	r1, #2
 8001620:	4816      	ldr	r0, [pc, #88]	@ (800167c <Lesson_StartChordExercise+0xd0>)
 8001622:	f001 faf5 	bl	8002c10 <HAL_GPIO_WritePin>
    greenLedOn = false;
 8001626:	4b16      	ldr	r3, [pc, #88]	@ (8001680 <Lesson_StartChordExercise+0xd4>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
    redLedOn = false;
 800162c:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <Lesson_StartChordExercise+0xd8>)
 800162e:	2200      	movs	r2, #0
 8001630:	701a      	strb	r2, [r3, #0]
    greenLedTick = 0;
 8001632:	4b15      	ldr	r3, [pc, #84]	@ (8001688 <Lesson_StartChordExercise+0xdc>)
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
    redLedTick = 0;
 8001638:	4b14      	ldr	r3, [pc, #80]	@ (800168c <Lesson_StartChordExercise+0xe0>)
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]

    if (lessonActive) {
 800163e:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <Lesson_StartChordExercise+0xbc>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d004      	beq.n	8001650 <Lesson_StartChordExercise+0xa4>
        DisplayChordStep(&pack->chords[0]);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	4618      	mov	r0, r3
 800164c:	f000 fb6c 	bl	8001d28 <DisplayChordStep>
    }
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	2000024c 	.word	0x2000024c
 800165c:	20000248 	.word	0x20000248
 8001660:	20000250 	.word	0x20000250
 8001664:	20000251 	.word	0x20000251
 8001668:	20000252 	.word	0x20000252
 800166c:	20000258 	.word	0x20000258
 8001670:	2000025c 	.word	0x2000025c
 8001674:	20000260 	.word	0x20000260
 8001678:	20000253 	.word	0x20000253
 800167c:	48000800 	.word	0x48000800
 8001680:	20000264 	.word	0x20000264
 8001684:	20000265 	.word	0x20000265
 8001688:	20000268 	.word	0x20000268
 800168c:	2000026c 	.word	0x2000026c

08001690 <Lesson_IsActive>:

bool Lesson_IsActive(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
    return lessonActive;
 8001694:	4b03      	ldr	r3, [pc, #12]	@ (80016a4 <Lesson_IsActive+0x14>)
 8001696:	781b      	ldrb	r3, [r3, #0]
}
 8001698:	4618      	mov	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	20000252 	.word	0x20000252

080016a8 <ShowSummary>:

/* --- Summary --- */

/* Renders summary screen (correct/total and percent). */
static void ShowSummary(void)
{
 80016a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016ac:	b098      	sub	sp, #96	@ 0x60
 80016ae:	af02      	add	r7, sp, #8
    GroveLCD_Clear(&lcd);
 80016b0:	4840      	ldr	r0, [pc, #256]	@ (80017b4 <ShowSummary+0x10c>)
 80016b2:	f7ff fc3b 	bl	8000f2c <GroveLCD_Clear>
    LCD_ClearRow(0);
 80016b6:	2000      	movs	r0, #0
 80016b8:	f7ff fcfa 	bl	80010b0 <LCD_ClearRow>
    LCD_ClearRow(1);
 80016bc:	2001      	movs	r0, #1
 80016be:	f7ff fcf7 	bl	80010b0 <LCD_ClearRow>

    char line1[17];
    char line2[17];

    uint32_t percent = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	657b      	str	r3, [r7, #84]	@ 0x54
    if (totalPlayed > 0) {
 80016c6:	4b3c      	ldr	r3, [pc, #240]	@ (80017b8 <ShowSummary+0x110>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d044      	beq.n	8001758 <ShowSummary+0xb0>
        /* Rounded percentage */
        percent = (uint32_t)(((uint64_t)correctPlayed * 100ULL + (totalPlayed / 2U)) / totalPlayed);
 80016ce:	4b3b      	ldr	r3, [pc, #236]	@ (80017bc <ShowSummary+0x114>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2200      	movs	r2, #0
 80016d4:	4698      	mov	r8, r3
 80016d6:	4691      	mov	r9, r2
 80016d8:	4642      	mov	r2, r8
 80016da:	464b      	mov	r3, r9
 80016dc:	1891      	adds	r1, r2, r2
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	415b      	adcs	r3, r3
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016e8:	eb12 0408 	adds.w	r4, r2, r8
 80016ec:	eb43 0509 	adc.w	r5, r3, r9
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	016b      	lsls	r3, r5, #5
 80016fa:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80016fe:	0162      	lsls	r2, r4, #5
 8001700:	18a1      	adds	r1, r4, r2
 8001702:	6039      	str	r1, [r7, #0]
 8001704:	eb45 0303 	adc.w	r3, r5, r3
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800170e:	460b      	mov	r3, r1
 8001710:	eb13 0a08 	adds.w	sl, r3, r8
 8001714:	4613      	mov	r3, r2
 8001716:	eb43 0b09 	adc.w	fp, r3, r9
 800171a:	4b27      	ldr	r3, [pc, #156]	@ (80017b8 <ShowSummary+0x110>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	085b      	lsrs	r3, r3, #1
 8001720:	2200      	movs	r2, #0
 8001722:	623b      	str	r3, [r7, #32]
 8001724:	627a      	str	r2, [r7, #36]	@ 0x24
 8001726:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800172a:	460b      	mov	r3, r1
 800172c:	eb1a 0303 	adds.w	r3, sl, r3
 8001730:	61bb      	str	r3, [r7, #24]
 8001732:	4613      	mov	r3, r2
 8001734:	eb4b 0303 	adc.w	r3, fp, r3
 8001738:	61fb      	str	r3, [r7, #28]
 800173a:	4b1f      	ldr	r3, [pc, #124]	@ (80017b8 <ShowSummary+0x110>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2200      	movs	r2, #0
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	617a      	str	r2, [r7, #20]
 8001744:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001748:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800174c:	f7fe fd90 	bl	8000270 <__aeabi_uldivmod>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4613      	mov	r3, r2
 8001756:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    snprintf(line1, sizeof(line1), "OK: %lu/%lu", (unsigned long)correctPlayed, (unsigned long)totalPlayed);
 8001758:	4b18      	ldr	r3, [pc, #96]	@ (80017bc <ShowSummary+0x114>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <ShowSummary+0x110>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	4613      	mov	r3, r2
 8001768:	4a15      	ldr	r2, [pc, #84]	@ (80017c0 <ShowSummary+0x118>)
 800176a:	2111      	movs	r1, #17
 800176c:	f008 f9d0 	bl	8009b10 <sniprintf>
    snprintf(line2, sizeof(line2), "P: %lu%% any key", (unsigned long)percent);
 8001770:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001776:	4a13      	ldr	r2, [pc, #76]	@ (80017c4 <ShowSummary+0x11c>)
 8001778:	2111      	movs	r1, #17
 800177a:	f008 f9c9 	bl	8009b10 <sniprintf>

    GroveLCD_SetCursor(&lcd, 0, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2100      	movs	r1, #0
 8001782:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <ShowSummary+0x10c>)
 8001784:	f7ff fbe4 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, line1);
 8001788:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800178c:	4619      	mov	r1, r3
 800178e:	4809      	ldr	r0, [pc, #36]	@ (80017b4 <ShowSummary+0x10c>)
 8001790:	f7ff fc11 	bl	8000fb6 <GroveLCD_Print>
    GroveLCD_SetCursor(&lcd, 1, 0);
 8001794:	2200      	movs	r2, #0
 8001796:	2101      	movs	r1, #1
 8001798:	4806      	ldr	r0, [pc, #24]	@ (80017b4 <ShowSummary+0x10c>)
 800179a:	f7ff fbd9 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, line2);
 800179e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017a2:	4619      	mov	r1, r3
 80017a4:	4803      	ldr	r0, [pc, #12]	@ (80017b4 <ShowSummary+0x10c>)
 80017a6:	f7ff fc06 	bl	8000fb6 <GroveLCD_Print>
}
 80017aa:	bf00      	nop
 80017ac:	3758      	adds	r7, #88	@ 0x58
 80017ae:	46bd      	mov	sp, r7
 80017b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017b4:	200002c8 	.word	0x200002c8
 80017b8:	20000260 	.word	0x20000260
 80017bc:	20000258 	.word	0x20000258
 80017c0:	0800ab6c 	.word	0x0800ab6c
 80017c4:	0800ab78 	.word	0x0800ab78

080017c8 <EnterSummary>:

/* Switches lesson state into summary and shows the summary screen. */
static void EnterSummary(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
    lessonState = LESSON_STATE_SUMMARY;
 80017cc:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <EnterSummary+0x14>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
    ShowSummary();
 80017d2:	f7ff ff69 	bl	80016a8 <ShowSummary>
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000253 	.word	0x20000253

080017e0 <Lesson_HandleInput>:

/* --- Input handling --- */

void Lesson_HandleInput(uint8_t input)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b088      	sub	sp, #32
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
    if (!lessonActive) return;
 80017ea:	4ba7      	ldr	r3, [pc, #668]	@ (8001a88 <Lesson_HandleInput+0x2a8>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	f083 0301 	eor.w	r3, r3, #1
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f040 8195 	bne.w	8001b24 <Lesson_HandleInput+0x344>
    /*
     * In summary screen:
     * - Ignore MIDI notes
     * - Any button ends the lesson and returns control to the UI
     */
    if (lessonState == LESSON_STATE_SUMMARY)
 80017fa:	4ba4      	ldr	r3, [pc, #656]	@ (8001a8c <Lesson_HandleInput+0x2ac>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d11d      	bne.n	800183e <Lesson_HandleInput+0x5e>
    {
        if (input <= 0x7F) {
 8001802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001806:	2b00      	cmp	r3, #0
 8001808:	f280 818e 	bge.w	8001b28 <Lesson_HandleInput+0x348>
            return;
        }

        lessonActive = false;
 800180c:	4b9e      	ldr	r3, [pc, #632]	@ (8001a88 <Lesson_HandleInput+0x2a8>)
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
        lessonState = LESSON_STATE_RUNNING;
 8001812:	4b9e      	ldr	r3, [pc, #632]	@ (8001a8c <Lesson_HandleInput+0x2ac>)
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
        ResetStepHit();
 8001818:	f7ff fc9c 	bl	8001154 <ResetStepHit>
        HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 800181c:	2200      	movs	r2, #0
 800181e:	2101      	movs	r1, #1
 8001820:	489b      	ldr	r0, [pc, #620]	@ (8001a90 <Lesson_HandleInput+0x2b0>)
 8001822:	f001 f9f5 	bl	8002c10 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001826:	2200      	movs	r2, #0
 8001828:	2102      	movs	r1, #2
 800182a:	4899      	ldr	r0, [pc, #612]	@ (8001a90 <Lesson_HandleInput+0x2b0>)
 800182c:	f001 f9f0 	bl	8002c10 <HAL_GPIO_WritePin>
        greenLedOn = false;
 8001830:	4b98      	ldr	r3, [pc, #608]	@ (8001a94 <Lesson_HandleInput+0x2b4>)
 8001832:	2200      	movs	r2, #0
 8001834:	701a      	strb	r2, [r3, #0]
        redLedOn = false;
 8001836:	4b98      	ldr	r3, [pc, #608]	@ (8001a98 <Lesson_HandleInput+0x2b8>)
 8001838:	2200      	movs	r2, #0
 800183a:	701a      	strb	r2, [r3, #0]
        return;
 800183c:	e17b      	b.n	8001b36 <Lesson_HandleInput+0x356>
    }

    /* --- MIDI note (0..127) --- */
    if (input <= 0x7F)
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	2b00      	cmp	r3, #0
 8001844:	f2c0 80cf 	blt.w	80019e6 <Lesson_HandleInput+0x206>
    {
        totalPlayed++;
 8001848:	4b94      	ldr	r3, [pc, #592]	@ (8001a9c <Lesson_HandleInput+0x2bc>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	3301      	adds	r3, #1
 800184e:	4a93      	ldr	r2, [pc, #588]	@ (8001a9c <Lesson_HandleInput+0x2bc>)
 8001850:	6013      	str	r3, [r2, #0]

        if (currentSong != NULL)
 8001852:	4b93      	ldr	r3, [pc, #588]	@ (8001aa0 <Lesson_HandleInput+0x2c0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d054      	beq.n	8001904 <Lesson_HandleInput+0x124>
        {
            SongStep *step = &currentSong->steps[currentStepIndex];
 800185a:	4b91      	ldr	r3, [pc, #580]	@ (8001aa0 <Lesson_HandleInput+0x2c0>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6899      	ldr	r1, [r3, #8]
 8001860:	4b90      	ldr	r3, [pc, #576]	@ (8001aa4 <Lesson_HandleInput+0x2c4>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	461a      	mov	r2, r3
 8001866:	4613      	mov	r3, r2
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4413      	add	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	440b      	add	r3, r1
 8001872:	60fb      	str	r3, [r7, #12]
            uint8_t slots = step->noteCount;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	77fb      	strb	r3, [r7, #31]
            if (slots > 3) slots = 3;
 800187a:	7ffb      	ldrb	r3, [r7, #31]
 800187c:	2b03      	cmp	r3, #3
 800187e:	d901      	bls.n	8001884 <Lesson_HandleInput+0xa4>
 8001880:	2303      	movs	r3, #3
 8001882:	77fb      	strb	r3, [r7, #31]

            bool matched = false;
 8001884:	2300      	movs	r3, #0
 8001886:	77bb      	strb	r3, [r7, #30]
            for (uint8_t i = 0; i < slots; i++)
 8001888:	2300      	movs	r3, #0
 800188a:	777b      	strb	r3, [r7, #29]
 800188c:	e01b      	b.n	80018c6 <Lesson_HandleInput+0xe6>
            {
                if (!stepHit[i] && (uint8_t)step->notes[i].midiNote == input)
 800188e:	7f7b      	ldrb	r3, [r7, #29]
 8001890:	4a85      	ldr	r2, [pc, #532]	@ (8001aa8 <Lesson_HandleInput+0x2c8>)
 8001892:	5cd3      	ldrb	r3, [r2, r3]
 8001894:	f083 0301 	eor.w	r3, r3, #1
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b00      	cmp	r3, #0
 800189c:	d010      	beq.n	80018c0 <Lesson_HandleInput+0xe0>
 800189e:	7f7b      	ldrb	r3, [r7, #29]
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4413      	add	r3, r2
 80018a6:	f993 2003 	ldrsb.w	r2, [r3, #3]
 80018aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d106      	bne.n	80018c0 <Lesson_HandleInput+0xe0>
                {
                    stepHit[i] = true;
 80018b2:	7f7b      	ldrb	r3, [r7, #29]
 80018b4:	4a7c      	ldr	r2, [pc, #496]	@ (8001aa8 <Lesson_HandleInput+0x2c8>)
 80018b6:	2101      	movs	r1, #1
 80018b8:	54d1      	strb	r1, [r2, r3]
                    matched = true;
 80018ba:	2301      	movs	r3, #1
 80018bc:	77bb      	strb	r3, [r7, #30]
                    break;
 80018be:	e006      	b.n	80018ce <Lesson_HandleInput+0xee>
            for (uint8_t i = 0; i < slots; i++)
 80018c0:	7f7b      	ldrb	r3, [r7, #29]
 80018c2:	3301      	adds	r3, #1
 80018c4:	777b      	strb	r3, [r7, #29]
 80018c6:	7f7a      	ldrb	r2, [r7, #29]
 80018c8:	7ffb      	ldrb	r3, [r7, #31]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d3df      	bcc.n	800188e <Lesson_HandleInput+0xae>
                }
            }

            if (matched) {
 80018ce:	7fbb      	ldrb	r3, [r7, #30]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d00f      	beq.n	80018f4 <Lesson_HandleInput+0x114>
                correctPlayed++;
 80018d4:	4b75      	ldr	r3, [pc, #468]	@ (8001aac <Lesson_HandleInput+0x2cc>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	3301      	adds	r3, #1
 80018da:	4a74      	ldr	r2, [pc, #464]	@ (8001aac <Lesson_HandleInput+0x2cc>)
 80018dc:	6013      	str	r3, [r2, #0]
                LedBlinkGreen();
 80018de:	f7ff fd4d 	bl	800137c <LedBlinkGreen>

                /* Auto-advance when all required notes are hit */
                if (IsStepComplete()) {
 80018e2:	f7ff fcdd 	bl	80012a0 <IsStepComplete>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f000 811f 	beq.w	8001b2c <Lesson_HandleInput+0x34c>
                    AdvanceOrSummary();
 80018ee:	f7ff fd03 	bl	80012f8 <AdvanceOrSummary>
            } else {
                wrongPlayed++;
                LedBlinkRed();
            }

            return;
 80018f2:	e11b      	b.n	8001b2c <Lesson_HandleInput+0x34c>
                wrongPlayed++;
 80018f4:	4b6e      	ldr	r3, [pc, #440]	@ (8001ab0 <Lesson_HandleInput+0x2d0>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	3301      	adds	r3, #1
 80018fa:	4a6d      	ldr	r2, [pc, #436]	@ (8001ab0 <Lesson_HandleInput+0x2d0>)
 80018fc:	6013      	str	r3, [r2, #0]
                LedBlinkRed();
 80018fe:	f7ff fd55 	bl	80013ac <LedBlinkRed>
            return;
 8001902:	e113      	b.n	8001b2c <Lesson_HandleInput+0x34c>
        }

        if (currentChordPack != NULL)
 8001904:	4b6b      	ldr	r3, [pc, #428]	@ (8001ab4 <Lesson_HandleInput+0x2d4>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	f000 8111 	beq.w	8001b30 <Lesson_HandleInput+0x350>
        {
            Chord *chord = &currentChordPack->chords[currentStepIndex];
 800190e:	4b69      	ldr	r3, [pc, #420]	@ (8001ab4 <Lesson_HandleInput+0x2d4>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	4b63      	ldr	r3, [pc, #396]	@ (8001aa4 <Lesson_HandleInput+0x2c4>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	4619      	mov	r1, r3
 800191a:	460b      	mov	r3, r1
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	440b      	add	r3, r1
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	4413      	add	r3, r2
 8001924:	617b      	str	r3, [r7, #20]
            uint8_t slots = chord->noteCount;
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	791b      	ldrb	r3, [r3, #4]
 800192a:	773b      	strb	r3, [r7, #28]
            if (slots > 3) slots = 3;
 800192c:	7f3b      	ldrb	r3, [r7, #28]
 800192e:	2b03      	cmp	r3, #3
 8001930:	d901      	bls.n	8001936 <Lesson_HandleInput+0x156>
 8001932:	2303      	movs	r3, #3
 8001934:	773b      	strb	r3, [r7, #28]

            uint8_t playedPC = (uint8_t)(input % 12U);
 8001936:	79fa      	ldrb	r2, [r7, #7]
 8001938:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab8 <Lesson_HandleInput+0x2d8>)
 800193a:	fba3 1302 	umull	r1, r3, r3, r2
 800193e:	08d9      	lsrs	r1, r3, #3
 8001940:	460b      	mov	r3, r1
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	440b      	add	r3, r1
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	74fb      	strb	r3, [r7, #19]
            bool matched = false;
 800194c:	2300      	movs	r3, #0
 800194e:	76fb      	strb	r3, [r7, #27]

            for (uint8_t i = 0; i < slots; i++)
 8001950:	2300      	movs	r3, #0
 8001952:	76bb      	strb	r3, [r7, #26]
 8001954:	e028      	b.n	80019a8 <Lesson_HandleInput+0x1c8>
            {
                if (stepHit[i]) continue;
 8001956:	7ebb      	ldrb	r3, [r7, #26]
 8001958:	4a53      	ldr	r2, [pc, #332]	@ (8001aa8 <Lesson_HandleInput+0x2c8>)
 800195a:	5cd3      	ldrb	r3, [r2, r3]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d11f      	bne.n	80019a0 <Lesson_HandleInput+0x1c0>
                int8_t expectedPC = NoteToPitchClass(chord->notes[i].letter, chord->notes[i].accidental);
 8001960:	7ebb      	ldrb	r3, [r7, #26]
 8001962:	697a      	ldr	r2, [r7, #20]
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	7958      	ldrb	r0, [r3, #5]
 800196a:	7ebb      	ldrb	r3, [r7, #26]
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	799b      	ldrb	r3, [r3, #6]
 8001974:	4619      	mov	r1, r3
 8001976:	f7ff fd31 	bl	80013dc <NoteToPitchClass>
 800197a:	4603      	mov	r3, r0
 800197c:	74bb      	strb	r3, [r7, #18]
                if (expectedPC >= 0 && (uint8_t)expectedPC == playedPC)
 800197e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001982:	2b00      	cmp	r3, #0
 8001984:	db0d      	blt.n	80019a2 <Lesson_HandleInput+0x1c2>
 8001986:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800198a:	f997 2012 	ldrsb.w	r2, [r7, #18]
 800198e:	429a      	cmp	r2, r3
 8001990:	d107      	bne.n	80019a2 <Lesson_HandleInput+0x1c2>
                {
                    stepHit[i] = true;
 8001992:	7ebb      	ldrb	r3, [r7, #26]
 8001994:	4a44      	ldr	r2, [pc, #272]	@ (8001aa8 <Lesson_HandleInput+0x2c8>)
 8001996:	2101      	movs	r1, #1
 8001998:	54d1      	strb	r1, [r2, r3]
                    matched = true;
 800199a:	2301      	movs	r3, #1
 800199c:	76fb      	strb	r3, [r7, #27]
                    break;
 800199e:	e007      	b.n	80019b0 <Lesson_HandleInput+0x1d0>
                if (stepHit[i]) continue;
 80019a0:	bf00      	nop
            for (uint8_t i = 0; i < slots; i++)
 80019a2:	7ebb      	ldrb	r3, [r7, #26]
 80019a4:	3301      	adds	r3, #1
 80019a6:	76bb      	strb	r3, [r7, #26]
 80019a8:	7eba      	ldrb	r2, [r7, #26]
 80019aa:	7f3b      	ldrb	r3, [r7, #28]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d3d2      	bcc.n	8001956 <Lesson_HandleInput+0x176>
                }
            }

            if (matched) {
 80019b0:	7efb      	ldrb	r3, [r7, #27]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d00f      	beq.n	80019d6 <Lesson_HandleInput+0x1f6>
                correctPlayed++;
 80019b6:	4b3d      	ldr	r3, [pc, #244]	@ (8001aac <Lesson_HandleInput+0x2cc>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	3301      	adds	r3, #1
 80019bc:	4a3b      	ldr	r2, [pc, #236]	@ (8001aac <Lesson_HandleInput+0x2cc>)
 80019be:	6013      	str	r3, [r2, #0]
                LedBlinkGreen();
 80019c0:	f7ff fcdc 	bl	800137c <LedBlinkGreen>

                /* Auto-advance when chord tones are all hit */
                if (IsStepComplete()) {
 80019c4:	f7ff fc6c 	bl	80012a0 <IsStepComplete>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	f000 80b2 	beq.w	8001b34 <Lesson_HandleInput+0x354>
                    AdvanceOrSummary();
 80019d0:	f7ff fc92 	bl	80012f8 <AdvanceOrSummary>
            } else {
                wrongPlayed++;
                LedBlinkRed();
            }

            return;
 80019d4:	e0ae      	b.n	8001b34 <Lesson_HandleInput+0x354>
                wrongPlayed++;
 80019d6:	4b36      	ldr	r3, [pc, #216]	@ (8001ab0 <Lesson_HandleInput+0x2d0>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	3301      	adds	r3, #1
 80019dc:	4a34      	ldr	r2, [pc, #208]	@ (8001ab0 <Lesson_HandleInput+0x2d0>)
 80019de:	6013      	str	r3, [r2, #0]
                LedBlinkRed();
 80019e0:	f7ff fce4 	bl	80013ac <LedBlinkRed>
            return;
 80019e4:	e0a6      	b.n	8001b34 <Lesson_HandleInput+0x354>

        return;
    }

    /* --- Buttons --- */
    if (input == LESSON_INPUT_BTN_OK)
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	2bf1      	cmp	r3, #241	@ 0xf1
 80019ea:	d104      	bne.n	80019f6 <Lesson_HandleInput+0x216>
    {
        /* Skip current step: count remaining slots as correct and move forward */
        AddMissingSlotsAsCorrect();
 80019ec:	f7ff fc20 	bl	8001230 <AddMissingSlotsAsCorrect>
        AdvanceOrSummary();
 80019f0:	f7ff fc82 	bl	80012f8 <AdvanceOrSummary>
 80019f4:	e09f      	b.n	8001b36 <Lesson_HandleInput+0x356>
    }
    else if (input == LESSON_INPUT_BTN_NEXT)
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	2bf2      	cmp	r3, #242	@ 0xf2
 80019fa:	d15f      	bne.n	8001abc <Lesson_HandleInput+0x2dc>
    {
        /* Go to previous step; if already at step 0 -> exit lesson */
        if (currentStepIndex > 0)
 80019fc:	4b29      	ldr	r3, [pc, #164]	@ (8001aa4 <Lesson_HandleInput+0x2c4>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d02a      	beq.n	8001a5a <Lesson_HandleInput+0x27a>
        {
            currentStepIndex--;
 8001a04:	4b27      	ldr	r3, [pc, #156]	@ (8001aa4 <Lesson_HandleInput+0x2c4>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	4b25      	ldr	r3, [pc, #148]	@ (8001aa4 <Lesson_HandleInput+0x2c4>)
 8001a0e:	701a      	strb	r2, [r3, #0]
            ResetStepHit();
 8001a10:	f7ff fba0 	bl	8001154 <ResetStepHit>
            if (currentSong) DisplaySongStep(&currentSong->steps[currentStepIndex]);
 8001a14:	4b22      	ldr	r3, [pc, #136]	@ (8001aa0 <Lesson_HandleInput+0x2c0>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d00f      	beq.n	8001a3c <Lesson_HandleInput+0x25c>
 8001a1c:	4b20      	ldr	r3, [pc, #128]	@ (8001aa0 <Lesson_HandleInput+0x2c0>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	6899      	ldr	r1, [r3, #8]
 8001a22:	4b20      	ldr	r3, [pc, #128]	@ (8001aa4 <Lesson_HandleInput+0x2c4>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	461a      	mov	r2, r3
 8001a28:	4613      	mov	r3, r2
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4413      	add	r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4413      	add	r3, r2
 8001a32:	440b      	add	r3, r1
 8001a34:	4618      	mov	r0, r3
 8001a36:	f000 f8c7 	bl	8001bc8 <DisplaySongStep>
 8001a3a:	e07c      	b.n	8001b36 <Lesson_HandleInput+0x356>
            else DisplayChordStep(&currentChordPack->chords[currentStepIndex]);
 8001a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab4 <Lesson_HandleInput+0x2d4>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	689a      	ldr	r2, [r3, #8]
 8001a42:	4b18      	ldr	r3, [pc, #96]	@ (8001aa4 <Lesson_HandleInput+0x2c4>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	4619      	mov	r1, r3
 8001a48:	460b      	mov	r3, r1
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	4413      	add	r3, r2
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f968 	bl	8001d28 <DisplayChordStep>
 8001a58:	e06d      	b.n	8001b36 <Lesson_HandleInput+0x356>
        }
        else
        {
            lessonActive = false;
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <Lesson_HandleInput+0x2a8>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
            ResetStepHit();
 8001a60:	f7ff fb78 	bl	8001154 <ResetStepHit>
            HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001a64:	2200      	movs	r2, #0
 8001a66:	2101      	movs	r1, #1
 8001a68:	4809      	ldr	r0, [pc, #36]	@ (8001a90 <Lesson_HandleInput+0x2b0>)
 8001a6a:	f001 f8d1 	bl	8002c10 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2102      	movs	r1, #2
 8001a72:	4807      	ldr	r0, [pc, #28]	@ (8001a90 <Lesson_HandleInput+0x2b0>)
 8001a74:	f001 f8cc 	bl	8002c10 <HAL_GPIO_WritePin>
            greenLedOn = false;
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <Lesson_HandleInput+0x2b4>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
            redLedOn = false;
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <Lesson_HandleInput+0x2b8>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]
 8001a84:	e057      	b.n	8001b36 <Lesson_HandleInput+0x356>
 8001a86:	bf00      	nop
 8001a88:	20000252 	.word	0x20000252
 8001a8c:	20000253 	.word	0x20000253
 8001a90:	48000800 	.word	0x48000800
 8001a94:	20000264 	.word	0x20000264
 8001a98:	20000265 	.word	0x20000265
 8001a9c:	20000260 	.word	0x20000260
 8001aa0:	20000248 	.word	0x20000248
 8001aa4:	20000250 	.word	0x20000250
 8001aa8:	20000254 	.word	0x20000254
 8001aac:	20000258 	.word	0x20000258
 8001ab0:	2000025c 	.word	0x2000025c
 8001ab4:	2000024c 	.word	0x2000024c
 8001ab8:	aaaaaaab 	.word	0xaaaaaaab
        }
    }
    else if (input == LESSON_INPUT_BTN_RESET)
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	2bf3      	cmp	r3, #243	@ 0xf3
 8001ac0:	d139      	bne.n	8001b36 <Lesson_HandleInput+0x356>
    {
        /* Reset to step 0; if already at step 0 -> exit lesson */
        if (currentStepIndex != 0)
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b3c <Lesson_HandleInput+0x35c>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d016      	beq.n	8001af8 <Lesson_HandleInput+0x318>
        {
            currentStepIndex = 0;
 8001aca:	4b1c      	ldr	r3, [pc, #112]	@ (8001b3c <Lesson_HandleInput+0x35c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]
            ResetStepHit();
 8001ad0:	f7ff fb40 	bl	8001154 <ResetStepHit>
            if (currentSong) DisplaySongStep(&currentSong->steps[0]);
 8001ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b40 <Lesson_HandleInput+0x360>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d006      	beq.n	8001aea <Lesson_HandleInput+0x30a>
 8001adc:	4b18      	ldr	r3, [pc, #96]	@ (8001b40 <Lesson_HandleInput+0x360>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f870 	bl	8001bc8 <DisplaySongStep>
 8001ae8:	e025      	b.n	8001b36 <Lesson_HandleInput+0x356>
            else DisplayChordStep(&currentChordPack->chords[0]);
 8001aea:	4b16      	ldr	r3, [pc, #88]	@ (8001b44 <Lesson_HandleInput+0x364>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f000 f919 	bl	8001d28 <DisplayChordStep>
 8001af6:	e01e      	b.n	8001b36 <Lesson_HandleInput+0x356>
        }
        else
        {
            lessonActive = false;
 8001af8:	4b13      	ldr	r3, [pc, #76]	@ (8001b48 <Lesson_HandleInput+0x368>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
            ResetStepHit();
 8001afe:	f7ff fb29 	bl	8001154 <ResetStepHit>
            HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2101      	movs	r1, #1
 8001b06:	4811      	ldr	r0, [pc, #68]	@ (8001b4c <Lesson_HandleInput+0x36c>)
 8001b08:	f001 f882 	bl	8002c10 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2102      	movs	r1, #2
 8001b10:	480e      	ldr	r0, [pc, #56]	@ (8001b4c <Lesson_HandleInput+0x36c>)
 8001b12:	f001 f87d 	bl	8002c10 <HAL_GPIO_WritePin>
            greenLedOn = false;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <Lesson_HandleInput+0x370>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
            redLedOn = false;
 8001b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b54 <Lesson_HandleInput+0x374>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	701a      	strb	r2, [r3, #0]
 8001b22:	e008      	b.n	8001b36 <Lesson_HandleInput+0x356>
    if (!lessonActive) return;
 8001b24:	bf00      	nop
 8001b26:	e006      	b.n	8001b36 <Lesson_HandleInput+0x356>
            return;
 8001b28:	bf00      	nop
 8001b2a:	e004      	b.n	8001b36 <Lesson_HandleInput+0x356>
            return;
 8001b2c:	bf00      	nop
 8001b2e:	e002      	b.n	8001b36 <Lesson_HandleInput+0x356>
        return;
 8001b30:	bf00      	nop
 8001b32:	e000      	b.n	8001b36 <Lesson_HandleInput+0x356>
            return;
 8001b34:	bf00      	nop
        }
    }
}
 8001b36:	3720      	adds	r7, #32
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20000250 	.word	0x20000250
 8001b40:	20000248 	.word	0x20000248
 8001b44:	2000024c 	.word	0x2000024c
 8001b48:	20000252 	.word	0x20000252
 8001b4c:	48000800 	.word	0x48000800
 8001b50:	20000264 	.word	0x20000264
 8001b54:	20000265 	.word	0x20000265

08001b58 <Lesson_Update>:
/*
 * Periodic non-blocking update for LED blink timing.
 * Turns LEDs off after LED_BLINK_MS.
 */
void Lesson_Update(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001b5e:	f000 fd53 	bl	8002608 <HAL_GetTick>
 8001b62:	6078      	str	r0, [r7, #4]

    if (greenLedOn && (uint32_t)(now - greenLedTick) >= LED_BLINK_MS) {
 8001b64:	4b13      	ldr	r3, [pc, #76]	@ (8001bb4 <Lesson_Update+0x5c>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d00d      	beq.n	8001b88 <Lesson_Update+0x30>
 8001b6c:	4b12      	ldr	r3, [pc, #72]	@ (8001bb8 <Lesson_Update+0x60>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b77      	cmp	r3, #119	@ 0x77
 8001b76:	d907      	bls.n	8001b88 <Lesson_Update+0x30>
        HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	480f      	ldr	r0, [pc, #60]	@ (8001bbc <Lesson_Update+0x64>)
 8001b7e:	f001 f847 	bl	8002c10 <HAL_GPIO_WritePin>
        greenLedOn = false;
 8001b82:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb4 <Lesson_Update+0x5c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	701a      	strb	r2, [r3, #0]
    }

    if (redLedOn && (uint32_t)(now - redLedTick) >= LED_BLINK_MS) {
 8001b88:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc0 <Lesson_Update+0x68>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d00d      	beq.n	8001bac <Lesson_Update+0x54>
 8001b90:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <Lesson_Update+0x6c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	2b77      	cmp	r3, #119	@ 0x77
 8001b9a:	d907      	bls.n	8001bac <Lesson_Update+0x54>
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2102      	movs	r1, #2
 8001ba0:	4806      	ldr	r0, [pc, #24]	@ (8001bbc <Lesson_Update+0x64>)
 8001ba2:	f001 f835 	bl	8002c10 <HAL_GPIO_WritePin>
        redLedOn = false;
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <Lesson_Update+0x68>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	701a      	strb	r2, [r3, #0]
    }
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20000264 	.word	0x20000264
 8001bb8:	20000268 	.word	0x20000268
 8001bbc:	48000800 	.word	0x48000800
 8001bc0:	20000265 	.word	0x20000265
 8001bc4:	2000026c 	.word	0x2000026c

08001bc8 <DisplaySongStep>:

/* --- LCD rendering --- */

static void DisplaySongStep(const SongStep *step)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
    GroveLCD_Clear(&lcd);
 8001bd0:	4854      	ldr	r0, [pc, #336]	@ (8001d24 <DisplaySongStep+0x15c>)
 8001bd2:	f7ff f9ab 	bl	8000f2c <GroveLCD_Clear>
    LCD_ClearRow(0);
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f7ff fa6a 	bl	80010b0 <LCD_ClearRow>
    LCD_ClearRow(1);
 8001bdc:	2001      	movs	r0, #1
 8001bde:	f7ff fa67 	bl	80010b0 <LCD_ClearRow>

    uint8_t col = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	73fb      	strb	r3, [r7, #15]
    uint8_t startCol[3] = {0};
 8001be6:	f107 0308 	add.w	r3, r7, #8
 8001bea:	2100      	movs	r1, #0
 8001bec:	460a      	mov	r2, r1
 8001bee:	801a      	strh	r2, [r3, #0]
 8001bf0:	460a      	mov	r2, r1
 8001bf2:	709a      	strb	r2, [r3, #2]

    /* Row 0: notes (e.g. C#4, Db4, E4) */
    for (uint8_t i = 0; i < step->noteCount; i++)
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	73bb      	strb	r3, [r7, #14]
 8001bf8:	e05e      	b.n	8001cb8 <DisplaySongStep+0xf0>
    {
        if (i >= 3) break;
 8001bfa:	7bbb      	ldrb	r3, [r7, #14]
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d861      	bhi.n	8001cc4 <DisplaySongStep+0xfc>
        startCol[i] = col;
 8001c00:	7bbb      	ldrb	r3, [r7, #14]
 8001c02:	3310      	adds	r3, #16
 8001c04:	443b      	add	r3, r7
 8001c06:	7bfa      	ldrb	r2, [r7, #15]
 8001c08:	f803 2c08 	strb.w	r2, [r3, #-8]

        /* Letter */
        GroveLCD_SetCursor(&lcd, 0, col);
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	2100      	movs	r1, #0
 8001c12:	4844      	ldr	r0, [pc, #272]	@ (8001d24 <DisplaySongStep+0x15c>)
 8001c14:	f7ff f99c 	bl	8000f50 <GroveLCD_SetCursor>
        GroveLCD_WriteChar(&lcd, step->notes[i].letter);
 8001c18:	7bbb      	ldrb	r3, [r7, #14]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	785b      	ldrb	r3, [r3, #1]
 8001c22:	4619      	mov	r1, r3
 8001c24:	483f      	ldr	r0, [pc, #252]	@ (8001d24 <DisplaySongStep+0x15c>)
 8001c26:	f7ff f9b6 	bl	8000f96 <GroveLCD_WriteChar>
        col++;
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	73fb      	strb	r3, [r7, #15]

        /* Accidental */
        if (step->notes[i].accidental == ACC_SHARP) {
 8001c30:	7bbb      	ldrb	r3, [r7, #14]
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	789b      	ldrb	r3, [r3, #2]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d106      	bne.n	8001c4c <DisplaySongStep+0x84>
            LCD_WriteCustom(5);
 8001c3e:	2005      	movs	r0, #5
 8001c40:	f7ff fa4e 	bl	80010e0 <LCD_WriteCustom>
            col++;
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	3301      	adds	r3, #1
 8001c48:	73fb      	strb	r3, [r7, #15]
 8001c4a:	e00c      	b.n	8001c66 <DisplaySongStep+0x9e>
        } else if (step->notes[i].accidental == ACC_FLAT) {
 8001c4c:	7bbb      	ldrb	r3, [r7, #14]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	789b      	ldrb	r3, [r3, #2]
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d105      	bne.n	8001c66 <DisplaySongStep+0x9e>
            LCD_WriteCustom(6);
 8001c5a:	2006      	movs	r0, #6
 8001c5c:	f7ff fa40 	bl	80010e0 <LCD_WriteCustom>
            col++;
 8001c60:	7bfb      	ldrb	r3, [r7, #15]
 8001c62:	3301      	adds	r3, #1
 8001c64:	73fb      	strb	r3, [r7, #15]
        }

        /* Octave (derived from MIDI note) */
        char oct = MidiToOctaveChar(step->notes[i].midiNote);
 8001c66:	7bbb      	ldrb	r3, [r7, #14]
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fa44 	bl	8001100 <MidiToOctaveChar>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	733b      	strb	r3, [r7, #12]
        GroveLCD_WriteChar(&lcd, oct);
 8001c7c:	7b3b      	ldrb	r3, [r7, #12]
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4828      	ldr	r0, [pc, #160]	@ (8001d24 <DisplaySongStep+0x15c>)
 8001c82:	f7ff f988 	bl	8000f96 <GroveLCD_WriteChar>
        col++;
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	73fb      	strb	r3, [r7, #15]

        /* Separator */
        if (i < (step->noteCount - 1) && col < 16) {
 8001c8c:	7bba      	ldrb	r2, [r7, #14]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	429a      	cmp	r2, r3
 8001c96:	da09      	bge.n	8001cac <DisplaySongStep+0xe4>
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	2b0f      	cmp	r3, #15
 8001c9c:	d806      	bhi.n	8001cac <DisplaySongStep+0xe4>
            GroveLCD_WriteChar(&lcd, ' ');
 8001c9e:	2120      	movs	r1, #32
 8001ca0:	4820      	ldr	r0, [pc, #128]	@ (8001d24 <DisplaySongStep+0x15c>)
 8001ca2:	f7ff f978 	bl	8000f96 <GroveLCD_WriteChar>
            col++;
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	73fb      	strb	r3, [r7, #15]
        }

        if (col >= 16) break;
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	2b0f      	cmp	r3, #15
 8001cb0:	d80a      	bhi.n	8001cc8 <DisplaySongStep+0x100>
    for (uint8_t i = 0; i < step->noteCount; i++)
 8001cb2:	7bbb      	ldrb	r3, [r7, #14]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	73bb      	strb	r3, [r7, #14]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	7bba      	ldrb	r2, [r7, #14]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d39b      	bcc.n	8001bfa <DisplaySongStep+0x32>
 8001cc2:	e002      	b.n	8001cca <DisplaySongStep+0x102>
        if (i >= 3) break;
 8001cc4:	bf00      	nop
 8001cc6:	e000      	b.n	8001cca <DisplaySongStep+0x102>
        if (col >= 16) break;
 8001cc8:	bf00      	nop
    }

    /* Row 1: duration icons under the first character of each note */
    for (uint8_t i = 0; i < step->noteCount; i++)
 8001cca:	2300      	movs	r3, #0
 8001ccc:	737b      	strb	r3, [r7, #13]
 8001cce:	e01e      	b.n	8001d0e <DisplaySongStep+0x146>
    {
        if (i >= 3) break;
 8001cd0:	7b7b      	ldrb	r3, [r7, #13]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d821      	bhi.n	8001d1a <DisplaySongStep+0x152>
        if (startCol[i] < 16) {
 8001cd6:	7b7b      	ldrb	r3, [r7, #13]
 8001cd8:	3310      	adds	r3, #16
 8001cda:	443b      	add	r3, r7
 8001cdc:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001ce0:	2b0f      	cmp	r3, #15
 8001ce2:	d811      	bhi.n	8001d08 <DisplaySongStep+0x140>
            GroveLCD_SetCursor(&lcd, 1, startCol[i]);
 8001ce4:	7b7b      	ldrb	r3, [r7, #13]
 8001ce6:	3310      	adds	r3, #16
 8001ce8:	443b      	add	r3, r7
 8001cea:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	480c      	ldr	r0, [pc, #48]	@ (8001d24 <DisplaySongStep+0x15c>)
 8001cf4:	f7ff f92c 	bl	8000f50 <GroveLCD_SetCursor>
            LCD_WriteCustom(step->notes[i].lengthIcon); /* 0..4 */
 8001cf8:	7b7b      	ldrb	r3, [r7, #13]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	791b      	ldrb	r3, [r3, #4]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff f9ec 	bl	80010e0 <LCD_WriteCustom>
    for (uint8_t i = 0; i < step->noteCount; i++)
 8001d08:	7b7b      	ldrb	r3, [r7, #13]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	737b      	strb	r3, [r7, #13]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	7b7a      	ldrb	r2, [r7, #13]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d3db      	bcc.n	8001cd0 <DisplaySongStep+0x108>
        }
    }
}
 8001d18:	e000      	b.n	8001d1c <DisplaySongStep+0x154>
        if (i >= 3) break;
 8001d1a:	bf00      	nop
}
 8001d1c:	bf00      	nop
 8001d1e:	3710      	adds	r7, #16
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	200002c8 	.word	0x200002c8

08001d28 <DisplayChordStep>:

static void DisplayChordStep(const Chord *chord)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    GroveLCD_Clear(&lcd);
 8001d30:	482c      	ldr	r0, [pc, #176]	@ (8001de4 <DisplayChordStep+0xbc>)
 8001d32:	f7ff f8fb 	bl	8000f2c <GroveLCD_Clear>
    LCD_ClearRow(0);
 8001d36:	2000      	movs	r0, #0
 8001d38:	f7ff f9ba 	bl	80010b0 <LCD_ClearRow>
    LCD_ClearRow(1);
 8001d3c:	2001      	movs	r0, #1
 8001d3e:	f7ff f9b7 	bl	80010b0 <LCD_ClearRow>

    /* Row 0: chord name */
    GroveLCD_SetCursor(&lcd, 0, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2100      	movs	r1, #0
 8001d46:	4827      	ldr	r0, [pc, #156]	@ (8001de4 <DisplayChordStep+0xbc>)
 8001d48:	f7ff f902 	bl	8000f50 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "Chord:");
 8001d4c:	4926      	ldr	r1, [pc, #152]	@ (8001de8 <DisplayChordStep+0xc0>)
 8001d4e:	4825      	ldr	r0, [pc, #148]	@ (8001de4 <DisplayChordStep+0xbc>)
 8001d50:	f7ff f931 	bl	8000fb6 <GroveLCD_Print>
    GroveLCD_Print(&lcd, chord->name);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4822      	ldr	r0, [pc, #136]	@ (8001de4 <DisplayChordStep+0xbc>)
 8001d5c:	f7ff f92b 	bl	8000fb6 <GroveLCD_Print>

    /* Row 1: chord tones (no durations) */
    GroveLCD_SetCursor(&lcd, 1, 0);
 8001d60:	2200      	movs	r2, #0
 8001d62:	2101      	movs	r1, #1
 8001d64:	481f      	ldr	r0, [pc, #124]	@ (8001de4 <DisplayChordStep+0xbc>)
 8001d66:	f7ff f8f3 	bl	8000f50 <GroveLCD_SetCursor>

    for (uint8_t i = 0; i < chord->noteCount; i++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	73fb      	strb	r3, [r7, #15]
 8001d6e:	e02d      	b.n	8001dcc <DisplayChordStep+0xa4>
    {
        if (i >= 3) break;
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d830      	bhi.n	8001dd8 <DisplayChordStep+0xb0>

        GroveLCD_WriteChar(&lcd, chord->notes[i].letter);
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	4413      	add	r3, r2
 8001d7e:	795b      	ldrb	r3, [r3, #5]
 8001d80:	4619      	mov	r1, r3
 8001d82:	4818      	ldr	r0, [pc, #96]	@ (8001de4 <DisplayChordStep+0xbc>)
 8001d84:	f7ff f907 	bl	8000f96 <GroveLCD_WriteChar>

        if (chord->notes[i].accidental == ACC_SHARP) {
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4413      	add	r3, r2
 8001d90:	799b      	ldrb	r3, [r3, #6]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d103      	bne.n	8001d9e <DisplayChordStep+0x76>
            LCD_WriteCustom(5);
 8001d96:	2005      	movs	r0, #5
 8001d98:	f7ff f9a2 	bl	80010e0 <LCD_WriteCustom>
 8001d9c:	e009      	b.n	8001db2 <DisplayChordStep+0x8a>
        } else if (chord->notes[i].accidental == ACC_FLAT) {
 8001d9e:	7bfb      	ldrb	r3, [r7, #15]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	799b      	ldrb	r3, [r3, #6]
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d102      	bne.n	8001db2 <DisplayChordStep+0x8a>
            LCD_WriteCustom(6);
 8001dac:	2006      	movs	r0, #6
 8001dae:	f7ff f997 	bl	80010e0 <LCD_WriteCustom>
        }

        if (i < (chord->noteCount - 1)) {
 8001db2:	7bfa      	ldrb	r2, [r7, #15]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	791b      	ldrb	r3, [r3, #4]
 8001db8:	3b01      	subs	r3, #1
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	da03      	bge.n	8001dc6 <DisplayChordStep+0x9e>
            GroveLCD_WriteChar(&lcd, ' ');
 8001dbe:	2120      	movs	r1, #32
 8001dc0:	4808      	ldr	r0, [pc, #32]	@ (8001de4 <DisplayChordStep+0xbc>)
 8001dc2:	f7ff f8e8 	bl	8000f96 <GroveLCD_WriteChar>
    for (uint8_t i = 0; i < chord->noteCount; i++)
 8001dc6:	7bfb      	ldrb	r3, [r7, #15]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	73fb      	strb	r3, [r7, #15]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	791b      	ldrb	r3, [r3, #4]
 8001dd0:	7bfa      	ldrb	r2, [r7, #15]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d3cc      	bcc.n	8001d70 <DisplayChordStep+0x48>
        }
    }
}
 8001dd6:	e000      	b.n	8001dda <DisplayChordStep+0xb2>
        if (i >= 3) break;
 8001dd8:	bf00      	nop
}
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	200002c8 	.word	0x200002c8
 8001de8:	0800ab8c 	.word	0x0800ab8c

08001dec <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001df4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001df8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d013      	beq.n	8001e2c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001e04:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001e08:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001e0c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d00b      	beq.n	8001e2c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001e14:	e000      	b.n	8001e18 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001e16:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001e18:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f9      	beq.n	8001e16 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001e22:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	b2d2      	uxtb	r2, r2
 8001e2a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001e2c:	687b      	ldr	r3, [r7, #4]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset peripherals, init Flash + SysTick. */
  HAL_Init();
 8001e42:	f000 fb71 	bl	8002528 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock. */
  SystemClock_Config();
 8001e46:	f000 f8ab 	bl	8001fa0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals. */
  MX_GPIO_Init();
 8001e4a:	f000 f94b 	bl	80020e4 <MX_GPIO_Init>
  MX_USB_HOST_Init();
 8001e4e:	f007 f95d 	bl	800910c <MX_USB_HOST_Init>
  MX_I2C1_Init();
 8001e52:	f000 f907 	bl	8002064 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */
  /* SWV/ITM banner (visible in CubeIDE ITM Data Console). */
  printf("\r\n==== SN_Keyboard_assistant started (SWV printf active) ====\r\n");
 8001e56:	4841      	ldr	r0, [pc, #260]	@ (8001f5c <main+0x120>)
 8001e58:	f007 fe52 	bl	8009b00 <puts>

  /* LCD initialization (Grove 16x2 over I2C). */
  GroveLCD_Init(&lcd, &hi2c1, GROVE_LCD_I2C_ADDR_7BIT_DEFAULT);
 8001e5c:	223e      	movs	r2, #62	@ 0x3e
 8001e5e:	4940      	ldr	r1, [pc, #256]	@ (8001f60 <main+0x124>)
 8001e60:	4840      	ldr	r0, [pc, #256]	@ (8001f64 <main+0x128>)
 8001e62:	f7fe fffd 	bl	8000e60 <GroveLCD_Init>

  /* Upload custom chars into CGRAM slots 0..6. */
  GroveLCD_CreateChar(&lcd, 0, CH_WHOLE);
 8001e66:	4a40      	ldr	r2, [pc, #256]	@ (8001f68 <main+0x12c>)
 8001e68:	2100      	movs	r1, #0
 8001e6a:	483e      	ldr	r0, [pc, #248]	@ (8001f64 <main+0x128>)
 8001e6c:	f7ff f8cb 	bl	8001006 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 1, CH_HALF);
 8001e70:	4a3e      	ldr	r2, [pc, #248]	@ (8001f6c <main+0x130>)
 8001e72:	2101      	movs	r1, #1
 8001e74:	483b      	ldr	r0, [pc, #236]	@ (8001f64 <main+0x128>)
 8001e76:	f7ff f8c6 	bl	8001006 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 2, CH_QUARTER);
 8001e7a:	4a3d      	ldr	r2, [pc, #244]	@ (8001f70 <main+0x134>)
 8001e7c:	2102      	movs	r1, #2
 8001e7e:	4839      	ldr	r0, [pc, #228]	@ (8001f64 <main+0x128>)
 8001e80:	f7ff f8c1 	bl	8001006 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 3, CH_EIGHTH);
 8001e84:	4a3b      	ldr	r2, [pc, #236]	@ (8001f74 <main+0x138>)
 8001e86:	2103      	movs	r1, #3
 8001e88:	4836      	ldr	r0, [pc, #216]	@ (8001f64 <main+0x128>)
 8001e8a:	f7ff f8bc 	bl	8001006 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 4, CH_SIXTEENTH);
 8001e8e:	4a3a      	ldr	r2, [pc, #232]	@ (8001f78 <main+0x13c>)
 8001e90:	2104      	movs	r1, #4
 8001e92:	4834      	ldr	r0, [pc, #208]	@ (8001f64 <main+0x128>)
 8001e94:	f7ff f8b7 	bl	8001006 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 5, CH_SHARP);
 8001e98:	4a38      	ldr	r2, [pc, #224]	@ (8001f7c <main+0x140>)
 8001e9a:	2105      	movs	r1, #5
 8001e9c:	4831      	ldr	r0, [pc, #196]	@ (8001f64 <main+0x128>)
 8001e9e:	f7ff f8b2 	bl	8001006 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 6, CH_FLAT);
 8001ea2:	4a37      	ldr	r2, [pc, #220]	@ (8001f80 <main+0x144>)
 8001ea4:	2106      	movs	r1, #6
 8001ea6:	482f      	ldr	r0, [pc, #188]	@ (8001f64 <main+0x128>)
 8001ea8:	f7ff f8ad 	bl	8001006 <GroveLCD_CreateChar>

  /* Start the application UI state machine (welcome screen etc.). */
  App_Init();
 8001eac:	f7fe fb9e 	bl	80005ec <App_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Maintain USB Host stack (enumeration, transfers, class handling). */
    MX_USB_HOST_Process();
 8001eb0:	f007 f952 	bl	8009158 <MX_USB_HOST_Process>

    /* Print USB app state transitions only once (no spam every loop). */
    if (Appli_state != prevState)
 8001eb4:	4b33      	ldr	r3, [pc, #204]	@ (8001f84 <main+0x148>)
 8001eb6:	781a      	ldrb	r2, [r3, #0]
 8001eb8:	4b33      	ldr	r3, [pc, #204]	@ (8001f88 <main+0x14c>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d021      	beq.n	8001f04 <main+0xc8>
    {
      switch (Appli_state)
 8001ec0:	4b30      	ldr	r3, [pc, #192]	@ (8001f84 <main+0x148>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b03      	cmp	r3, #3
 8001ec6:	d00e      	beq.n	8001ee6 <main+0xaa>
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	dc10      	bgt.n	8001eee <main+0xb2>
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d002      	beq.n	8001ed6 <main+0x9a>
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d004      	beq.n	8001ede <main+0xa2>
 8001ed4:	e00b      	b.n	8001eee <main+0xb2>
      {
        case APPLICATION_START:
          printf("State: APPLICATION_START (device connected)\r\n");
 8001ed6:	482d      	ldr	r0, [pc, #180]	@ (8001f8c <main+0x150>)
 8001ed8:	f007 fe12 	bl	8009b00 <puts>
          break;
 8001edc:	e00e      	b.n	8001efc <main+0xc0>
        case APPLICATION_READY:
          printf("State: APPLICATION_READY (MIDI class active)\r\n");
 8001ede:	482c      	ldr	r0, [pc, #176]	@ (8001f90 <main+0x154>)
 8001ee0:	f007 fe0e 	bl	8009b00 <puts>
          break;
 8001ee4:	e00a      	b.n	8001efc <main+0xc0>
        case APPLICATION_DISCONNECT:
          printf("State: APPLICATION_DISCONNECT (device disconnected)\r\n");
 8001ee6:	482b      	ldr	r0, [pc, #172]	@ (8001f94 <main+0x158>)
 8001ee8:	f007 fe0a 	bl	8009b00 <puts>
          break;
 8001eec:	e006      	b.n	8001efc <main+0xc0>
        default:
          printf("State: %d\r\n", Appli_state);
 8001eee:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <main+0x148>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4828      	ldr	r0, [pc, #160]	@ (8001f98 <main+0x15c>)
 8001ef6:	f007 fd9b 	bl	8009a30 <iprintf>
          break;
 8001efa:	bf00      	nop
      }
      prevState = Appli_state;
 8001efc:	4b21      	ldr	r3, [pc, #132]	@ (8001f84 <main+0x148>)
 8001efe:	781a      	ldrb	r2, [r3, #0]
 8001f00:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <main+0x14c>)
 8001f02:	701a      	strb	r2, [r3, #0]
    }

    /* Read MIDI events and forward NOTE ON only when the lesson is active. */
    if (Appli_state == APPLICATION_READY || Appli_state == APPLICATION_START)
 8001f04:	4b1f      	ldr	r3, [pc, #124]	@ (8001f84 <main+0x148>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d003      	beq.n	8001f14 <main+0xd8>
 8001f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f84 <main+0x148>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d11e      	bne.n	8001f52 <main+0x116>
    {
      uint8_t midi_event[4];
      if (USBH_MIDI_GetEvent(&hUsbHostFS, midi_event) == USBH_OK)
 8001f14:	463b      	mov	r3, r7
 8001f16:	4619      	mov	r1, r3
 8001f18:	4820      	ldr	r0, [pc, #128]	@ (8001f9c <main+0x160>)
 8001f1a:	f005 fc4c 	bl	80077b6 <USBH_MIDI_GetEvent>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d116      	bne.n	8001f52 <main+0x116>
      {
        uint8_t status  = midi_event[1] & 0xF0;
 8001f24:	787b      	ldrb	r3, [r7, #1]
 8001f26:	f023 030f 	bic.w	r3, r3, #15
 8001f2a:	71fb      	strb	r3, [r7, #7]
        uint8_t note    = midi_event[2];
 8001f2c:	78bb      	ldrb	r3, [r7, #2]
 8001f2e:	71bb      	strb	r3, [r7, #6]
        uint8_t vel     = midi_event[3];
 8001f30:	78fb      	ldrb	r3, [r7, #3]
 8001f32:	717b      	strb	r3, [r7, #5]

        if (status == 0x90 && vel != 0)  /* NOTE ON */
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	2b90      	cmp	r3, #144	@ 0x90
 8001f38:	d10b      	bne.n	8001f52 <main+0x116>
 8001f3a:	797b      	ldrb	r3, [r7, #5]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d008      	beq.n	8001f52 <main+0x116>
        {
          if (Lesson_IsActive())
 8001f40:	f7ff fba6 	bl	8001690 <Lesson_IsActive>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <main+0x116>
          {
            /* Lesson_HandleInput treats 0..127 as MIDI notes. */
            Lesson_HandleInput(note);
 8001f4a:	79bb      	ldrb	r3, [r7, #6]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fc47 	bl	80017e0 <Lesson_HandleInput>
        }
      }
    }

    /* Poll buttons (debounce/edge) and run UI/menu logic. */
    Button_Update();
 8001f52:	f7fe fe99 	bl	8000c88 <Button_Update>
    App_Update();
 8001f56:	f7fe fb57 	bl	8000608 <App_Update>
    MX_USB_HOST_Process();
 8001f5a:	e7a9      	b.n	8001eb0 <main+0x74>
 8001f5c:	0800ab94 	.word	0x0800ab94
 8001f60:	20000270 	.word	0x20000270
 8001f64:	200002c8 	.word	0x200002c8
 8001f68:	0800b158 	.word	0x0800b158
 8001f6c:	0800b160 	.word	0x0800b160
 8001f70:	0800b168 	.word	0x0800b168
 8001f74:	0800b170 	.word	0x0800b170
 8001f78:	0800b178 	.word	0x0800b178
 8001f7c:	0800b180 	.word	0x0800b180
 8001f80:	0800b188 	.word	0x0800b188
 8001f84:	200006b4 	.word	0x200006b4
 8001f88:	200002c4 	.word	0x200002c4
 8001f8c:	0800abd4 	.word	0x0800abd4
 8001f90:	0800ac04 	.word	0x0800ac04
 8001f94:	0800ac34 	.word	0x0800ac34
 8001f98:	0800ac6c 	.word	0x0800ac6c
 8001f9c:	200002dc 	.word	0x200002dc

08001fa0 <SystemClock_Config>:
}

/* (rest of CubeMX-generated init code unchanged) */

void SystemClock_Config(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b096      	sub	sp, #88	@ 0x58
 8001fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fa6:	f107 0314 	add.w	r3, r7, #20
 8001faa:	2244      	movs	r2, #68	@ 0x44
 8001fac:	2100      	movs	r1, #0
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f007 febc 	bl	8009d2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fb4:	463b      	mov	r3, r7
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	605a      	str	r2, [r3, #4]
 8001fbc:	609a      	str	r2, [r3, #8]
 8001fbe:	60da      	str	r2, [r3, #12]
 8001fc0:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001fc2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001fc6:	f002 ff3f 	bl	8004e48 <HAL_PWREx_ControlVoltageScaling>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001fd0:	f000 f907 	bl	80021e2 <Error_Handler>
  }

  HAL_PWR_EnableBkUpAccess();
 8001fd4:	f002 ff1a 	bl	8004e0c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001fd8:	4b21      	ldr	r3, [pc, #132]	@ (8002060 <SystemClock_Config+0xc0>)
 8001fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fde:	4a20      	ldr	r2, [pc, #128]	@ (8002060 <SystemClock_Config+0xc0>)
 8001fe0:	f023 0318 	bic.w	r3, r3, #24
 8001fe4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001fe8:	2314      	movs	r3, #20
 8001fea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001fec:	2301      	movs	r3, #1
 8001fee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001ff8:	2360      	movs	r3, #96	@ 0x60
 8001ffa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002000:	2301      	movs	r3, #1
 8002002:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002004:	2301      	movs	r3, #1
 8002006:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8002008:	2310      	movs	r3, #16
 800200a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800200c:	2307      	movs	r3, #7
 800200e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002010:	2302      	movs	r3, #2
 8002012:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002014:	2302      	movs	r3, #2
 8002016:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	4618      	mov	r0, r3
 800201e:	f002 ff79 	bl	8004f14 <HAL_RCC_OscConfig>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002028:	f000 f8db 	bl	80021e2 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800202c:	230f      	movs	r3, #15
 800202e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002030:	2303      	movs	r3, #3
 8002032:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002034:	2300      	movs	r3, #0
 8002036:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800203c:	2300      	movs	r3, #0
 800203e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002040:	463b      	mov	r3, r7
 8002042:	2101      	movs	r1, #1
 8002044:	4618      	mov	r0, r3
 8002046:	f003 fb41 	bl	80056cc <HAL_RCC_ClockConfig>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002050:	f000 f8c7 	bl	80021e2 <Error_Handler>
  }

  HAL_RCCEx_EnableMSIPLLMode();
 8002054:	f004 f810 	bl	8006078 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002058:	bf00      	nop
 800205a:	3758      	adds	r7, #88	@ 0x58
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40021000 	.word	0x40021000

08002064 <MX_I2C1_Init>:

static void MX_I2C1_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8002068:	4b1b      	ldr	r3, [pc, #108]	@ (80020d8 <MX_I2C1_Init+0x74>)
 800206a:	4a1c      	ldr	r2, [pc, #112]	@ (80020dc <MX_I2C1_Init+0x78>)
 800206c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 800206e:	4b1a      	ldr	r3, [pc, #104]	@ (80020d8 <MX_I2C1_Init+0x74>)
 8002070:	4a1b      	ldr	r2, [pc, #108]	@ (80020e0 <MX_I2C1_Init+0x7c>)
 8002072:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002074:	4b18      	ldr	r3, [pc, #96]	@ (80020d8 <MX_I2C1_Init+0x74>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800207a:	4b17      	ldr	r3, [pc, #92]	@ (80020d8 <MX_I2C1_Init+0x74>)
 800207c:	2201      	movs	r2, #1
 800207e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002080:	4b15      	ldr	r3, [pc, #84]	@ (80020d8 <MX_I2C1_Init+0x74>)
 8002082:	2200      	movs	r2, #0
 8002084:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002086:	4b14      	ldr	r3, [pc, #80]	@ (80020d8 <MX_I2C1_Init+0x74>)
 8002088:	2200      	movs	r2, #0
 800208a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800208c:	4b12      	ldr	r3, [pc, #72]	@ (80020d8 <MX_I2C1_Init+0x74>)
 800208e:	2200      	movs	r2, #0
 8002090:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002092:	4b11      	ldr	r3, [pc, #68]	@ (80020d8 <MX_I2C1_Init+0x74>)
 8002094:	2200      	movs	r2, #0
 8002096:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002098:	4b0f      	ldr	r3, [pc, #60]	@ (80020d8 <MX_I2C1_Init+0x74>)
 800209a:	2200      	movs	r2, #0
 800209c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800209e:	480e      	ldr	r0, [pc, #56]	@ (80020d8 <MX_I2C1_Init+0x74>)
 80020a0:	f002 f9fe 	bl	80044a0 <HAL_I2C_Init>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80020aa:	f000 f89a 	bl	80021e2 <Error_Handler>
  }

  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020ae:	2100      	movs	r1, #0
 80020b0:	4809      	ldr	r0, [pc, #36]	@ (80020d8 <MX_I2C1_Init+0x74>)
 80020b2:	f002 fe13 	bl	8004cdc <HAL_I2CEx_ConfigAnalogFilter>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80020bc:	f000 f891 	bl	80021e2 <Error_Handler>
  }

  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020c0:	2100      	movs	r1, #0
 80020c2:	4805      	ldr	r0, [pc, #20]	@ (80020d8 <MX_I2C1_Init+0x74>)
 80020c4:	f002 fe55 	bl	8004d72 <HAL_I2CEx_ConfigDigitalFilter>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020ce:	f000 f888 	bl	80021e2 <Error_Handler>
  }
}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20000270 	.word	0x20000270
 80020dc:	40005400 	.word	0x40005400
 80020e0:	00b07cb4 	.word	0x00b07cb4

080020e4 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08a      	sub	sp, #40	@ 0x28
 80020e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]
 80020f4:	609a      	str	r2, [r3, #8]
 80020f6:	60da      	str	r2, [r3, #12]
 80020f8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fa:	4b30      	ldr	r3, [pc, #192]	@ (80021bc <MX_GPIO_Init+0xd8>)
 80020fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fe:	4a2f      	ldr	r2, [pc, #188]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002100:	f043 0304 	orr.w	r3, r3, #4
 8002104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002106:	4b2d      	ldr	r3, [pc, #180]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210a:	f003 0304 	and.w	r3, r3, #4
 800210e:	613b      	str	r3, [r7, #16]
 8002110:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002112:	4b2a      	ldr	r3, [pc, #168]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002116:	4a29      	ldr	r2, [pc, #164]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002118:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800211c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800211e:	4b27      	ldr	r3, [pc, #156]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212a:	4b24      	ldr	r3, [pc, #144]	@ (80021bc <MX_GPIO_Init+0xd8>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212e:	4a23      	ldr	r2, [pc, #140]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002136:	4b21      	ldr	r3, [pc, #132]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	60bb      	str	r3, [r7, #8]
 8002140:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002142:	4b1e      	ldr	r3, [pc, #120]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002146:	4a1d      	ldr	r2, [pc, #116]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002148:	f043 0302 	orr.w	r3, r3, #2
 800214c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800214e:	4b1b      	ldr	r3, [pc, #108]	@ (80021bc <MX_GPIO_Init+0xd8>)
 8002150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	2103      	movs	r1, #3
 800215e:	4818      	ldr	r0, [pc, #96]	@ (80021c0 <MX_GPIO_Init+0xdc>)
 8002160:	f000 fd56 	bl	8002c10 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002164:	2303      	movs	r3, #3
 8002166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002168:	2301      	movs	r3, #1
 800216a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002170:	2300      	movs	r3, #0
 8002172:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	4619      	mov	r1, r3
 800217a:	4811      	ldr	r0, [pc, #68]	@ (80021c0 <MX_GPIO_Init+0xdc>)
 800217c:	f000 fb86 	bl	800288c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8002180:	2312      	movs	r3, #18
 8002182:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002184:	2300      	movs	r3, #0
 8002186:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002188:	2301      	movs	r3, #1
 800218a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4619      	mov	r1, r3
 8002192:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002196:	f000 fb79 	bl	800288c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800219a:	2301      	movs	r3, #1
 800219c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021a2:	2301      	movs	r3, #1
 80021a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a6:	f107 0314 	add.w	r3, r7, #20
 80021aa:	4619      	mov	r1, r3
 80021ac:	4805      	ldr	r0, [pc, #20]	@ (80021c4 <MX_GPIO_Init+0xe0>)
 80021ae:	f000 fb6d 	bl	800288c <HAL_GPIO_Init>
}
 80021b2:	bf00      	nop
 80021b4:	3728      	adds	r7, #40	@ 0x28
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40021000 	.word	0x40021000
 80021c0:	48000800 	.word	0x48000800
 80021c4:	48000400 	.word	0x48000400

080021c8 <__io_putchar>:
 * @brief Retargets printf() output to SWV/ITM (Stimulus Port 0).
 *
 * Note: ITM must be enabled in the debugger (CubeIDE: SWV configuration).
 */
int __io_putchar(int ch)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
    return ITM_SendChar(ch);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fe0a 	bl	8001dec <ITM_SendChar>
 80021d8:	4603      	mov	r3, r0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <Error_Handler>:
/* USER CODE END 4 */

void Error_Handler(void)
{
 80021e2:	b480      	push	{r7}
 80021e4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021e6:	b672      	cpsid	i
}
 80021e8:	bf00      	nop
  __disable_irq();
  while (1)
 80021ea:	bf00      	nop
 80021ec:	e7fd      	b.n	80021ea <Error_Handler+0x8>
	...

080021f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002234 <HAL_MspInit+0x44>)
 80021f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002234 <HAL_MspInit+0x44>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6613      	str	r3, [r2, #96]	@ 0x60
 8002202:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <HAL_MspInit+0x44>)
 8002204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <HAL_MspInit+0x44>)
 8002210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002212:	4a08      	ldr	r2, [pc, #32]	@ (8002234 <HAL_MspInit+0x44>)
 8002214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002218:	6593      	str	r3, [r2, #88]	@ 0x58
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <HAL_MspInit+0x44>)
 800221c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000

08002238 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b0ac      	sub	sp, #176	@ 0xb0
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002250:	f107 0314 	add.w	r3, r7, #20
 8002254:	2288      	movs	r2, #136	@ 0x88
 8002256:	2100      	movs	r1, #0
 8002258:	4618      	mov	r0, r3
 800225a:	f007 fd67 	bl	8009d2c <memset>
  if(hi2c->Instance==I2C1)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a21      	ldr	r2, [pc, #132]	@ (80022e8 <HAL_I2C_MspInit+0xb0>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d13a      	bne.n	80022de <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002268:	2340      	movs	r3, #64	@ 0x40
 800226a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800226c:	2300      	movs	r3, #0
 800226e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	4618      	mov	r0, r3
 8002276:	f003 fc15 	bl	8005aa4 <HAL_RCCEx_PeriphCLKConfig>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002280:	f7ff ffaf 	bl	80021e2 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002284:	4b19      	ldr	r3, [pc, #100]	@ (80022ec <HAL_I2C_MspInit+0xb4>)
 8002286:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002288:	4a18      	ldr	r2, [pc, #96]	@ (80022ec <HAL_I2C_MspInit+0xb4>)
 800228a:	f043 0302 	orr.w	r3, r3, #2
 800228e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002290:	4b16      	ldr	r3, [pc, #88]	@ (80022ec <HAL_I2C_MspInit+0xb4>)
 8002292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800229c:	23c0      	movs	r3, #192	@ 0xc0
 800229e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022a2:	2312      	movs	r3, #18
 80022a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ae:	2303      	movs	r3, #3
 80022b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022b4:	2304      	movs	r3, #4
 80022b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ba:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022be:	4619      	mov	r1, r3
 80022c0:	480b      	ldr	r0, [pc, #44]	@ (80022f0 <HAL_I2C_MspInit+0xb8>)
 80022c2:	f000 fae3 	bl	800288c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022c6:	4b09      	ldr	r3, [pc, #36]	@ (80022ec <HAL_I2C_MspInit+0xb4>)
 80022c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ca:	4a08      	ldr	r2, [pc, #32]	@ (80022ec <HAL_I2C_MspInit+0xb4>)
 80022cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80022d2:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <HAL_I2C_MspInit+0xb4>)
 80022d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80022de:	bf00      	nop
 80022e0:	37b0      	adds	r7, #176	@ 0xb0
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40005400 	.word	0x40005400
 80022ec:	40021000 	.word	0x40021000
 80022f0:	48000400 	.word	0x48000400

080022f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022f8:	bf00      	nop
 80022fa:	e7fd      	b.n	80022f8 <NMI_Handler+0x4>

080022fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002300:	bf00      	nop
 8002302:	e7fd      	b.n	8002300 <HardFault_Handler+0x4>

08002304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002308:	bf00      	nop
 800230a:	e7fd      	b.n	8002308 <MemManage_Handler+0x4>

0800230c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002310:	bf00      	nop
 8002312:	e7fd      	b.n	8002310 <BusFault_Handler+0x4>

08002314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002318:	bf00      	nop
 800231a:	e7fd      	b.n	8002318 <UsageFault_Handler+0x4>

0800231c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800232a:	b480      	push	{r7}
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800234a:	f000 f949 	bl	80025e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
	...

08002354 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002358:	4802      	ldr	r0, [pc, #8]	@ (8002364 <OTG_FS_IRQHandler+0x10>)
 800235a:	f000 fee1 	bl	8003120 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	200006b8 	.word	0x200006b8

08002368 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	e00a      	b.n	8002390 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800237a:	f3af 8000 	nop.w
 800237e:	4601      	mov	r1, r0
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	1c5a      	adds	r2, r3, #1
 8002384:	60ba      	str	r2, [r7, #8]
 8002386:	b2ca      	uxtb	r2, r1
 8002388:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	3301      	adds	r3, #1
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	429a      	cmp	r2, r3
 8002396:	dbf0      	blt.n	800237a <_read+0x12>
  }

  return len;
 8002398:	687b      	ldr	r3, [r7, #4]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3718      	adds	r7, #24
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b086      	sub	sp, #24
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	60f8      	str	r0, [r7, #12]
 80023aa:	60b9      	str	r1, [r7, #8]
 80023ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ae:	2300      	movs	r3, #0
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	e009      	b.n	80023c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	60ba      	str	r2, [r7, #8]
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff03 	bl	80021c8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	3301      	adds	r3, #1
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	dbf1      	blt.n	80023b4 <_write+0x12>
  }
  return len;
 80023d0:	687b      	ldr	r3, [r7, #4]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3718      	adds	r7, #24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <_close>:

int _close(int file)
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr

080023f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
 80023fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002402:	605a      	str	r2, [r3, #4]
  return 0;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <_isatty>:

int _isatty(int file)
{
 8002412:	b480      	push	{r7}
 8002414:	b083      	sub	sp, #12
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800241a:	2301      	movs	r3, #1
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
	...

08002444 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800244c:	4a14      	ldr	r2, [pc, #80]	@ (80024a0 <_sbrk+0x5c>)
 800244e:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <_sbrk+0x60>)
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002458:	4b13      	ldr	r3, [pc, #76]	@ (80024a8 <_sbrk+0x64>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d102      	bne.n	8002466 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002460:	4b11      	ldr	r3, [pc, #68]	@ (80024a8 <_sbrk+0x64>)
 8002462:	4a12      	ldr	r2, [pc, #72]	@ (80024ac <_sbrk+0x68>)
 8002464:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002466:	4b10      	ldr	r3, [pc, #64]	@ (80024a8 <_sbrk+0x64>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	429a      	cmp	r2, r3
 8002472:	d207      	bcs.n	8002484 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002474:	f007 fcb8 	bl	8009de8 <__errno>
 8002478:	4603      	mov	r3, r0
 800247a:	220c      	movs	r2, #12
 800247c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800247e:	f04f 33ff 	mov.w	r3, #4294967295
 8002482:	e009      	b.n	8002498 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002484:	4b08      	ldr	r3, [pc, #32]	@ (80024a8 <_sbrk+0x64>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800248a:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <_sbrk+0x64>)
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4413      	add	r3, r2
 8002492:	4a05      	ldr	r2, [pc, #20]	@ (80024a8 <_sbrk+0x64>)
 8002494:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002496:	68fb      	ldr	r3, [r7, #12]
}
 8002498:	4618      	mov	r0, r3
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	20018000 	.word	0x20018000
 80024a4:	00000400 	.word	0x00000400
 80024a8:	200002d4 	.word	0x200002d4
 80024ac:	20000b68 	.word	0x20000b68

080024b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024b4:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <SystemInit+0x20>)
 80024b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ba:	4a05      	ldr	r2, [pc, #20]	@ (80024d0 <SystemInit+0x20>)
 80024bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800250c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024d8:	f7ff ffea 	bl	80024b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024dc:	480c      	ldr	r0, [pc, #48]	@ (8002510 <LoopForever+0x6>)
  ldr r1, =_edata
 80024de:	490d      	ldr	r1, [pc, #52]	@ (8002514 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002518 <LoopForever+0xe>)
  movs r3, #0
 80024e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e4:	e002      	b.n	80024ec <LoopCopyDataInit>

080024e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ea:	3304      	adds	r3, #4

080024ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f0:	d3f9      	bcc.n	80024e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024f2:	4a0a      	ldr	r2, [pc, #40]	@ (800251c <LoopForever+0x12>)
  ldr r4, =_ebss
 80024f4:	4c0a      	ldr	r4, [pc, #40]	@ (8002520 <LoopForever+0x16>)
  movs r3, #0
 80024f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024f8:	e001      	b.n	80024fe <LoopFillZerobss>

080024fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024fc:	3204      	adds	r2, #4

080024fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002500:	d3fb      	bcc.n	80024fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002502:	f007 fc77 	bl	8009df4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002506:	f7ff fc99 	bl	8001e3c <main>

0800250a <LoopForever>:

LoopForever:
    b LoopForever
 800250a:	e7fe      	b.n	800250a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800250c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002510:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002514:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8002518:	0800b218 	.word	0x0800b218
  ldr r2, =_sbss
 800251c:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8002520:	20000b64 	.word	0x20000b64

08002524 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002524:	e7fe      	b.n	8002524 <ADC1_2_IRQHandler>
	...

08002528 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800252e:	2300      	movs	r3, #0
 8002530:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002532:	4b0c      	ldr	r3, [pc, #48]	@ (8002564 <HAL_Init+0x3c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a0b      	ldr	r2, [pc, #44]	@ (8002564 <HAL_Init+0x3c>)
 8002538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800253c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800253e:	2003      	movs	r0, #3
 8002540:	f000 f962 	bl	8002808 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002544:	2000      	movs	r0, #0
 8002546:	f000 f80f 	bl	8002568 <HAL_InitTick>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d002      	beq.n	8002556 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	71fb      	strb	r3, [r7, #7]
 8002554:	e001      	b.n	800255a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002556:	f7ff fe4b 	bl	80021f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800255a:	79fb      	ldrb	r3, [r7, #7]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40022000 	.word	0x40022000

08002568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002574:	4b17      	ldr	r3, [pc, #92]	@ (80025d4 <HAL_InitTick+0x6c>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d023      	beq.n	80025c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800257c:	4b16      	ldr	r3, [pc, #88]	@ (80025d8 <HAL_InitTick+0x70>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	4b14      	ldr	r3, [pc, #80]	@ (80025d4 <HAL_InitTick+0x6c>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	4619      	mov	r1, r3
 8002586:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800258a:	fbb3 f3f1 	udiv	r3, r3, r1
 800258e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002592:	4618      	mov	r0, r3
 8002594:	f000 f96d 	bl	8002872 <HAL_SYSTICK_Config>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10f      	bne.n	80025be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b0f      	cmp	r3, #15
 80025a2:	d809      	bhi.n	80025b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a4:	2200      	movs	r2, #0
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	f000 f937 	bl	800281e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025b0:	4a0a      	ldr	r2, [pc, #40]	@ (80025dc <HAL_InitTick+0x74>)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6013      	str	r3, [r2, #0]
 80025b6:	e007      	b.n	80025c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	73fb      	strb	r3, [r7, #15]
 80025bc:	e004      	b.n	80025c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
 80025c2:	e001      	b.n	80025c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20000184 	.word	0x20000184
 80025d8:	2000017c 	.word	0x2000017c
 80025dc:	20000180 	.word	0x20000180

080025e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025e4:	4b06      	ldr	r3, [pc, #24]	@ (8002600 <HAL_IncTick+0x20>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	461a      	mov	r2, r3
 80025ea:	4b06      	ldr	r3, [pc, #24]	@ (8002604 <HAL_IncTick+0x24>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4413      	add	r3, r2
 80025f0:	4a04      	ldr	r2, [pc, #16]	@ (8002604 <HAL_IncTick+0x24>)
 80025f2:	6013      	str	r3, [r2, #0]
}
 80025f4:	bf00      	nop
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	20000184 	.word	0x20000184
 8002604:	200002d8 	.word	0x200002d8

08002608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return uwTick;
 800260c:	4b03      	ldr	r3, [pc, #12]	@ (800261c <HAL_GetTick+0x14>)
 800260e:	681b      	ldr	r3, [r3, #0]
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	200002d8 	.word	0x200002d8

08002620 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002628:	f7ff ffee 	bl	8002608 <HAL_GetTick>
 800262c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002638:	d005      	beq.n	8002646 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800263a:	4b0a      	ldr	r3, [pc, #40]	@ (8002664 <HAL_Delay+0x44>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	461a      	mov	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4413      	add	r3, r2
 8002644:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002646:	bf00      	nop
 8002648:	f7ff ffde 	bl	8002608 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	429a      	cmp	r2, r3
 8002656:	d8f7      	bhi.n	8002648 <HAL_Delay+0x28>
  {
  }
}
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000184 	.word	0x20000184

08002668 <__NVIC_SetPriorityGrouping>:
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002678:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <__NVIC_SetPriorityGrouping+0x44>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800267e:	68ba      	ldr	r2, [r7, #8]
 8002680:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002684:	4013      	ands	r3, r2
 8002686:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002690:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002694:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002698:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800269a:	4a04      	ldr	r2, [pc, #16]	@ (80026ac <__NVIC_SetPriorityGrouping+0x44>)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	60d3      	str	r3, [r2, #12]
}
 80026a0:	bf00      	nop
 80026a2:	3714      	adds	r7, #20
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <__NVIC_GetPriorityGrouping>:
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026b4:	4b04      	ldr	r3, [pc, #16]	@ (80026c8 <__NVIC_GetPriorityGrouping+0x18>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	0a1b      	lsrs	r3, r3, #8
 80026ba:	f003 0307 	and.w	r3, r3, #7
}
 80026be:	4618      	mov	r0, r3
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <__NVIC_EnableIRQ>:
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	db0b      	blt.n	80026f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	f003 021f 	and.w	r2, r3, #31
 80026e4:	4907      	ldr	r1, [pc, #28]	@ (8002704 <__NVIC_EnableIRQ+0x38>)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	095b      	lsrs	r3, r3, #5
 80026ec:	2001      	movs	r0, #1
 80026ee:	fa00 f202 	lsl.w	r2, r0, r2
 80026f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80026f6:	bf00      	nop
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	e000e100 	.word	0xe000e100

08002708 <__NVIC_SetPriority>:
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	6039      	str	r1, [r7, #0]
 8002712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002718:	2b00      	cmp	r3, #0
 800271a:	db0a      	blt.n	8002732 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	b2da      	uxtb	r2, r3
 8002720:	490c      	ldr	r1, [pc, #48]	@ (8002754 <__NVIC_SetPriority+0x4c>)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	0112      	lsls	r2, r2, #4
 8002728:	b2d2      	uxtb	r2, r2
 800272a:	440b      	add	r3, r1
 800272c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002730:	e00a      	b.n	8002748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4908      	ldr	r1, [pc, #32]	@ (8002758 <__NVIC_SetPriority+0x50>)
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	3b04      	subs	r3, #4
 8002740:	0112      	lsls	r2, r2, #4
 8002742:	b2d2      	uxtb	r2, r2
 8002744:	440b      	add	r3, r1
 8002746:	761a      	strb	r2, [r3, #24]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	e000e100 	.word	0xe000e100
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <NVIC_EncodePriority>:
{
 800275c:	b480      	push	{r7}
 800275e:	b089      	sub	sp, #36	@ 0x24
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	f1c3 0307 	rsb	r3, r3, #7
 8002776:	2b04      	cmp	r3, #4
 8002778:	bf28      	it	cs
 800277a:	2304      	movcs	r3, #4
 800277c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	3304      	adds	r3, #4
 8002782:	2b06      	cmp	r3, #6
 8002784:	d902      	bls.n	800278c <NVIC_EncodePriority+0x30>
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	3b03      	subs	r3, #3
 800278a:	e000      	b.n	800278e <NVIC_EncodePriority+0x32>
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002790:	f04f 32ff 	mov.w	r2, #4294967295
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	43da      	mvns	r2, r3
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	401a      	ands	r2, r3
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027a4:	f04f 31ff 	mov.w	r1, #4294967295
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	fa01 f303 	lsl.w	r3, r1, r3
 80027ae:	43d9      	mvns	r1, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b4:	4313      	orrs	r3, r2
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3724      	adds	r7, #36	@ 0x24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
	...

080027c4 <SysTick_Config>:
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027d4:	d301      	bcc.n	80027da <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80027d6:	2301      	movs	r3, #1
 80027d8:	e00f      	b.n	80027fa <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027da:	4a0a      	ldr	r2, [pc, #40]	@ (8002804 <SysTick_Config+0x40>)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3b01      	subs	r3, #1
 80027e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027e2:	210f      	movs	r1, #15
 80027e4:	f04f 30ff 	mov.w	r0, #4294967295
 80027e8:	f7ff ff8e 	bl	8002708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027ec:	4b05      	ldr	r3, [pc, #20]	@ (8002804 <SysTick_Config+0x40>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027f2:	4b04      	ldr	r3, [pc, #16]	@ (8002804 <SysTick_Config+0x40>)
 80027f4:	2207      	movs	r2, #7
 80027f6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	e000e010 	.word	0xe000e010

08002808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7ff ff29 	bl	8002668 <__NVIC_SetPriorityGrouping>
}
 8002816:	bf00      	nop
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b086      	sub	sp, #24
 8002822:	af00      	add	r7, sp, #0
 8002824:	4603      	mov	r3, r0
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
 800282a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002830:	f7ff ff3e 	bl	80026b0 <__NVIC_GetPriorityGrouping>
 8002834:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68b9      	ldr	r1, [r7, #8]
 800283a:	6978      	ldr	r0, [r7, #20]
 800283c:	f7ff ff8e 	bl	800275c <NVIC_EncodePriority>
 8002840:	4602      	mov	r2, r0
 8002842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002846:	4611      	mov	r1, r2
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff5d 	bl	8002708 <__NVIC_SetPriority>
}
 800284e:	bf00      	nop
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b082      	sub	sp, #8
 800285a:	af00      	add	r7, sp, #0
 800285c:	4603      	mov	r3, r0
 800285e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff31 	bl	80026cc <__NVIC_EnableIRQ>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff ffa2 	bl	80027c4 <SysTick_Config>
 8002880:	4603      	mov	r3, r0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800288c:	b480      	push	{r7}
 800288e:	b087      	sub	sp, #28
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002896:	2300      	movs	r3, #0
 8002898:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800289a:	e17f      	b.n	8002b9c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	2101      	movs	r1, #1
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	fa01 f303 	lsl.w	r3, r1, r3
 80028a8:	4013      	ands	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f000 8171 	beq.w	8002b96 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f003 0303 	and.w	r3, r3, #3
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d005      	beq.n	80028cc <HAL_GPIO_Init+0x40>
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d130      	bne.n	800292e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	2203      	movs	r2, #3
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	68da      	ldr	r2, [r3, #12]
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002902:	2201      	movs	r2, #1
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	fa02 f303 	lsl.w	r3, r2, r3
 800290a:	43db      	mvns	r3, r3
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	4013      	ands	r3, r2
 8002910:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	091b      	lsrs	r3, r3, #4
 8002918:	f003 0201 	and.w	r2, r3, #1
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	4313      	orrs	r3, r2
 8002926:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f003 0303 	and.w	r3, r3, #3
 8002936:	2b03      	cmp	r3, #3
 8002938:	d118      	bne.n	800296c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002940:	2201      	movs	r2, #1
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	4013      	ands	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	08db      	lsrs	r3, r3, #3
 8002956:	f003 0201 	and.w	r2, r3, #1
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	4313      	orrs	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	2b03      	cmp	r3, #3
 8002976:	d017      	beq.n	80029a8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	2203      	movs	r2, #3
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	43db      	mvns	r3, r3
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	4013      	ands	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	4313      	orrs	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d123      	bne.n	80029fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	08da      	lsrs	r2, r3, #3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3208      	adds	r2, #8
 80029bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	220f      	movs	r2, #15
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4013      	ands	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	691a      	ldr	r2, [r3, #16]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	08da      	lsrs	r2, r3, #3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	3208      	adds	r2, #8
 80029f6:	6939      	ldr	r1, [r7, #16]
 80029f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	2203      	movs	r2, #3
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4013      	ands	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 0203 	and.w	r2, r3, #3
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 80ac 	beq.w	8002b96 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a3e:	4b5f      	ldr	r3, [pc, #380]	@ (8002bbc <HAL_GPIO_Init+0x330>)
 8002a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a42:	4a5e      	ldr	r2, [pc, #376]	@ (8002bbc <HAL_GPIO_Init+0x330>)
 8002a44:	f043 0301 	orr.w	r3, r3, #1
 8002a48:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a4a:	4b5c      	ldr	r3, [pc, #368]	@ (8002bbc <HAL_GPIO_Init+0x330>)
 8002a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	60bb      	str	r3, [r7, #8]
 8002a54:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a56:	4a5a      	ldr	r2, [pc, #360]	@ (8002bc0 <HAL_GPIO_Init+0x334>)
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	089b      	lsrs	r3, r3, #2
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a62:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	220f      	movs	r2, #15
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43db      	mvns	r3, r3
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	4013      	ands	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a80:	d025      	beq.n	8002ace <HAL_GPIO_Init+0x242>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a4f      	ldr	r2, [pc, #316]	@ (8002bc4 <HAL_GPIO_Init+0x338>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d01f      	beq.n	8002aca <HAL_GPIO_Init+0x23e>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4e      	ldr	r2, [pc, #312]	@ (8002bc8 <HAL_GPIO_Init+0x33c>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d019      	beq.n	8002ac6 <HAL_GPIO_Init+0x23a>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4d      	ldr	r2, [pc, #308]	@ (8002bcc <HAL_GPIO_Init+0x340>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d013      	beq.n	8002ac2 <HAL_GPIO_Init+0x236>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4c      	ldr	r2, [pc, #304]	@ (8002bd0 <HAL_GPIO_Init+0x344>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d00d      	beq.n	8002abe <HAL_GPIO_Init+0x232>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a4b      	ldr	r2, [pc, #300]	@ (8002bd4 <HAL_GPIO_Init+0x348>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d007      	beq.n	8002aba <HAL_GPIO_Init+0x22e>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a4a      	ldr	r2, [pc, #296]	@ (8002bd8 <HAL_GPIO_Init+0x34c>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d101      	bne.n	8002ab6 <HAL_GPIO_Init+0x22a>
 8002ab2:	2306      	movs	r3, #6
 8002ab4:	e00c      	b.n	8002ad0 <HAL_GPIO_Init+0x244>
 8002ab6:	2307      	movs	r3, #7
 8002ab8:	e00a      	b.n	8002ad0 <HAL_GPIO_Init+0x244>
 8002aba:	2305      	movs	r3, #5
 8002abc:	e008      	b.n	8002ad0 <HAL_GPIO_Init+0x244>
 8002abe:	2304      	movs	r3, #4
 8002ac0:	e006      	b.n	8002ad0 <HAL_GPIO_Init+0x244>
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e004      	b.n	8002ad0 <HAL_GPIO_Init+0x244>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	e002      	b.n	8002ad0 <HAL_GPIO_Init+0x244>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <HAL_GPIO_Init+0x244>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	f002 0203 	and.w	r2, r2, #3
 8002ad6:	0092      	lsls	r2, r2, #2
 8002ad8:	4093      	lsls	r3, r2
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ae0:	4937      	ldr	r1, [pc, #220]	@ (8002bc0 <HAL_GPIO_Init+0x334>)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	089b      	lsrs	r3, r3, #2
 8002ae6:	3302      	adds	r3, #2
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002aee:	4b3b      	ldr	r3, [pc, #236]	@ (8002bdc <HAL_GPIO_Init+0x350>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	43db      	mvns	r3, r3
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	4013      	ands	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b12:	4a32      	ldr	r2, [pc, #200]	@ (8002bdc <HAL_GPIO_Init+0x350>)
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b18:	4b30      	ldr	r3, [pc, #192]	@ (8002bdc <HAL_GPIO_Init+0x350>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	4013      	ands	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b3c:	4a27      	ldr	r2, [pc, #156]	@ (8002bdc <HAL_GPIO_Init+0x350>)
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b42:	4b26      	ldr	r3, [pc, #152]	@ (8002bdc <HAL_GPIO_Init+0x350>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b66:	4a1d      	ldr	r2, [pc, #116]	@ (8002bdc <HAL_GPIO_Init+0x350>)
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bdc <HAL_GPIO_Init+0x350>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	43db      	mvns	r3, r3
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d003      	beq.n	8002b90 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b90:	4a12      	ldr	r2, [pc, #72]	@ (8002bdc <HAL_GPIO_Init+0x350>)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f47f ae78 	bne.w	800289c <HAL_GPIO_Init+0x10>
  }
}
 8002bac:	bf00      	nop
 8002bae:	bf00      	nop
 8002bb0:	371c      	adds	r7, #28
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40021000 	.word	0x40021000
 8002bc0:	40010000 	.word	0x40010000
 8002bc4:	48000400 	.word	0x48000400
 8002bc8:	48000800 	.word	0x48000800
 8002bcc:	48000c00 	.word	0x48000c00
 8002bd0:	48001000 	.word	0x48001000
 8002bd4:	48001400 	.word	0x48001400
 8002bd8:	48001800 	.word	0x48001800
 8002bdc:	40010400 	.word	0x40010400

08002be0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	460b      	mov	r3, r1
 8002bea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691a      	ldr	r2, [r3, #16]
 8002bf0:	887b      	ldrh	r3, [r7, #2]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
 8002bfc:	e001      	b.n	8002c02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	807b      	strh	r3, [r7, #2]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c20:	787b      	ldrb	r3, [r7, #1]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d003      	beq.n	8002c2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c26:	887a      	ldrh	r2, [r7, #2]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c2c:	e002      	b.n	8002c34 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c2e:	887a      	ldrh	r2, [r7, #2]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af02      	add	r7, sp, #8
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e052      	b.n	8002cf8 <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d106      	bne.n	8002c6c <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f006 faae 	bl	80091c8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2203      	movs	r2, #3
 8002c70:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f003 fc1a 	bl	80064b8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6818      	ldr	r0, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	7c1a      	ldrb	r2, [r3, #16]
 8002c8c:	f88d 2000 	strb.w	r2, [sp]
 8002c90:	3304      	adds	r3, #4
 8002c92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c94:	f003 fbd2 	bl	800643c <USB_CoreInit>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d005      	beq.n	8002caa <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e026      	b.n	8002cf8 <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2101      	movs	r1, #1
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f003 fc12 	bl	80064da <USB_SetCurrentMode>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e017      	b.n	8002cf8 <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6818      	ldr	r0, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	7c1a      	ldrb	r2, [r3, #16]
 8002cd0:	f88d 2000 	strb.w	r2, [sp]
 8002cd4:	3304      	adds	r3, #4
 8002cd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cd8:	f003 fdb8 	bl	800684c <USB_HostInit>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d005      	beq.n	8002cee <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2202      	movs	r2, #2
 8002ce6:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e004      	b.n	8002cf8 <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002d00:	b590      	push	{r4, r7, lr}
 8002d02:	b089      	sub	sp, #36	@ 0x24
 8002d04:	af04      	add	r7, sp, #16
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	4608      	mov	r0, r1
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	4603      	mov	r3, r0
 8002d10:	70fb      	strb	r3, [r7, #3]
 8002d12:	460b      	mov	r3, r1
 8002d14:	70bb      	strb	r3, [r7, #2]
 8002d16:	4613      	mov	r3, r2
 8002d18:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8002d1a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d1c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_HCD_HC_Init+0x2c>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e07e      	b.n	8002e2a <HAL_HCD_HC_Init+0x12a>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  hhcd->hc[ch_num].do_ping = 0U;
 8002d34:	78fb      	ldrb	r3, [r7, #3]
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	2134      	movs	r1, #52	@ 0x34
 8002d3a:	fb01 f303 	mul.w	r3, r1, r3
 8002d3e:	4413      	add	r3, r2
 8002d40:	331a      	adds	r3, #26
 8002d42:	2200      	movs	r2, #0
 8002d44:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002d46:	78fb      	ldrb	r3, [r7, #3]
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	2134      	movs	r1, #52	@ 0x34
 8002d4c:	fb01 f303 	mul.w	r3, r1, r3
 8002d50:	4413      	add	r3, r2
 8002d52:	3314      	adds	r3, #20
 8002d54:	787a      	ldrb	r2, [r7, #1]
 8002d56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002d58:	78fb      	ldrb	r3, [r7, #3]
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	2134      	movs	r1, #52	@ 0x34
 8002d5e:	fb01 f303 	mul.w	r3, r1, r3
 8002d62:	4413      	add	r3, r2
 8002d64:	3315      	adds	r3, #21
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002d6a:	78fb      	ldrb	r3, [r7, #3]
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	2134      	movs	r1, #52	@ 0x34
 8002d70:	fb01 f303 	mul.w	r3, r1, r3
 8002d74:	4413      	add	r3, r2
 8002d76:	331d      	adds	r3, #29
 8002d78:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002d7c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	78ba      	ldrb	r2, [r7, #2]
 8002d82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d86:	b2d0      	uxtb	r0, r2
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	2134      	movs	r1, #52	@ 0x34
 8002d8c:	fb01 f303 	mul.w	r3, r1, r3
 8002d90:	4413      	add	r3, r2
 8002d92:	3316      	adds	r3, #22
 8002d94:	4602      	mov	r2, r0
 8002d96:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002d98:	78fb      	ldrb	r3, [r7, #3]
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 fb61 	bl	8003464 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002da2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	da09      	bge.n	8002dbe <HAL_HCD_HC_Init+0xbe>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002daa:	78fb      	ldrb	r3, [r7, #3]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	2134      	movs	r1, #52	@ 0x34
 8002db0:	fb01 f303 	mul.w	r3, r1, r3
 8002db4:	4413      	add	r3, r2
 8002db6:	3317      	adds	r3, #23
 8002db8:	2201      	movs	r2, #1
 8002dba:	701a      	strb	r2, [r3, #0]
 8002dbc:	e008      	b.n	8002dd0 <HAL_HCD_HC_Init+0xd0>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002dbe:	78fb      	ldrb	r3, [r7, #3]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	2134      	movs	r1, #52	@ 0x34
 8002dc4:	fb01 f303 	mul.w	r3, r1, r3
 8002dc8:	4413      	add	r3, r2
 8002dca:	3317      	adds	r3, #23
 8002dcc:	2200      	movs	r2, #0
 8002dce:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002dd0:	78fb      	ldrb	r3, [r7, #3]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	2134      	movs	r1, #52	@ 0x34
 8002dd6:	fb01 f303 	mul.w	r3, r1, r3
 8002dda:	4413      	add	r3, r2
 8002ddc:	3319      	adds	r3, #25
 8002dde:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002de2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002de4:	78fb      	ldrb	r3, [r7, #3]
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	b290      	uxth	r0, r2
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	2134      	movs	r1, #52	@ 0x34
 8002dee:	fb01 f303 	mul.w	r3, r1, r3
 8002df2:	4413      	add	r3, r2
 8002df4:	331e      	adds	r3, #30
 8002df6:	4602      	mov	r2, r0
 8002df8:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6818      	ldr	r0, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	787c      	ldrb	r4, [r7, #1]
 8002e04:	78ba      	ldrb	r2, [r7, #2]
 8002e06:	78f9      	ldrb	r1, [r7, #3]
 8002e08:	9302      	str	r3, [sp, #8]
 8002e0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002e0e:	9301      	str	r3, [sp, #4]
 8002e10:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	4623      	mov	r3, r4
 8002e18:	f003 fe64 	bl	8006ae4 <USB_HC_Init>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8002e28:	7afb      	ldrb	r3, [r7, #11]
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3714      	adds	r7, #20
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd90      	pop	{r4, r7, pc}

08002e32 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b084      	sub	sp, #16
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d101      	bne.n	8002e50 <HAL_HCD_HC_Halt+0x1e>
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	e00f      	b.n	8002e70 <HAL_HCD_HC_Halt+0x3e>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	78fa      	ldrb	r2, [r7, #3]
 8002e5e:	4611      	mov	r1, r2
 8002e60:	4618      	mov	r0, r3
 8002e62:	f004 f854 	bl	8006f0e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3710      	adds	r7, #16
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	4608      	mov	r0, r1
 8002e82:	4611      	mov	r1, r2
 8002e84:	461a      	mov	r2, r3
 8002e86:	4603      	mov	r3, r0
 8002e88:	70fb      	strb	r3, [r7, #3]
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	70bb      	strb	r3, [r7, #2]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002e92:	78fb      	ldrb	r3, [r7, #3]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	2134      	movs	r1, #52	@ 0x34
 8002e98:	fb01 f303 	mul.w	r3, r1, r3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	3317      	adds	r3, #23
 8002ea0:	78ba      	ldrb	r2, [r7, #2]
 8002ea2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002ea4:	78fb      	ldrb	r3, [r7, #3]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	2134      	movs	r1, #52	@ 0x34
 8002eaa:	fb01 f303 	mul.w	r3, r1, r3
 8002eae:	4413      	add	r3, r2
 8002eb0:	331d      	adds	r3, #29
 8002eb2:	787a      	ldrb	r2, [r7, #1]
 8002eb4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002eb6:	7c3b      	ldrb	r3, [r7, #16]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d112      	bne.n	8002ee2 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002ebc:	78fb      	ldrb	r3, [r7, #3]
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	2134      	movs	r1, #52	@ 0x34
 8002ec2:	fb01 f303 	mul.w	r3, r1, r3
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3320      	adds	r3, #32
 8002eca:	2203      	movs	r2, #3
 8002ecc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002ece:	78fb      	ldrb	r3, [r7, #3]
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	2134      	movs	r1, #52	@ 0x34
 8002ed4:	fb01 f303 	mul.w	r3, r1, r3
 8002ed8:	4413      	add	r3, r2
 8002eda:	331a      	adds	r3, #26
 8002edc:	7f3a      	ldrb	r2, [r7, #28]
 8002ede:	701a      	strb	r2, [r3, #0]
 8002ee0:	e008      	b.n	8002ef4 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ee2:	78fb      	ldrb	r3, [r7, #3]
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	2134      	movs	r1, #52	@ 0x34
 8002ee8:	fb01 f303 	mul.w	r3, r1, r3
 8002eec:	4413      	add	r3, r2
 8002eee:	3320      	adds	r3, #32
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002ef4:	787b      	ldrb	r3, [r7, #1]
 8002ef6:	2b03      	cmp	r3, #3
 8002ef8:	f200 80c6 	bhi.w	8003088 <HAL_HCD_HC_SubmitRequest+0x210>
 8002efc:	a201      	add	r2, pc, #4	@ (adr r2, 8002f04 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f02:	bf00      	nop
 8002f04:	08002f15 	.word	0x08002f15
 8002f08:	08003075 	.word	0x08003075
 8002f0c:	08002f79 	.word	0x08002f79
 8002f10:	08002ff7 	.word	0x08002ff7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002f14:	7c3b      	ldrb	r3, [r7, #16]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	f040 80b8 	bne.w	800308c <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (direction == 0U)
 8002f1c:	78bb      	ldrb	r3, [r7, #2]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f040 80b4 	bne.w	800308c <HAL_HCD_HC_SubmitRequest+0x214>
        {
          if (length == 0U)
 8002f24:	8b3b      	ldrh	r3, [r7, #24]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d108      	bne.n	8002f3c <HAL_HCD_HC_SubmitRequest+0xc4>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002f2a:	78fb      	ldrb	r3, [r7, #3]
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	2134      	movs	r1, #52	@ 0x34
 8002f30:	fb01 f303 	mul.w	r3, r1, r3
 8002f34:	4413      	add	r3, r2
 8002f36:	3335      	adds	r3, #53	@ 0x35
 8002f38:	2201      	movs	r2, #1
 8002f3a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f3c:	78fb      	ldrb	r3, [r7, #3]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	2134      	movs	r1, #52	@ 0x34
 8002f42:	fb01 f303 	mul.w	r3, r1, r3
 8002f46:	4413      	add	r3, r2
 8002f48:	3335      	adds	r3, #53	@ 0x35
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d109      	bne.n	8002f64 <HAL_HCD_HC_SubmitRequest+0xec>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f50:	78fb      	ldrb	r3, [r7, #3]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	2134      	movs	r1, #52	@ 0x34
 8002f56:	fb01 f303 	mul.w	r3, r1, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	3320      	adds	r3, #32
 8002f5e:	2200      	movs	r2, #0
 8002f60:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 8002f62:	e093      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x214>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f64:	78fb      	ldrb	r3, [r7, #3]
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	2134      	movs	r1, #52	@ 0x34
 8002f6a:	fb01 f303 	mul.w	r3, r1, r3
 8002f6e:	4413      	add	r3, r2
 8002f70:	3320      	adds	r3, #32
 8002f72:	2202      	movs	r2, #2
 8002f74:	701a      	strb	r2, [r3, #0]
      break;
 8002f76:	e089      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002f78:	78bb      	ldrb	r3, [r7, #2]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d11d      	bne.n	8002fba <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f7e:	78fb      	ldrb	r3, [r7, #3]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	2134      	movs	r1, #52	@ 0x34
 8002f84:	fb01 f303 	mul.w	r3, r1, r3
 8002f88:	4413      	add	r3, r2
 8002f8a:	3335      	adds	r3, #53	@ 0x35
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d109      	bne.n	8002fa6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f92:	78fb      	ldrb	r3, [r7, #3]
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	2134      	movs	r1, #52	@ 0x34
 8002f98:	fb01 f303 	mul.w	r3, r1, r3
 8002f9c:	4413      	add	r3, r2
 8002f9e:	3320      	adds	r3, #32
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002fa4:	e073      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fa6:	78fb      	ldrb	r3, [r7, #3]
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	2134      	movs	r1, #52	@ 0x34
 8002fac:	fb01 f303 	mul.w	r3, r1, r3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	3320      	adds	r3, #32
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	701a      	strb	r2, [r3, #0]
      break;
 8002fb8:	e069      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002fba:	78fb      	ldrb	r3, [r7, #3]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	2134      	movs	r1, #52	@ 0x34
 8002fc0:	fb01 f303 	mul.w	r3, r1, r3
 8002fc4:	4413      	add	r3, r2
 8002fc6:	3334      	adds	r3, #52	@ 0x34
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d109      	bne.n	8002fe2 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fce:	78fb      	ldrb	r3, [r7, #3]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	2134      	movs	r1, #52	@ 0x34
 8002fd4:	fb01 f303 	mul.w	r3, r1, r3
 8002fd8:	4413      	add	r3, r2
 8002fda:	3320      	adds	r3, #32
 8002fdc:	2200      	movs	r2, #0
 8002fde:	701a      	strb	r2, [r3, #0]
      break;
 8002fe0:	e055      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fe2:	78fb      	ldrb	r3, [r7, #3]
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	2134      	movs	r1, #52	@ 0x34
 8002fe8:	fb01 f303 	mul.w	r3, r1, r3
 8002fec:	4413      	add	r3, r2
 8002fee:	3320      	adds	r3, #32
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	701a      	strb	r2, [r3, #0]
      break;
 8002ff4:	e04b      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002ff6:	78bb      	ldrb	r3, [r7, #2]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d11d      	bne.n	8003038 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	2134      	movs	r1, #52	@ 0x34
 8003002:	fb01 f303 	mul.w	r3, r1, r3
 8003006:	4413      	add	r3, r2
 8003008:	3335      	adds	r3, #53	@ 0x35
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d109      	bne.n	8003024 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003010:	78fb      	ldrb	r3, [r7, #3]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	2134      	movs	r1, #52	@ 0x34
 8003016:	fb01 f303 	mul.w	r3, r1, r3
 800301a:	4413      	add	r3, r2
 800301c:	3320      	adds	r3, #32
 800301e:	2200      	movs	r2, #0
 8003020:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003022:	e034      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003024:	78fb      	ldrb	r3, [r7, #3]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	2134      	movs	r1, #52	@ 0x34
 800302a:	fb01 f303 	mul.w	r3, r1, r3
 800302e:	4413      	add	r3, r2
 8003030:	3320      	adds	r3, #32
 8003032:	2202      	movs	r2, #2
 8003034:	701a      	strb	r2, [r3, #0]
      break;
 8003036:	e02a      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003038:	78fb      	ldrb	r3, [r7, #3]
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	2134      	movs	r1, #52	@ 0x34
 800303e:	fb01 f303 	mul.w	r3, r1, r3
 8003042:	4413      	add	r3, r2
 8003044:	3334      	adds	r3, #52	@ 0x34
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d109      	bne.n	8003060 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800304c:	78fb      	ldrb	r3, [r7, #3]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	2134      	movs	r1, #52	@ 0x34
 8003052:	fb01 f303 	mul.w	r3, r1, r3
 8003056:	4413      	add	r3, r2
 8003058:	3320      	adds	r3, #32
 800305a:	2200      	movs	r2, #0
 800305c:	701a      	strb	r2, [r3, #0]
      break;
 800305e:	e016      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003060:	78fb      	ldrb	r3, [r7, #3]
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	2134      	movs	r1, #52	@ 0x34
 8003066:	fb01 f303 	mul.w	r3, r1, r3
 800306a:	4413      	add	r3, r2
 800306c:	3320      	adds	r3, #32
 800306e:	2202      	movs	r2, #2
 8003070:	701a      	strb	r2, [r3, #0]
      break;
 8003072:	e00c      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003074:	78fb      	ldrb	r3, [r7, #3]
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	2134      	movs	r1, #52	@ 0x34
 800307a:	fb01 f303 	mul.w	r3, r1, r3
 800307e:	4413      	add	r3, r2
 8003080:	3320      	adds	r3, #32
 8003082:	2200      	movs	r2, #0
 8003084:	701a      	strb	r2, [r3, #0]
      break;
 8003086:	e002      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8003088:	bf00      	nop
 800308a:	e000      	b.n	800308e <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 800308c:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800308e:	78fb      	ldrb	r3, [r7, #3]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	2134      	movs	r1, #52	@ 0x34
 8003094:	fb01 f303 	mul.w	r3, r1, r3
 8003098:	4413      	add	r3, r2
 800309a:	3324      	adds	r3, #36	@ 0x24
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80030a0:	78fb      	ldrb	r3, [r7, #3]
 80030a2:	8b3a      	ldrh	r2, [r7, #24]
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	2034      	movs	r0, #52	@ 0x34
 80030a8:	fb00 f303 	mul.w	r3, r0, r3
 80030ac:	440b      	add	r3, r1
 80030ae:	332c      	adds	r3, #44	@ 0x2c
 80030b0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80030b2:	78fb      	ldrb	r3, [r7, #3]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	2134      	movs	r1, #52	@ 0x34
 80030b8:	fb01 f303 	mul.w	r3, r1, r3
 80030bc:	4413      	add	r3, r2
 80030be:	3344      	adds	r3, #68	@ 0x44
 80030c0:	2200      	movs	r2, #0
 80030c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	2134      	movs	r1, #52	@ 0x34
 80030ca:	fb01 f303 	mul.w	r3, r1, r3
 80030ce:	4413      	add	r3, r2
 80030d0:	3330      	adds	r3, #48	@ 0x30
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	2134      	movs	r1, #52	@ 0x34
 80030dc:	fb01 f303 	mul.w	r3, r1, r3
 80030e0:	4413      	add	r3, r2
 80030e2:	3315      	adds	r3, #21
 80030e4:	78fa      	ldrb	r2, [r7, #3]
 80030e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80030e8:	78fb      	ldrb	r3, [r7, #3]
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	2134      	movs	r1, #52	@ 0x34
 80030ee:	fb01 f303 	mul.w	r3, r1, r3
 80030f2:	4413      	add	r3, r2
 80030f4:	3345      	adds	r3, #69	@ 0x45
 80030f6:	2200      	movs	r2, #0
 80030f8:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6818      	ldr	r0, [r3, #0]
 80030fe:	78fb      	ldrb	r3, [r7, #3]
 8003100:	2234      	movs	r2, #52	@ 0x34
 8003102:	fb02 f303 	mul.w	r3, r2, r3
 8003106:	3310      	adds	r3, #16
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	4413      	add	r3, r2
 800310c:	3304      	adds	r3, #4
 800310e:	4619      	mov	r1, r3
 8003110:	f003 fdf4 	bl	8006cfc <USB_HC_StartXfer>
 8003114:	4603      	mov	r3, r0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop

08003120 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f003 fb41 	bl	80067be <USB_GetMode>
 800313c:	4603      	mov	r3, r0
 800313e:	2b01      	cmp	r3, #1
 8003140:	f040 80fb 	bne.w	800333a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4618      	mov	r0, r3
 800314a:	f003 fb04 	bl	8006756 <USB_ReadInterrupts>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 80f1 	beq.w	8003338 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4618      	mov	r0, r3
 800315c:	f003 fafb 	bl	8006756 <USB_ReadInterrupts>
 8003160:	4603      	mov	r3, r0
 8003162:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003166:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800316a:	d104      	bne.n	8003176 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003174:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4618      	mov	r0, r3
 800317c:	f003 faeb 	bl	8006756 <USB_ReadInterrupts>
 8003180:	4603      	mov	r3, r0
 8003182:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003186:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800318a:	d104      	bne.n	8003196 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003194:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f003 fadb 	bl	8006756 <USB_ReadInterrupts>
 80031a0:	4603      	mov	r3, r0
 80031a2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031aa:	d104      	bne.n	80031b6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80031b4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f003 facb 	bl	8006756 <USB_ReadInterrupts>
 80031c0:	4603      	mov	r3, r0
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d103      	bne.n	80031d2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2202      	movs	r2, #2
 80031d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f003 fabd 	bl	8006756 <USB_ReadInterrupts>
 80031dc:	4603      	mov	r3, r0
 80031de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031e6:	d120      	bne.n	800322a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80031f0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d113      	bne.n	800322a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003202:	2110      	movs	r1, #16
 8003204:	6938      	ldr	r0, [r7, #16]
 8003206:	f003 f9b4 	bl	8006572 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800320a:	6938      	ldr	r0, [r7, #16]
 800320c:	f003 f9e3 	bl	80065d6 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	7a5b      	ldrb	r3, [r3, #9]
 8003214:	2b02      	cmp	r3, #2
 8003216:	d105      	bne.n	8003224 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2101      	movs	r1, #1
 800321e:	4618      	mov	r0, r3
 8003220:	f003 fb98 	bl	8006954 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f006 f87d 	bl	8009324 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f003 fa91 	bl	8006756 <USB_ReadInterrupts>
 8003234:	4603      	mov	r3, r0
 8003236:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800323a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800323e:	d102      	bne.n	8003246 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f001 f8ba 	bl	80043ba <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f003 fa83 	bl	8006756 <USB_ReadInterrupts>
 8003250:	4603      	mov	r3, r0
 8003252:	f003 0308 	and.w	r3, r3, #8
 8003256:	2b08      	cmp	r3, #8
 8003258:	d106      	bne.n	8003268 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f006 f846 	bl	80092ec <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2208      	movs	r2, #8
 8003266:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4618      	mov	r0, r3
 800326e:	f003 fa72 	bl	8006756 <USB_ReadInterrupts>
 8003272:	4603      	mov	r3, r0
 8003274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003278:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800327c:	d139      	bne.n	80032f2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f003 fe32 	bl	8006eec <USB_HC_ReadInterrupt>
 8003288:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800328a:	2300      	movs	r3, #0
 800328c:	617b      	str	r3, [r7, #20]
 800328e:	e025      	b.n	80032dc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	fa22 f303 	lsr.w	r3, r2, r3
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d018      	beq.n	80032d6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	015a      	lsls	r2, r3, #5
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	4413      	add	r3, r2
 80032ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032ba:	d106      	bne.n	80032ca <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	4619      	mov	r1, r3
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f8ed 	bl	80034a2 <HCD_HC_IN_IRQHandler>
 80032c8:	e005      	b.n	80032d6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	4619      	mov	r1, r3
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 fcfc 	bl	8003cce <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	3301      	adds	r3, #1
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	795b      	ldrb	r3, [r3, #5]
 80032e0:	461a      	mov	r2, r3
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d3d3      	bcc.n	8003290 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f003 fa2d 	bl	8006756 <USB_ReadInterrupts>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f003 0310 	and.w	r3, r3, #16
 8003302:	2b10      	cmp	r3, #16
 8003304:	d101      	bne.n	800330a <HAL_HCD_IRQHandler+0x1ea>
 8003306:	2301      	movs	r3, #1
 8003308:	e000      	b.n	800330c <HAL_HCD_IRQHandler+0x1ec>
 800330a:	2300      	movs	r3, #0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d014      	beq.n	800333a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	699a      	ldr	r2, [r3, #24]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0210 	bic.w	r2, r2, #16
 800331e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 ff78 	bl	8004216 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	699a      	ldr	r2, [r3, #24]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f042 0210 	orr.w	r2, r2, #16
 8003334:	619a      	str	r2, [r3, #24]
 8003336:	e000      	b.n	800333a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003338:	bf00      	nop
    }
  }
}
 800333a:	3718      	adds	r7, #24
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_HCD_Start+0x16>
 8003352:	2302      	movs	r3, #2
 8003354:	e013      	b.n	800337e <HAL_HCD_Start+0x3e>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2101      	movs	r1, #1
 8003364:	4618      	mov	r0, r3
 8003366:	f003 fb5c 	bl	8006a22 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4618      	mov	r0, r3
 8003370:	f003 f891 	bl	8006496 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <HAL_HCD_Stop+0x16>
 8003398:	2302      	movs	r3, #2
 800339a:	e00d      	b.n	80033b8 <HAL_HCD_Stop+0x32>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_StopHost(hhcd->Instance);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f003 fed0 	bl	800714e <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3708      	adds	r7, #8
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f003 fafe 	bl	80069ce <USB_ResetPort>
 80033d2:	4603      	mov	r3, r0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3708      	adds	r7, #8
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80033e8:	78fb      	ldrb	r3, [r7, #3]
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	2134      	movs	r1, #52	@ 0x34
 80033ee:	fb01 f303 	mul.w	r3, r1, r3
 80033f2:	4413      	add	r3, r2
 80033f4:	3344      	adds	r3, #68	@ 0x44
 80033f6:	781b      	ldrb	r3, [r3, #0]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	460b      	mov	r3, r1
 800340e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003410:	78fb      	ldrb	r3, [r7, #3]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	2134      	movs	r1, #52	@ 0x34
 8003416:	fb01 f303 	mul.w	r3, r1, r3
 800341a:	4413      	add	r3, r2
 800341c:	3330      	adds	r3, #48	@ 0x30
 800341e:	681b      	ldr	r3, [r3, #0]
}
 8003420:	4618      	mov	r0, r3
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f003 fb42 	bl	8006ac2 <USB_GetCurrentFrame>
 800343e:	4603      	mov	r3, r0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3708      	adds	r7, #8
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f003 fb1d 	bl	8006a94 <USB_GetHostSpeed>
 800345a:	4603      	mov	r3, r0
}
 800345c:	4618      	mov	r0, r3
 800345e:	3708      	adds	r7, #8
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	460b      	mov	r3, r1
 800346e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003470:	78fb      	ldrb	r3, [r7, #3]
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	2134      	movs	r1, #52	@ 0x34
 8003476:	fb01 f303 	mul.w	r3, r1, r3
 800347a:	4413      	add	r3, r2
 800347c:	331c      	adds	r3, #28
 800347e:	2200      	movs	r2, #0
 8003480:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003482:	78fb      	ldrb	r3, [r7, #3]
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	2134      	movs	r1, #52	@ 0x34
 8003488:	fb01 f303 	mul.w	r3, r1, r3
 800348c:	4413      	add	r3, r2
 800348e:	331b      	adds	r3, #27
 8003490:	2200      	movs	r2, #0
 8003492:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b086      	sub	sp, #24
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
 80034aa:	460b      	mov	r3, r1
 80034ac:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	78fa      	ldrb	r2, [r7, #3]
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f003 f95b 	bl	800677c <USB_ReadChInterrupts>
 80034c6:	4603      	mov	r3, r0
 80034c8:	f003 0304 	and.w	r3, r3, #4
 80034cc:	2b04      	cmp	r3, #4
 80034ce:	d119      	bne.n	8003504 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80034d0:	78fb      	ldrb	r3, [r7, #3]
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034dc:	461a      	mov	r2, r3
 80034de:	2304      	movs	r3, #4
 80034e0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80034e2:	78fb      	ldrb	r3, [r7, #3]
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	2134      	movs	r1, #52	@ 0x34
 80034e8:	fb01 f303 	mul.w	r3, r1, r3
 80034ec:	4413      	add	r3, r2
 80034ee:	3345      	adds	r3, #69	@ 0x45
 80034f0:	2207      	movs	r2, #7
 80034f2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	78fa      	ldrb	r2, [r7, #3]
 80034fa:	4611      	mov	r1, r2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f003 fd06 	bl	8006f0e <USB_HC_Halt>
 8003502:	e09a      	b.n	800363a <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	78fa      	ldrb	r2, [r7, #3]
 800350a:	4611      	mov	r1, r2
 800350c:	4618      	mov	r0, r3
 800350e:	f003 f935 	bl	800677c <USB_ReadChInterrupts>
 8003512:	4603      	mov	r3, r0
 8003514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003518:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800351c:	d11a      	bne.n	8003554 <HCD_HC_IN_IRQHandler+0xb2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800351e:	78fb      	ldrb	r3, [r7, #3]
 8003520:	015a      	lsls	r2, r3, #5
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	4413      	add	r3, r2
 8003526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800352a:	461a      	mov	r2, r3
 800352c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003530:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003532:	78fb      	ldrb	r3, [r7, #3]
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	2134      	movs	r1, #52	@ 0x34
 8003538:	fb01 f303 	mul.w	r3, r1, r3
 800353c:	4413      	add	r3, r2
 800353e:	3345      	adds	r3, #69	@ 0x45
 8003540:	2208      	movs	r2, #8
 8003542:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	78fa      	ldrb	r2, [r7, #3]
 800354a:	4611      	mov	r1, r2
 800354c:	4618      	mov	r0, r3
 800354e:	f003 fcde 	bl	8006f0e <USB_HC_Halt>
 8003552:	e072      	b.n	800363a <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	78fa      	ldrb	r2, [r7, #3]
 800355a:	4611      	mov	r1, r2
 800355c:	4618      	mov	r0, r3
 800355e:	f003 f90d 	bl	800677c <USB_ReadChInterrupts>
 8003562:	4603      	mov	r3, r0
 8003564:	f003 0308 	and.w	r3, r3, #8
 8003568:	2b08      	cmp	r3, #8
 800356a:	d119      	bne.n	80035a0 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800356c:	78fb      	ldrb	r3, [r7, #3]
 800356e:	015a      	lsls	r2, r3, #5
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	4413      	add	r3, r2
 8003574:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003578:	461a      	mov	r2, r3
 800357a:	2308      	movs	r3, #8
 800357c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800357e:	78fb      	ldrb	r3, [r7, #3]
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	2134      	movs	r1, #52	@ 0x34
 8003584:	fb01 f303 	mul.w	r3, r1, r3
 8003588:	4413      	add	r3, r2
 800358a:	3345      	adds	r3, #69	@ 0x45
 800358c:	2206      	movs	r2, #6
 800358e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	4611      	mov	r1, r2
 8003598:	4618      	mov	r0, r3
 800359a:	f003 fcb8 	bl	8006f0e <USB_HC_Halt>
 800359e:	e04c      	b.n	800363a <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	78fa      	ldrb	r2, [r7, #3]
 80035a6:	4611      	mov	r1, r2
 80035a8:	4618      	mov	r0, r3
 80035aa:	f003 f8e7 	bl	800677c <USB_ReadChInterrupts>
 80035ae:	4603      	mov	r3, r0
 80035b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035b8:	d11a      	bne.n	80035f0 <HCD_HC_IN_IRQHandler+0x14e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80035ba:	78fb      	ldrb	r3, [r7, #3]
 80035bc:	015a      	lsls	r2, r3, #5
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	4413      	add	r3, r2
 80035c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035c6:	461a      	mov	r2, r3
 80035c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80035cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80035ce:	78fb      	ldrb	r3, [r7, #3]
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	2134      	movs	r1, #52	@ 0x34
 80035d4:	fb01 f303 	mul.w	r3, r1, r3
 80035d8:	4413      	add	r3, r2
 80035da:	3345      	adds	r3, #69	@ 0x45
 80035dc:	2209      	movs	r2, #9
 80035de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	78fa      	ldrb	r2, [r7, #3]
 80035e6:	4611      	mov	r1, r2
 80035e8:	4618      	mov	r0, r3
 80035ea:	f003 fc90 	bl	8006f0e <USB_HC_Halt>
 80035ee:	e024      	b.n	800363a <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	78fa      	ldrb	r2, [r7, #3]
 80035f6:	4611      	mov	r1, r2
 80035f8:	4618      	mov	r0, r3
 80035fa:	f003 f8bf 	bl	800677c <USB_ReadChInterrupts>
 80035fe:	4603      	mov	r3, r0
 8003600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003604:	2b80      	cmp	r3, #128	@ 0x80
 8003606:	d118      	bne.n	800363a <HCD_HC_IN_IRQHandler+0x198>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003608:	78fb      	ldrb	r3, [r7, #3]
 800360a:	015a      	lsls	r2, r3, #5
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	4413      	add	r3, r2
 8003610:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003614:	461a      	mov	r2, r3
 8003616:	2380      	movs	r3, #128	@ 0x80
 8003618:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800361a:	78fb      	ldrb	r3, [r7, #3]
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	2134      	movs	r1, #52	@ 0x34
 8003620:	fb01 f303 	mul.w	r3, r1, r3
 8003624:	4413      	add	r3, r2
 8003626:	3345      	adds	r3, #69	@ 0x45
 8003628:	2207      	movs	r2, #7
 800362a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	78fa      	ldrb	r2, [r7, #3]
 8003632:	4611      	mov	r1, r2
 8003634:	4618      	mov	r0, r3
 8003636:	f003 fc6a 	bl	8006f0e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	78fa      	ldrb	r2, [r7, #3]
 8003640:	4611      	mov	r1, r2
 8003642:	4618      	mov	r0, r3
 8003644:	f003 f89a 	bl	800677c <USB_ReadChInterrupts>
 8003648:	4603      	mov	r3, r0
 800364a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800364e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003652:	d111      	bne.n	8003678 <HCD_HC_IN_IRQHandler+0x1d6>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	78fa      	ldrb	r2, [r7, #3]
 800365a:	4611      	mov	r1, r2
 800365c:	4618      	mov	r0, r3
 800365e:	f003 fc56 	bl	8006f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003662:	78fb      	ldrb	r3, [r7, #3]
 8003664:	015a      	lsls	r2, r3, #5
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	4413      	add	r3, r2
 800366a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800366e:	461a      	mov	r2, r3
 8003670:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003674:	6093      	str	r3, [r2, #8]
 8003676:	e327      	b.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	4611      	mov	r1, r2
 8003680:	4618      	mov	r0, r3
 8003682:	f003 f87b 	bl	800677c <USB_ReadChInterrupts>
 8003686:	4603      	mov	r3, r0
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b01      	cmp	r3, #1
 800368e:	f040 80c9 	bne.w	8003824 <HCD_HC_IN_IRQHandler+0x382>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 8003692:	78fb      	ldrb	r3, [r7, #3]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	2134      	movs	r1, #52	@ 0x34
 8003698:	fb01 f303 	mul.w	r3, r1, r3
 800369c:	4413      	add	r3, r2
 800369e:	3345      	adds	r3, #69	@ 0x45
 80036a0:	2201      	movs	r2, #1
 80036a2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80036a4:	78fb      	ldrb	r3, [r7, #3]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	2134      	movs	r1, #52	@ 0x34
 80036aa:	fb01 f303 	mul.w	r3, r1, r3
 80036ae:	4413      	add	r3, r2
 80036b0:	3340      	adds	r3, #64	@ 0x40
 80036b2:	2200      	movs	r2, #0
 80036b4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80036b6:	78fb      	ldrb	r3, [r7, #3]
 80036b8:	015a      	lsls	r2, r3, #5
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	4413      	add	r3, r2
 80036be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036c2:	461a      	mov	r2, r3
 80036c4:	2301      	movs	r3, #1
 80036c6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036c8:	78fb      	ldrb	r3, [r7, #3]
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	2134      	movs	r1, #52	@ 0x34
 80036ce:	fb01 f303 	mul.w	r3, r1, r3
 80036d2:	4413      	add	r3, r2
 80036d4:	331d      	adds	r3, #29
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d009      	beq.n	80036f0 <HCD_HC_IN_IRQHandler+0x24e>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80036dc:	78fb      	ldrb	r3, [r7, #3]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	2134      	movs	r1, #52	@ 0x34
 80036e2:	fb01 f303 	mul.w	r3, r1, r3
 80036e6:	4413      	add	r3, r2
 80036e8:	331d      	adds	r3, #29
 80036ea:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d110      	bne.n	8003712 <HCD_HC_IN_IRQHandler+0x270>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	78fa      	ldrb	r2, [r7, #3]
 80036f6:	4611      	mov	r1, r2
 80036f8:	4618      	mov	r0, r3
 80036fa:	f003 fc08 	bl	8006f0e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80036fe:	78fb      	ldrb	r3, [r7, #3]
 8003700:	015a      	lsls	r2, r3, #5
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	4413      	add	r3, r2
 8003706:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800370a:	461a      	mov	r2, r3
 800370c:	2310      	movs	r3, #16
 800370e:	6093      	str	r3, [r2, #8]
 8003710:	e039      	b.n	8003786 <HCD_HC_IN_IRQHandler+0x2e4>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003712:	78fb      	ldrb	r3, [r7, #3]
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	2134      	movs	r1, #52	@ 0x34
 8003718:	fb01 f303 	mul.w	r3, r1, r3
 800371c:	4413      	add	r3, r2
 800371e:	331d      	adds	r3, #29
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	2b03      	cmp	r3, #3
 8003724:	d009      	beq.n	800373a <HCD_HC_IN_IRQHandler+0x298>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003726:	78fb      	ldrb	r3, [r7, #3]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	2134      	movs	r1, #52	@ 0x34
 800372c:	fb01 f303 	mul.w	r3, r1, r3
 8003730:	4413      	add	r3, r2
 8003732:	331d      	adds	r3, #29
 8003734:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003736:	2b01      	cmp	r3, #1
 8003738:	d125      	bne.n	8003786 <HCD_HC_IN_IRQHandler+0x2e4>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800373a:	78fb      	ldrb	r3, [r7, #3]
 800373c:	015a      	lsls	r2, r3, #5
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	4413      	add	r3, r2
 8003742:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	78fa      	ldrb	r2, [r7, #3]
 800374a:	0151      	lsls	r1, r2, #5
 800374c:	693a      	ldr	r2, [r7, #16]
 800374e:	440a      	add	r2, r1
 8003750:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003754:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003758:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800375a:	78fb      	ldrb	r3, [r7, #3]
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	2134      	movs	r1, #52	@ 0x34
 8003760:	fb01 f303 	mul.w	r3, r1, r3
 8003764:	4413      	add	r3, r2
 8003766:	3344      	adds	r3, #68	@ 0x44
 8003768:	2201      	movs	r2, #1
 800376a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800376c:	78fb      	ldrb	r3, [r7, #3]
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	2134      	movs	r1, #52	@ 0x34
 8003772:	fb01 f303 	mul.w	r3, r1, r3
 8003776:	4413      	add	r3, r2
 8003778:	3344      	adds	r3, #68	@ 0x44
 800377a:	781a      	ldrb	r2, [r3, #0]
 800377c:	78fb      	ldrb	r3, [r7, #3]
 800377e:	4619      	mov	r1, r3
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f005 fddd 	bl	8009340 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	799b      	ldrb	r3, [r3, #6]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d135      	bne.n	80037fa <HCD_HC_IN_IRQHandler+0x358>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800378e:	78fb      	ldrb	r3, [r7, #3]
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	2134      	movs	r1, #52	@ 0x34
 8003794:	fb01 f303 	mul.w	r3, r1, r3
 8003798:	4413      	add	r3, r2
 800379a:	3330      	adds	r3, #48	@ 0x30
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	6879      	ldr	r1, [r7, #4]
 80037a2:	2034      	movs	r0, #52	@ 0x34
 80037a4:	fb00 f202 	mul.w	r2, r0, r2
 80037a8:	440a      	add	r2, r1
 80037aa:	321e      	adds	r2, #30
 80037ac:	8812      	ldrh	r2, [r2, #0]
 80037ae:	4413      	add	r3, r2
 80037b0:	3b01      	subs	r3, #1
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	2034      	movs	r0, #52	@ 0x34
 80037b8:	fb00 f202 	mul.w	r2, r0, r2
 80037bc:	440a      	add	r2, r1
 80037be:	321e      	adds	r2, #30
 80037c0:	8812      	ldrh	r2, [r2, #0]
 80037c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f000 827c 	beq.w	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80037d0:	78fb      	ldrb	r3, [r7, #3]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	2134      	movs	r1, #52	@ 0x34
 80037d6:	fb01 f303 	mul.w	r3, r1, r3
 80037da:	4413      	add	r3, r2
 80037dc:	3334      	adds	r3, #52	@ 0x34
 80037de:	781a      	ldrb	r2, [r3, #0]
 80037e0:	78fb      	ldrb	r3, [r7, #3]
 80037e2:	f082 0201 	eor.w	r2, r2, #1
 80037e6:	b2d0      	uxtb	r0, r2
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	2134      	movs	r1, #52	@ 0x34
 80037ec:	fb01 f303 	mul.w	r3, r1, r3
 80037f0:	4413      	add	r3, r2
 80037f2:	3334      	adds	r3, #52	@ 0x34
 80037f4:	4602      	mov	r2, r0
 80037f6:	701a      	strb	r2, [r3, #0]
 80037f8:	e266      	b.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80037fa:	78fb      	ldrb	r3, [r7, #3]
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	2134      	movs	r1, #52	@ 0x34
 8003800:	fb01 f303 	mul.w	r3, r1, r3
 8003804:	4413      	add	r3, r2
 8003806:	3334      	adds	r3, #52	@ 0x34
 8003808:	781a      	ldrb	r2, [r3, #0]
 800380a:	78fb      	ldrb	r3, [r7, #3]
 800380c:	f082 0201 	eor.w	r2, r2, #1
 8003810:	b2d0      	uxtb	r0, r2
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	2134      	movs	r1, #52	@ 0x34
 8003816:	fb01 f303 	mul.w	r3, r1, r3
 800381a:	4413      	add	r3, r2
 800381c:	3334      	adds	r3, #52	@ 0x34
 800381e:	4602      	mov	r2, r0
 8003820:	701a      	strb	r2, [r3, #0]
 8003822:	e251      	b.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	78fa      	ldrb	r2, [r7, #3]
 800382a:	4611      	mov	r1, r2
 800382c:	4618      	mov	r0, r3
 800382e:	f002 ffa5 	bl	800677c <USB_ReadChInterrupts>
 8003832:	4603      	mov	r3, r0
 8003834:	f003 0320 	and.w	r3, r3, #32
 8003838:	2b20      	cmp	r3, #32
 800383a:	d112      	bne.n	8003862 <HCD_HC_IN_IRQHandler+0x3c0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800383c:	78fb      	ldrb	r3, [r7, #3]
 800383e:	015a      	lsls	r2, r3, #5
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	4413      	add	r3, r2
 8003844:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003848:	461a      	mov	r2, r3
 800384a:	2320      	movs	r3, #32
 800384c:	6093      	str	r3, [r2, #8]

    hhcd->hc[chnum].NakCnt = 0U;
 800384e:	78fb      	ldrb	r3, [r7, #3]
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	2134      	movs	r1, #52	@ 0x34
 8003854:	fb01 f303 	mul.w	r3, r1, r3
 8003858:	4413      	add	r3, r2
 800385a:	333c      	adds	r3, #60	@ 0x3c
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	e232      	b.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	78fa      	ldrb	r2, [r7, #3]
 8003868:	4611      	mov	r1, r2
 800386a:	4618      	mov	r0, r3
 800386c:	f002 ff86 	bl	800677c <USB_ReadChInterrupts>
 8003870:	4603      	mov	r3, r0
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b02      	cmp	r3, #2
 8003878:	f040 818d 	bne.w	8003b96 <HCD_HC_IN_IRQHandler+0x6f4>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800387c:	78fb      	ldrb	r3, [r7, #3]
 800387e:	015a      	lsls	r2, r3, #5
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	4413      	add	r3, r2
 8003884:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003888:	461a      	mov	r2, r3
 800388a:	2302      	movs	r3, #2
 800388c:	6093      	str	r3, [r2, #8]

    tmpreg = USBx_HC(chnum)->HCCHAR;
 800388e:	78fb      	ldrb	r3, [r7, #3]
 8003890:	015a      	lsls	r2, r3, #5
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	4413      	add	r3, r2
 8003896:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	60fb      	str	r3, [r7, #12]

    if ((tmpreg & USB_OTG_HCCHAR_CHDIS) != 0U)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	f040 820c 	bne.w	8003cc2 <HCD_HC_IN_IRQHandler+0x820>
    {
      /* Halt received while channel disable still in progress */
      return;
    }

    if (hhcd->hc[chnum].state == HC_XFRC)
 80038aa:	78fb      	ldrb	r3, [r7, #3]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	2134      	movs	r1, #52	@ 0x34
 80038b0:	fb01 f303 	mul.w	r3, r1, r3
 80038b4:	4413      	add	r3, r2
 80038b6:	3345      	adds	r3, #69	@ 0x45
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d112      	bne.n	80038e4 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80038be:	78fb      	ldrb	r3, [r7, #3]
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	2134      	movs	r1, #52	@ 0x34
 80038c4:	fb01 f303 	mul.w	r3, r1, r3
 80038c8:	4413      	add	r3, r2
 80038ca:	3345      	adds	r3, #69	@ 0x45
 80038cc:	2202      	movs	r2, #2
 80038ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80038d0:	78fb      	ldrb	r3, [r7, #3]
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	2134      	movs	r1, #52	@ 0x34
 80038d6:	fb01 f303 	mul.w	r3, r1, r3
 80038da:	4413      	add	r3, r2
 80038dc:	3344      	adds	r3, #68	@ 0x44
 80038de:	2201      	movs	r2, #1
 80038e0:	701a      	strb	r2, [r3, #0]
 80038e2:	e14a      	b.n	8003b7a <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80038e4:	78fb      	ldrb	r3, [r7, #3]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	2134      	movs	r1, #52	@ 0x34
 80038ea:	fb01 f303 	mul.w	r3, r1, r3
 80038ee:	4413      	add	r3, r2
 80038f0:	3345      	adds	r3, #69	@ 0x45
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b06      	cmp	r3, #6
 80038f6:	d112      	bne.n	800391e <HCD_HC_IN_IRQHandler+0x47c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80038f8:	78fb      	ldrb	r3, [r7, #3]
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	2134      	movs	r1, #52	@ 0x34
 80038fe:	fb01 f303 	mul.w	r3, r1, r3
 8003902:	4413      	add	r3, r2
 8003904:	3345      	adds	r3, #69	@ 0x45
 8003906:	2202      	movs	r2, #2
 8003908:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800390a:	78fb      	ldrb	r3, [r7, #3]
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	2134      	movs	r1, #52	@ 0x34
 8003910:	fb01 f303 	mul.w	r3, r1, r3
 8003914:	4413      	add	r3, r2
 8003916:	3344      	adds	r3, #68	@ 0x44
 8003918:	2205      	movs	r2, #5
 800391a:	701a      	strb	r2, [r3, #0]
 800391c:	e12d      	b.n	8003b7a <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800391e:	78fb      	ldrb	r3, [r7, #3]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	2134      	movs	r1, #52	@ 0x34
 8003924:	fb01 f303 	mul.w	r3, r1, r3
 8003928:	4413      	add	r3, r2
 800392a:	3345      	adds	r3, #69	@ 0x45
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	2b07      	cmp	r3, #7
 8003930:	d009      	beq.n	8003946 <HCD_HC_IN_IRQHandler+0x4a4>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003932:	78fb      	ldrb	r3, [r7, #3]
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	2134      	movs	r1, #52	@ 0x34
 8003938:	fb01 f303 	mul.w	r3, r1, r3
 800393c:	4413      	add	r3, r2
 800393e:	3345      	adds	r3, #69	@ 0x45
 8003940:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003942:	2b09      	cmp	r3, #9
 8003944:	d16d      	bne.n	8003a22 <HCD_HC_IN_IRQHandler+0x580>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003946:	78fb      	ldrb	r3, [r7, #3]
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	2134      	movs	r1, #52	@ 0x34
 800394c:	fb01 f303 	mul.w	r3, r1, r3
 8003950:	4413      	add	r3, r2
 8003952:	3345      	adds	r3, #69	@ 0x45
 8003954:	2202      	movs	r2, #2
 8003956:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003958:	78fb      	ldrb	r3, [r7, #3]
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	2234      	movs	r2, #52	@ 0x34
 800395e:	fb03 f202 	mul.w	r2, r3, r2
 8003962:	440a      	add	r2, r1
 8003964:	3240      	adds	r2, #64	@ 0x40
 8003966:	6812      	ldr	r2, [r2, #0]
 8003968:	3201      	adds	r2, #1
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	2034      	movs	r0, #52	@ 0x34
 800396e:	fb00 f303 	mul.w	r3, r0, r3
 8003972:	440b      	add	r3, r1
 8003974:	3340      	adds	r3, #64	@ 0x40
 8003976:	601a      	str	r2, [r3, #0]

      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003978:	78fb      	ldrb	r3, [r7, #3]
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	2134      	movs	r1, #52	@ 0x34
 800397e:	fb01 f303 	mul.w	r3, r1, r3
 8003982:	4413      	add	r3, r2
 8003984:	3340      	adds	r3, #64	@ 0x40
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b02      	cmp	r3, #2
 800398a:	d912      	bls.n	80039b2 <HCD_HC_IN_IRQHandler+0x510>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800398c:	78fb      	ldrb	r3, [r7, #3]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	2134      	movs	r1, #52	@ 0x34
 8003992:	fb01 f303 	mul.w	r3, r1, r3
 8003996:	4413      	add	r3, r2
 8003998:	3340      	adds	r3, #64	@ 0x40
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800399e:	78fb      	ldrb	r3, [r7, #3]
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	2134      	movs	r1, #52	@ 0x34
 80039a4:	fb01 f303 	mul.w	r3, r1, r3
 80039a8:	4413      	add	r3, r2
 80039aa:	3344      	adds	r3, #68	@ 0x44
 80039ac:	2204      	movs	r2, #4
 80039ae:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80039b0:	e0e2      	b.n	8003b78 <HCD_HC_IN_IRQHandler+0x6d6>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80039b2:	78fb      	ldrb	r3, [r7, #3]
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	2134      	movs	r1, #52	@ 0x34
 80039b8:	fb01 f303 	mul.w	r3, r1, r3
 80039bc:	4413      	add	r3, r2
 80039be:	3344      	adds	r3, #68	@ 0x44
 80039c0:	2202      	movs	r2, #2
 80039c2:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039c4:	78fb      	ldrb	r3, [r7, #3]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	2134      	movs	r1, #52	@ 0x34
 80039ca:	fb01 f303 	mul.w	r3, r1, r3
 80039ce:	4413      	add	r3, r2
 80039d0:	331d      	adds	r3, #29
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00a      	beq.n	80039ee <HCD_HC_IN_IRQHandler+0x54c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80039d8:	78fb      	ldrb	r3, [r7, #3]
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	2134      	movs	r1, #52	@ 0x34
 80039de:	fb01 f303 	mul.w	r3, r1, r3
 80039e2:	4413      	add	r3, r2
 80039e4:	331d      	adds	r3, #29
 80039e6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	f040 80c5 	bne.w	8003b78 <HCD_HC_IN_IRQHandler+0x6d6>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80039ee:	78fb      	ldrb	r3, [r7, #3]
 80039f0:	015a      	lsls	r2, r3, #5
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4413      	add	r3, r2
 80039f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003a04:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a0c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003a0e:	78fb      	ldrb	r3, [r7, #3]
 8003a10:	015a      	lsls	r2, r3, #5
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	4413      	add	r3, r2
 8003a16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003a20:	e0aa      	b.n	8003b78 <HCD_HC_IN_IRQHandler+0x6d6>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003a22:	78fb      	ldrb	r3, [r7, #3]
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	2134      	movs	r1, #52	@ 0x34
 8003a28:	fb01 f303 	mul.w	r3, r1, r3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	3345      	adds	r3, #69	@ 0x45
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b05      	cmp	r3, #5
 8003a34:	d109      	bne.n	8003a4a <HCD_HC_IN_IRQHandler+0x5a8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a36:	78fb      	ldrb	r3, [r7, #3]
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	2134      	movs	r1, #52	@ 0x34
 8003a3c:	fb01 f303 	mul.w	r3, r1, r3
 8003a40:	4413      	add	r3, r2
 8003a42:	3345      	adds	r3, #69	@ 0x45
 8003a44:	2202      	movs	r2, #2
 8003a46:	701a      	strb	r2, [r3, #0]
 8003a48:	e097      	b.n	8003b7a <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003a4a:	78fb      	ldrb	r3, [r7, #3]
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	2134      	movs	r1, #52	@ 0x34
 8003a50:	fb01 f303 	mul.w	r3, r1, r3
 8003a54:	4413      	add	r3, r2
 8003a56:	3345      	adds	r3, #69	@ 0x45
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	2b03      	cmp	r3, #3
 8003a5c:	d109      	bne.n	8003a72 <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a5e:	78fb      	ldrb	r3, [r7, #3]
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	2134      	movs	r1, #52	@ 0x34
 8003a64:	fb01 f303 	mul.w	r3, r1, r3
 8003a68:	4413      	add	r3, r2
 8003a6a:	3345      	adds	r3, #69	@ 0x45
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	701a      	strb	r2, [r3, #0]
 8003a70:	e083      	b.n	8003b7a <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003a72:	78fb      	ldrb	r3, [r7, #3]
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	2134      	movs	r1, #52	@ 0x34
 8003a78:	fb01 f303 	mul.w	r3, r1, r3
 8003a7c:	4413      	add	r3, r2
 8003a7e:	3345      	adds	r3, #69	@ 0x45
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	d13f      	bne.n	8003b06 <HCD_HC_IN_IRQHandler+0x664>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a86:	78fb      	ldrb	r3, [r7, #3]
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	2134      	movs	r1, #52	@ 0x34
 8003a8c:	fb01 f303 	mul.w	r3, r1, r3
 8003a90:	4413      	add	r3, r2
 8003a92:	3345      	adds	r3, #69	@ 0x45
 8003a94:	2202      	movs	r2, #2
 8003a96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a98:	78fb      	ldrb	r3, [r7, #3]
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	2134      	movs	r1, #52	@ 0x34
 8003a9e:	fb01 f303 	mul.w	r3, r1, r3
 8003aa2:	4413      	add	r3, r2
 8003aa4:	3344      	adds	r3, #68	@ 0x44
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003aaa:	78fb      	ldrb	r3, [r7, #3]
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	2134      	movs	r1, #52	@ 0x34
 8003ab0:	fb01 f303 	mul.w	r3, r1, r3
 8003ab4:	4413      	add	r3, r2
 8003ab6:	331d      	adds	r3, #29
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d009      	beq.n	8003ad2 <HCD_HC_IN_IRQHandler+0x630>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003abe:	78fb      	ldrb	r3, [r7, #3]
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	2134      	movs	r1, #52	@ 0x34
 8003ac4:	fb01 f303 	mul.w	r3, r1, r3
 8003ac8:	4413      	add	r3, r2
 8003aca:	331d      	adds	r3, #29
 8003acc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d153      	bne.n	8003b7a <HCD_HC_IN_IRQHandler+0x6d8>
        }
        else
#endif /* defined (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE) && (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE == 1) */
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ad2:	78fb      	ldrb	r3, [r7, #3]
 8003ad4:	015a      	lsls	r2, r3, #5
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4413      	add	r3, r2
 8003ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ae8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003af0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003af2:	78fb      	ldrb	r3, [r7, #3]
 8003af4:	015a      	lsls	r2, r3, #5
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	4413      	add	r3, r2
 8003afa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003afe:	461a      	mov	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6013      	str	r3, [r2, #0]
 8003b04:	e039      	b.n	8003b7a <HCD_HC_IN_IRQHandler+0x6d8>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003b06:	78fb      	ldrb	r3, [r7, #3]
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	2134      	movs	r1, #52	@ 0x34
 8003b0c:	fb01 f303 	mul.w	r3, r1, r3
 8003b10:	4413      	add	r3, r2
 8003b12:	3345      	adds	r3, #69	@ 0x45
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d122      	bne.n	8003b60 <HCD_HC_IN_IRQHandler+0x6be>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b1a:	78fb      	ldrb	r3, [r7, #3]
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	2134      	movs	r1, #52	@ 0x34
 8003b20:	fb01 f303 	mul.w	r3, r1, r3
 8003b24:	4413      	add	r3, r2
 8003b26:	3345      	adds	r3, #69	@ 0x45
 8003b28:	2202      	movs	r2, #2
 8003b2a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003b2c:	78fb      	ldrb	r3, [r7, #3]
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	2234      	movs	r2, #52	@ 0x34
 8003b32:	fb03 f202 	mul.w	r2, r3, r2
 8003b36:	440a      	add	r2, r1
 8003b38:	3240      	adds	r2, #64	@ 0x40
 8003b3a:	6812      	ldr	r2, [r2, #0]
 8003b3c:	3201      	adds	r2, #1
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	2034      	movs	r0, #52	@ 0x34
 8003b42:	fb00 f303 	mul.w	r3, r0, r3
 8003b46:	440b      	add	r3, r1
 8003b48:	3340      	adds	r3, #64	@ 0x40
 8003b4a:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b4c:	78fb      	ldrb	r3, [r7, #3]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	2134      	movs	r1, #52	@ 0x34
 8003b52:	fb01 f303 	mul.w	r3, r1, r3
 8003b56:	4413      	add	r3, r2
 8003b58:	3344      	adds	r3, #68	@ 0x44
 8003b5a:	2204      	movs	r2, #4
 8003b5c:	701a      	strb	r2, [r3, #0]
 8003b5e:	e00c      	b.n	8003b7a <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003b60:	78fb      	ldrb	r3, [r7, #3]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	2134      	movs	r1, #52	@ 0x34
 8003b66:	fb01 f303 	mul.w	r3, r1, r3
 8003b6a:	4413      	add	r3, r2
 8003b6c:	3345      	adds	r3, #69	@ 0x45
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	f000 80a8 	beq.w	8003cc6 <HCD_HC_IN_IRQHandler+0x824>
 8003b76:	e000      	b.n	8003b7a <HCD_HC_IN_IRQHandler+0x6d8>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b78:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b7a:	78fb      	ldrb	r3, [r7, #3]
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	2134      	movs	r1, #52	@ 0x34
 8003b80:	fb01 f303 	mul.w	r3, r1, r3
 8003b84:	4413      	add	r3, r2
 8003b86:	3344      	adds	r3, #68	@ 0x44
 8003b88:	781a      	ldrb	r2, [r3, #0]
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f005 fbd6 	bl	8009340 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003b94:	e098      	b.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	4611      	mov	r1, r2
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f002 fdec 	bl	800677c <USB_ReadChInterrupts>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003baa:	2b40      	cmp	r3, #64	@ 0x40
 8003bac:	d122      	bne.n	8003bf4 <HCD_HC_IN_IRQHandler+0x752>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003bae:	78fb      	ldrb	r3, [r7, #3]
 8003bb0:	015a      	lsls	r2, r3, #5
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bba:	461a      	mov	r2, r3
 8003bbc:	2340      	movs	r3, #64	@ 0x40
 8003bbe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003bc0:	78fb      	ldrb	r3, [r7, #3]
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	2134      	movs	r1, #52	@ 0x34
 8003bc6:	fb01 f303 	mul.w	r3, r1, r3
 8003bca:	4413      	add	r3, r2
 8003bcc:	3345      	adds	r3, #69	@ 0x45
 8003bce:	2205      	movs	r2, #5
 8003bd0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003bd2:	78fb      	ldrb	r3, [r7, #3]
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	2134      	movs	r1, #52	@ 0x34
 8003bd8:	fb01 f303 	mul.w	r3, r1, r3
 8003bdc:	4413      	add	r3, r2
 8003bde:	3340      	adds	r3, #64	@ 0x40
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	78fa      	ldrb	r2, [r7, #3]
 8003bea:	4611      	mov	r1, r2
 8003bec:	4618      	mov	r0, r3
 8003bee:	f003 f98e 	bl	8006f0e <USB_HC_Halt>
 8003bf2:	e069      	b.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	78fa      	ldrb	r2, [r7, #3]
 8003bfa:	4611      	mov	r1, r2
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f002 fdbd 	bl	800677c <USB_ReadChInterrupts>
 8003c02:	4603      	mov	r3, r0
 8003c04:	f003 0310 	and.w	r3, r3, #16
 8003c08:	2b10      	cmp	r3, #16
 8003c0a:	d15d      	bne.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003c0c:	78fb      	ldrb	r3, [r7, #3]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	2134      	movs	r1, #52	@ 0x34
 8003c12:	fb01 f303 	mul.w	r3, r1, r3
 8003c16:	4413      	add	r3, r2
 8003c18:	331d      	adds	r3, #29
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b03      	cmp	r3, #3
 8003c1e:	d119      	bne.n	8003c54 <HCD_HC_IN_IRQHandler+0x7b2>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c20:	78fb      	ldrb	r3, [r7, #3]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	2134      	movs	r1, #52	@ 0x34
 8003c26:	fb01 f303 	mul.w	r3, r1, r3
 8003c2a:	4413      	add	r3, r2
 8003c2c:	3340      	adds	r3, #64	@ 0x40
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003c32:	78fb      	ldrb	r3, [r7, #3]
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	2134      	movs	r1, #52	@ 0x34
 8003c38:	fb01 f303 	mul.w	r3, r1, r3
 8003c3c:	4413      	add	r3, r2
 8003c3e:	3345      	adds	r3, #69	@ 0x45
 8003c40:	2204      	movs	r2, #4
 8003c42:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	78fa      	ldrb	r2, [r7, #3]
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f003 f95e 	bl	8006f0e <USB_HC_Halt>
 8003c52:	e02c      	b.n	8003cae <HCD_HC_IN_IRQHandler+0x80c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c54:	78fb      	ldrb	r3, [r7, #3]
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	2134      	movs	r1, #52	@ 0x34
 8003c5a:	fb01 f303 	mul.w	r3, r1, r3
 8003c5e:	4413      	add	r3, r2
 8003c60:	331d      	adds	r3, #29
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d009      	beq.n	8003c7c <HCD_HC_IN_IRQHandler+0x7da>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c68:	78fb      	ldrb	r3, [r7, #3]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	2134      	movs	r1, #52	@ 0x34
 8003c6e:	fb01 f303 	mul.w	r3, r1, r3
 8003c72:	4413      	add	r3, r2
 8003c74:	331d      	adds	r3, #29
 8003c76:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d118      	bne.n	8003cae <HCD_HC_IN_IRQHandler+0x80c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c7c:	78fb      	ldrb	r3, [r7, #3]
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	2134      	movs	r1, #52	@ 0x34
 8003c82:	fb01 f303 	mul.w	r3, r1, r3
 8003c86:	4413      	add	r3, r2
 8003c88:	3340      	adds	r3, #64	@ 0x40
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003c8e:	78fb      	ldrb	r3, [r7, #3]
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	2134      	movs	r1, #52	@ 0x34
 8003c94:	fb01 f303 	mul.w	r3, r1, r3
 8003c98:	4413      	add	r3, r2
 8003c9a:	3345      	adds	r3, #69	@ 0x45
 8003c9c:	2204      	movs	r2, #4
 8003c9e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	78fa      	ldrb	r2, [r7, #3]
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f003 f930 	bl	8006f0e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003cae:	78fb      	ldrb	r3, [r7, #3]
 8003cb0:	015a      	lsls	r2, r3, #5
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cba:	461a      	mov	r2, r3
 8003cbc:	2310      	movs	r3, #16
 8003cbe:	6093      	str	r3, [r2, #8]
 8003cc0:	e002      	b.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
      return;
 8003cc2:	bf00      	nop
 8003cc4:	e000      	b.n	8003cc8 <HCD_HC_IN_IRQHandler+0x826>
        return;
 8003cc6:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b086      	sub	sp, #24
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	6078      	str	r0, [r7, #4]
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	78fa      	ldrb	r2, [r7, #3]
 8003cea:	4611      	mov	r1, r2
 8003cec:	4618      	mov	r0, r3
 8003cee:	f002 fd45 	bl	800677c <USB_ReadChInterrupts>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	f003 0304 	and.w	r3, r3, #4
 8003cf8:	2b04      	cmp	r3, #4
 8003cfa:	d119      	bne.n	8003d30 <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003cfc:	78fb      	ldrb	r3, [r7, #3]
 8003cfe:	015a      	lsls	r2, r3, #5
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	4413      	add	r3, r2
 8003d04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d08:	461a      	mov	r2, r3
 8003d0a:	2304      	movs	r3, #4
 8003d0c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003d0e:	78fb      	ldrb	r3, [r7, #3]
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	2134      	movs	r1, #52	@ 0x34
 8003d14:	fb01 f303 	mul.w	r3, r1, r3
 8003d18:	4413      	add	r3, r2
 8003d1a:	3345      	adds	r3, #69	@ 0x45
 8003d1c:	2207      	movs	r2, #7
 8003d1e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	78fa      	ldrb	r2, [r7, #3]
 8003d26:	4611      	mov	r1, r2
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f003 f8f0 	bl	8006f0e <USB_HC_Halt>
 8003d2e:	e26f      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	78fa      	ldrb	r2, [r7, #3]
 8003d36:	4611      	mov	r1, r2
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f002 fd1f 	bl	800677c <USB_ReadChInterrupts>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	2b20      	cmp	r3, #32
 8003d46:	d109      	bne.n	8003d5c <HCD_HC_OUT_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003d48:	78fb      	ldrb	r3, [r7, #3]
 8003d4a:	015a      	lsls	r2, r3, #5
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	4413      	add	r3, r2
 8003d50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d54:	461a      	mov	r2, r3
 8003d56:	2320      	movs	r3, #32
 8003d58:	6093      	str	r3, [r2, #8]
 8003d5a:	e259      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	78fa      	ldrb	r2, [r7, #3]
 8003d62:	4611      	mov	r1, r2
 8003d64:	4618      	mov	r0, r3
 8003d66:	f002 fd09 	bl	800677c <USB_ReadChInterrupts>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d74:	d111      	bne.n	8003d9a <HCD_HC_OUT_IRQHandler+0xcc>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003d76:	78fb      	ldrb	r3, [r7, #3]
 8003d78:	015a      	lsls	r2, r3, #5
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d82:	461a      	mov	r2, r3
 8003d84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d88:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	78fa      	ldrb	r2, [r7, #3]
 8003d90:	4611      	mov	r1, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	f003 f8bb 	bl	8006f0e <USB_HC_Halt>
 8003d98:	e23a      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	78fa      	ldrb	r2, [r7, #3]
 8003da0:	4611      	mov	r1, r2
 8003da2:	4618      	mov	r0, r3
 8003da4:	f002 fcea 	bl	800677c <USB_ReadChInterrupts>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d122      	bne.n	8003df8 <HCD_HC_OUT_IRQHandler+0x12a>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003db2:	78fb      	ldrb	r3, [r7, #3]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	2134      	movs	r1, #52	@ 0x34
 8003db8:	fb01 f303 	mul.w	r3, r1, r3
 8003dbc:	4413      	add	r3, r2
 8003dbe:	3340      	adds	r3, #64	@ 0x40
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	015a      	lsls	r2, r3, #5
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	4413      	add	r3, r2
 8003dcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003dd6:	78fb      	ldrb	r3, [r7, #3]
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	2134      	movs	r1, #52	@ 0x34
 8003ddc:	fb01 f303 	mul.w	r3, r1, r3
 8003de0:	4413      	add	r3, r2
 8003de2:	3345      	adds	r3, #69	@ 0x45
 8003de4:	2201      	movs	r2, #1
 8003de6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	78fa      	ldrb	r2, [r7, #3]
 8003dee:	4611      	mov	r1, r2
 8003df0:	4618      	mov	r0, r3
 8003df2:	f003 f88c 	bl	8006f0e <USB_HC_Halt>
 8003df6:	e20b      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	78fa      	ldrb	r2, [r7, #3]
 8003dfe:	4611      	mov	r1, r2
 8003e00:	4618      	mov	r0, r3
 8003e02:	f002 fcbb 	bl	800677c <USB_ReadChInterrupts>
 8003e06:	4603      	mov	r3, r0
 8003e08:	f003 0308 	and.w	r3, r3, #8
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d119      	bne.n	8003e44 <HCD_HC_OUT_IRQHandler+0x176>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2308      	movs	r3, #8
 8003e20:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003e22:	78fb      	ldrb	r3, [r7, #3]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	2134      	movs	r1, #52	@ 0x34
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	4413      	add	r3, r2
 8003e2e:	3345      	adds	r3, #69	@ 0x45
 8003e30:	2206      	movs	r2, #6
 8003e32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	78fa      	ldrb	r2, [r7, #3]
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f003 f866 	bl	8006f0e <USB_HC_Halt>
 8003e42:	e1e5      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	78fa      	ldrb	r2, [r7, #3]
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f002 fc95 	bl	800677c <USB_ReadChInterrupts>
 8003e52:	4603      	mov	r3, r0
 8003e54:	f003 0310 	and.w	r3, r3, #16
 8003e58:	2b10      	cmp	r3, #16
 8003e5a:	d122      	bne.n	8003ea2 <HCD_HC_OUT_IRQHandler+0x1d4>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003e5c:	78fb      	ldrb	r3, [r7, #3]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	2134      	movs	r1, #52	@ 0x34
 8003e62:	fb01 f303 	mul.w	r3, r1, r3
 8003e66:	4413      	add	r3, r2
 8003e68:	3340      	adds	r3, #64	@ 0x40
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003e6e:	78fb      	ldrb	r3, [r7, #3]
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	2134      	movs	r1, #52	@ 0x34
 8003e74:	fb01 f303 	mul.w	r3, r1, r3
 8003e78:	4413      	add	r3, r2
 8003e7a:	3345      	adds	r3, #69	@ 0x45
 8003e7c:	2204      	movs	r2, #4
 8003e7e:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	78fa      	ldrb	r2, [r7, #3]
 8003e86:	4611      	mov	r1, r2
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f003 f840 	bl	8006f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003e8e:	78fb      	ldrb	r3, [r7, #3]
 8003e90:	015a      	lsls	r2, r3, #5
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	4413      	add	r3, r2
 8003e96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	2310      	movs	r3, #16
 8003e9e:	6093      	str	r3, [r2, #8]
 8003ea0:	e1b6      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	78fa      	ldrb	r2, [r7, #3]
 8003ea8:	4611      	mov	r1, r2
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f002 fc66 	bl	800677c <USB_ReadChInterrupts>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb6:	2b80      	cmp	r3, #128	@ 0x80
 8003eb8:	d119      	bne.n	8003eee <HCD_HC_OUT_IRQHandler+0x220>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8003eba:	78fb      	ldrb	r3, [r7, #3]
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	2134      	movs	r1, #52	@ 0x34
 8003ec0:	fb01 f303 	mul.w	r3, r1, r3
 8003ec4:	4413      	add	r3, r2
 8003ec6:	3345      	adds	r3, #69	@ 0x45
 8003ec8:	2207      	movs	r2, #7
 8003eca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f003 f81a 	bl	8006f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003eda:	78fb      	ldrb	r3, [r7, #3]
 8003edc:	015a      	lsls	r2, r3, #5
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	2380      	movs	r3, #128	@ 0x80
 8003eea:	6093      	str	r3, [r2, #8]
 8003eec:	e190      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	78fa      	ldrb	r2, [r7, #3]
 8003ef4:	4611      	mov	r1, r2
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f002 fc40 	bl	800677c <USB_ReadChInterrupts>
 8003efc:	4603      	mov	r3, r0
 8003efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f06:	d11a      	bne.n	8003f3e <HCD_HC_OUT_IRQHandler+0x270>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003f08:	78fb      	ldrb	r3, [r7, #3]
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	2134      	movs	r1, #52	@ 0x34
 8003f0e:	fb01 f303 	mul.w	r3, r1, r3
 8003f12:	4413      	add	r3, r2
 8003f14:	3345      	adds	r3, #69	@ 0x45
 8003f16:	2209      	movs	r2, #9
 8003f18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	78fa      	ldrb	r2, [r7, #3]
 8003f20:	4611      	mov	r1, r2
 8003f22:	4618      	mov	r0, r3
 8003f24:	f002 fff3 	bl	8006f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003f28:	78fb      	ldrb	r3, [r7, #3]
 8003f2a:	015a      	lsls	r2, r3, #5
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	4413      	add	r3, r2
 8003f30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f34:	461a      	mov	r2, r3
 8003f36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f3a:	6093      	str	r3, [r2, #8]
 8003f3c:	e168      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	78fa      	ldrb	r2, [r7, #3]
 8003f44:	4611      	mov	r1, r2
 8003f46:	4618      	mov	r0, r3
 8003f48:	f002 fc18 	bl	800677c <USB_ReadChInterrupts>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	f040 8159 	bne.w	800420a <HCD_HC_OUT_IRQHandler+0x53c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003f58:	78fb      	ldrb	r3, [r7, #3]
 8003f5a:	015a      	lsls	r2, r3, #5
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	4413      	add	r3, r2
 8003f60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f64:	461a      	mov	r2, r3
 8003f66:	2302      	movs	r3, #2
 8003f68:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003f6a:	78fb      	ldrb	r3, [r7, #3]
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	2134      	movs	r1, #52	@ 0x34
 8003f70:	fb01 f303 	mul.w	r3, r1, r3
 8003f74:	4413      	add	r3, r2
 8003f76:	3345      	adds	r3, #69	@ 0x45
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d17c      	bne.n	8004078 <HCD_HC_OUT_IRQHandler+0x3aa>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f7e:	78fb      	ldrb	r3, [r7, #3]
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	2134      	movs	r1, #52	@ 0x34
 8003f84:	fb01 f303 	mul.w	r3, r1, r3
 8003f88:	4413      	add	r3, r2
 8003f8a:	3345      	adds	r3, #69	@ 0x45
 8003f8c:	2202      	movs	r2, #2
 8003f8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003f90:	78fb      	ldrb	r3, [r7, #3]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	2134      	movs	r1, #52	@ 0x34
 8003f96:	fb01 f303 	mul.w	r3, r1, r3
 8003f9a:	4413      	add	r3, r2
 8003f9c:	3344      	adds	r3, #68	@ 0x44
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003fa2:	78fb      	ldrb	r3, [r7, #3]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	2134      	movs	r1, #52	@ 0x34
 8003fa8:	fb01 f303 	mul.w	r3, r1, r3
 8003fac:	4413      	add	r3, r2
 8003fae:	331d      	adds	r3, #29
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	f000 811b 	beq.w	80041ee <HCD_HC_OUT_IRQHandler+0x520>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	799b      	ldrb	r3, [r3, #6]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d113      	bne.n	8003fe8 <HCD_HC_OUT_IRQHandler+0x31a>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003fc0:	78fb      	ldrb	r3, [r7, #3]
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	2134      	movs	r1, #52	@ 0x34
 8003fc6:	fb01 f303 	mul.w	r3, r1, r3
 8003fca:	4413      	add	r3, r2
 8003fcc:	3335      	adds	r3, #53	@ 0x35
 8003fce:	781a      	ldrb	r2, [r3, #0]
 8003fd0:	78fb      	ldrb	r3, [r7, #3]
 8003fd2:	f082 0201 	eor.w	r2, r2, #1
 8003fd6:	b2d0      	uxtb	r0, r2
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	2134      	movs	r1, #52	@ 0x34
 8003fdc:	fb01 f303 	mul.w	r3, r1, r3
 8003fe0:	4413      	add	r3, r2
 8003fe2:	3335      	adds	r3, #53	@ 0x35
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	799b      	ldrb	r3, [r3, #6]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	f040 80fe 	bne.w	80041ee <HCD_HC_OUT_IRQHandler+0x520>
 8003ff2:	78fb      	ldrb	r3, [r7, #3]
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	2134      	movs	r1, #52	@ 0x34
 8003ff8:	fb01 f303 	mul.w	r3, r1, r3
 8003ffc:	4413      	add	r3, r2
 8003ffe:	332c      	adds	r3, #44	@ 0x2c
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 80f3 	beq.w	80041ee <HCD_HC_OUT_IRQHandler+0x520>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004008:	78fb      	ldrb	r3, [r7, #3]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	2134      	movs	r1, #52	@ 0x34
 800400e:	fb01 f303 	mul.w	r3, r1, r3
 8004012:	4413      	add	r3, r2
 8004014:	332c      	adds	r3, #44	@ 0x2c
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	78fa      	ldrb	r2, [r7, #3]
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	2034      	movs	r0, #52	@ 0x34
 800401e:	fb00 f202 	mul.w	r2, r0, r2
 8004022:	440a      	add	r2, r1
 8004024:	321e      	adds	r2, #30
 8004026:	8812      	ldrh	r2, [r2, #0]
 8004028:	4413      	add	r3, r2
 800402a:	3b01      	subs	r3, #1
 800402c:	78fa      	ldrb	r2, [r7, #3]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	2034      	movs	r0, #52	@ 0x34
 8004032:	fb00 f202 	mul.w	r2, r0, r2
 8004036:	440a      	add	r2, r1
 8004038:	321e      	adds	r2, #30
 800403a:	8812      	ldrh	r2, [r2, #0]
 800403c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004040:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b00      	cmp	r3, #0
 800404a:	f000 80d0 	beq.w	80041ee <HCD_HC_OUT_IRQHandler+0x520>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800404e:	78fb      	ldrb	r3, [r7, #3]
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	2134      	movs	r1, #52	@ 0x34
 8004054:	fb01 f303 	mul.w	r3, r1, r3
 8004058:	4413      	add	r3, r2
 800405a:	3335      	adds	r3, #53	@ 0x35
 800405c:	781a      	ldrb	r2, [r3, #0]
 800405e:	78fb      	ldrb	r3, [r7, #3]
 8004060:	f082 0201 	eor.w	r2, r2, #1
 8004064:	b2d0      	uxtb	r0, r2
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	2134      	movs	r1, #52	@ 0x34
 800406a:	fb01 f303 	mul.w	r3, r1, r3
 800406e:	4413      	add	r3, r2
 8004070:	3335      	adds	r3, #53	@ 0x35
 8004072:	4602      	mov	r2, r0
 8004074:	701a      	strb	r2, [r3, #0]
 8004076:	e0ba      	b.n	80041ee <HCD_HC_OUT_IRQHandler+0x520>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004078:	78fb      	ldrb	r3, [r7, #3]
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	2134      	movs	r1, #52	@ 0x34
 800407e:	fb01 f303 	mul.w	r3, r1, r3
 8004082:	4413      	add	r3, r2
 8004084:	3345      	adds	r3, #69	@ 0x45
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b03      	cmp	r3, #3
 800408a:	d109      	bne.n	80040a0 <HCD_HC_OUT_IRQHandler+0x3d2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800408c:	78fb      	ldrb	r3, [r7, #3]
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	2134      	movs	r1, #52	@ 0x34
 8004092:	fb01 f303 	mul.w	r3, r1, r3
 8004096:	4413      	add	r3, r2
 8004098:	3345      	adds	r3, #69	@ 0x45
 800409a:	2202      	movs	r2, #2
 800409c:	701a      	strb	r2, [r3, #0]
 800409e:	e0a6      	b.n	80041ee <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80040a0:	78fb      	ldrb	r3, [r7, #3]
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	2134      	movs	r1, #52	@ 0x34
 80040a6:	fb01 f303 	mul.w	r3, r1, r3
 80040aa:	4413      	add	r3, r2
 80040ac:	3345      	adds	r3, #69	@ 0x45
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	2b04      	cmp	r3, #4
 80040b2:	d112      	bne.n	80040da <HCD_HC_OUT_IRQHandler+0x40c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040b4:	78fb      	ldrb	r3, [r7, #3]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	2134      	movs	r1, #52	@ 0x34
 80040ba:	fb01 f303 	mul.w	r3, r1, r3
 80040be:	4413      	add	r3, r2
 80040c0:	3345      	adds	r3, #69	@ 0x45
 80040c2:	2202      	movs	r2, #2
 80040c4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80040c6:	78fb      	ldrb	r3, [r7, #3]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	2134      	movs	r1, #52	@ 0x34
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	4413      	add	r3, r2
 80040d2:	3344      	adds	r3, #68	@ 0x44
 80040d4:	2202      	movs	r2, #2
 80040d6:	701a      	strb	r2, [r3, #0]
 80040d8:	e089      	b.n	80041ee <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80040da:	78fb      	ldrb	r3, [r7, #3]
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	2134      	movs	r1, #52	@ 0x34
 80040e0:	fb01 f303 	mul.w	r3, r1, r3
 80040e4:	4413      	add	r3, r2
 80040e6:	3345      	adds	r3, #69	@ 0x45
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	2b06      	cmp	r3, #6
 80040ec:	d112      	bne.n	8004114 <HCD_HC_OUT_IRQHandler+0x446>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040ee:	78fb      	ldrb	r3, [r7, #3]
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	2134      	movs	r1, #52	@ 0x34
 80040f4:	fb01 f303 	mul.w	r3, r1, r3
 80040f8:	4413      	add	r3, r2
 80040fa:	3345      	adds	r3, #69	@ 0x45
 80040fc:	2202      	movs	r2, #2
 80040fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004100:	78fb      	ldrb	r3, [r7, #3]
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	2134      	movs	r1, #52	@ 0x34
 8004106:	fb01 f303 	mul.w	r3, r1, r3
 800410a:	4413      	add	r3, r2
 800410c:	3344      	adds	r3, #68	@ 0x44
 800410e:	2205      	movs	r2, #5
 8004110:	701a      	strb	r2, [r3, #0]
 8004112:	e06c      	b.n	80041ee <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004114:	78fb      	ldrb	r3, [r7, #3]
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	2134      	movs	r1, #52	@ 0x34
 800411a:	fb01 f303 	mul.w	r3, r1, r3
 800411e:	4413      	add	r3, r2
 8004120:	3345      	adds	r3, #69	@ 0x45
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	2b07      	cmp	r3, #7
 8004126:	d009      	beq.n	800413c <HCD_HC_OUT_IRQHandler+0x46e>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004128:	78fb      	ldrb	r3, [r7, #3]
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	2134      	movs	r1, #52	@ 0x34
 800412e:	fb01 f303 	mul.w	r3, r1, r3
 8004132:	4413      	add	r3, r2
 8004134:	3345      	adds	r3, #69	@ 0x45
 8004136:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004138:	2b09      	cmp	r3, #9
 800413a:	d168      	bne.n	800420e <HCD_HC_OUT_IRQHandler+0x540>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800413c:	78fb      	ldrb	r3, [r7, #3]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	2134      	movs	r1, #52	@ 0x34
 8004142:	fb01 f303 	mul.w	r3, r1, r3
 8004146:	4413      	add	r3, r2
 8004148:	3345      	adds	r3, #69	@ 0x45
 800414a:	2202      	movs	r2, #2
 800414c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800414e:	78fb      	ldrb	r3, [r7, #3]
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	2234      	movs	r2, #52	@ 0x34
 8004154:	fb03 f202 	mul.w	r2, r3, r2
 8004158:	440a      	add	r2, r1
 800415a:	3240      	adds	r2, #64	@ 0x40
 800415c:	6812      	ldr	r2, [r2, #0]
 800415e:	3201      	adds	r2, #1
 8004160:	6879      	ldr	r1, [r7, #4]
 8004162:	2034      	movs	r0, #52	@ 0x34
 8004164:	fb00 f303 	mul.w	r3, r0, r3
 8004168:	440b      	add	r3, r1
 800416a:	3340      	adds	r3, #64	@ 0x40
 800416c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800416e:	78fb      	ldrb	r3, [r7, #3]
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	2134      	movs	r1, #52	@ 0x34
 8004174:	fb01 f303 	mul.w	r3, r1, r3
 8004178:	4413      	add	r3, r2
 800417a:	3340      	adds	r3, #64	@ 0x40
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b02      	cmp	r3, #2
 8004180:	d912      	bls.n	80041a8 <HCD_HC_OUT_IRQHandler+0x4da>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004182:	78fb      	ldrb	r3, [r7, #3]
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	2134      	movs	r1, #52	@ 0x34
 8004188:	fb01 f303 	mul.w	r3, r1, r3
 800418c:	4413      	add	r3, r2
 800418e:	3340      	adds	r3, #64	@ 0x40
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004194:	78fb      	ldrb	r3, [r7, #3]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	2134      	movs	r1, #52	@ 0x34
 800419a:	fb01 f303 	mul.w	r3, r1, r3
 800419e:	4413      	add	r3, r2
 80041a0:	3344      	adds	r3, #68	@ 0x44
 80041a2:	2204      	movs	r2, #4
 80041a4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80041a6:	e021      	b.n	80041ec <HCD_HC_OUT_IRQHandler+0x51e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041a8:	78fb      	ldrb	r3, [r7, #3]
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	2134      	movs	r1, #52	@ 0x34
 80041ae:	fb01 f303 	mul.w	r3, r1, r3
 80041b2:	4413      	add	r3, r2
 80041b4:	3344      	adds	r3, #68	@ 0x44
 80041b6:	2202      	movs	r2, #2
 80041b8:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80041ba:	78fb      	ldrb	r3, [r7, #3]
 80041bc:	015a      	lsls	r2, r3, #5
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	4413      	add	r3, r2
 80041c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80041d0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041d8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80041da:	78fb      	ldrb	r3, [r7, #3]
 80041dc:	015a      	lsls	r2, r3, #5
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	4413      	add	r3, r2
 80041e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041e6:	461a      	mov	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80041ec:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80041ee:	78fb      	ldrb	r3, [r7, #3]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	2134      	movs	r1, #52	@ 0x34
 80041f4:	fb01 f303 	mul.w	r3, r1, r3
 80041f8:	4413      	add	r3, r2
 80041fa:	3344      	adds	r3, #68	@ 0x44
 80041fc:	781a      	ldrb	r2, [r3, #0]
 80041fe:	78fb      	ldrb	r3, [r7, #3]
 8004200:	4619      	mov	r1, r3
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f005 f89c 	bl	8009340 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004208:	e002      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800420a:	bf00      	nop
 800420c:	e000      	b.n	8004210 <HCD_HC_OUT_IRQHandler+0x542>
      return;
 800420e:	bf00      	nop
  }
}
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b08a      	sub	sp, #40	@ 0x28
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004226:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	0c5b      	lsrs	r3, r3, #17
 800423c:	f003 030f 	and.w	r3, r3, #15
 8004240:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	091b      	lsrs	r3, r3, #4
 8004246:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800424a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	2b02      	cmp	r3, #2
 8004250:	d004      	beq.n	800425c <HCD_RXQLVL_IRQHandler+0x46>
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2b05      	cmp	r3, #5
 8004256:	f000 80a9 	beq.w	80043ac <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800425a:	e0aa      	b.n	80043b2 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	2b00      	cmp	r3, #0
 8004260:	f000 80a6 	beq.w	80043b0 <HCD_RXQLVL_IRQHandler+0x19a>
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	2134      	movs	r1, #52	@ 0x34
 800426a:	fb01 f303 	mul.w	r3, r1, r3
 800426e:	4413      	add	r3, r2
 8004270:	3324      	adds	r3, #36	@ 0x24
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 809b 	beq.w	80043b0 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	2134      	movs	r1, #52	@ 0x34
 8004280:	fb01 f303 	mul.w	r3, r1, r3
 8004284:	4413      	add	r3, r2
 8004286:	3330      	adds	r3, #48	@ 0x30
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	441a      	add	r2, r3
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	2034      	movs	r0, #52	@ 0x34
 8004294:	fb00 f303 	mul.w	r3, r0, r3
 8004298:	440b      	add	r3, r1
 800429a:	332c      	adds	r3, #44	@ 0x2c
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d87a      	bhi.n	8004398 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6818      	ldr	r0, [r3, #0]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2134      	movs	r1, #52	@ 0x34
 80042ac:	fb01 f303 	mul.w	r3, r1, r3
 80042b0:	4413      	add	r3, r2
 80042b2:	3324      	adds	r3, #36	@ 0x24
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	b292      	uxth	r2, r2
 80042ba:	4619      	mov	r1, r3
 80042bc:	f002 f9f3 	bl	80066a6 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	2134      	movs	r1, #52	@ 0x34
 80042c6:	fb01 f303 	mul.w	r3, r1, r3
 80042ca:	4413      	add	r3, r2
 80042cc:	3324      	adds	r3, #36	@ 0x24
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	441a      	add	r2, r3
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	2034      	movs	r0, #52	@ 0x34
 80042da:	fb00 f303 	mul.w	r3, r0, r3
 80042de:	440b      	add	r3, r1
 80042e0:	3324      	adds	r3, #36	@ 0x24
 80042e2:	601a      	str	r2, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	2134      	movs	r1, #52	@ 0x34
 80042ea:	fb01 f303 	mul.w	r3, r1, r3
 80042ee:	4413      	add	r3, r2
 80042f0:	3330      	adds	r3, #48	@ 0x30
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	441a      	add	r2, r3
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	2034      	movs	r0, #52	@ 0x34
 80042fe:	fb00 f303 	mul.w	r3, r0, r3
 8004302:	440b      	add	r3, r1
 8004304:	3330      	adds	r3, #48	@ 0x30
 8004306:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	015a      	lsls	r2, r3, #5
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	4413      	add	r3, r2
 8004310:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	0cdb      	lsrs	r3, r3, #19
 8004318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800431c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	2134      	movs	r1, #52	@ 0x34
 8004324:	fb01 f303 	mul.w	r3, r1, r3
 8004328:	4413      	add	r3, r2
 800432a:	331e      	adds	r3, #30
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	4293      	cmp	r3, r2
 8004334:	d13c      	bne.n	80043b0 <HCD_RXQLVL_IRQHandler+0x19a>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d039      	beq.n	80043b0 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	015a      	lsls	r2, r3, #5
 8004340:	6a3b      	ldr	r3, [r7, #32]
 8004342:	4413      	add	r3, r2
 8004344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004352:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800435a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	015a      	lsls	r2, r3, #5
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	4413      	add	r3, r2
 8004364:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004368:	461a      	mov	r2, r3
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	2134      	movs	r1, #52	@ 0x34
 8004374:	fb01 f303 	mul.w	r3, r1, r3
 8004378:	4413      	add	r3, r2
 800437a:	3334      	adds	r3, #52	@ 0x34
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	f083 0301 	eor.w	r3, r3, #1
 8004382:	b2d8      	uxtb	r0, r3
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2134      	movs	r1, #52	@ 0x34
 800438a:	fb01 f303 	mul.w	r3, r1, r3
 800438e:	4413      	add	r3, r2
 8004390:	3334      	adds	r3, #52	@ 0x34
 8004392:	4602      	mov	r2, r0
 8004394:	701a      	strb	r2, [r3, #0]
      break;
 8004396:	e00b      	b.n	80043b0 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	2134      	movs	r1, #52	@ 0x34
 800439e:	fb01 f303 	mul.w	r3, r1, r3
 80043a2:	4413      	add	r3, r2
 80043a4:	3344      	adds	r3, #68	@ 0x44
 80043a6:	2204      	movs	r2, #4
 80043a8:	701a      	strb	r2, [r3, #0]
      break;
 80043aa:	e001      	b.n	80043b0 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80043ac:	bf00      	nop
 80043ae:	e000      	b.n	80043b2 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80043b0:	bf00      	nop
  }
}
 80043b2:	bf00      	nop
 80043b4:	3728      	adds	r7, #40	@ 0x28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b086      	sub	sp, #24
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80043e6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d10b      	bne.n	800440a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d102      	bne.n	8004402 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f004 ff83 	bl	8009308 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f043 0302 	orr.w	r3, r3, #2
 8004408:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	2b08      	cmp	r3, #8
 8004412:	d132      	bne.n	800447a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	f043 0308 	orr.w	r3, r3, #8
 800441a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b04      	cmp	r3, #4
 8004424:	d126      	bne.n	8004474 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	7a5b      	ldrb	r3, [r3, #9]
 800442a:	2b02      	cmp	r3, #2
 800442c:	d113      	bne.n	8004456 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004434:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004438:	d106      	bne.n	8004448 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2102      	movs	r1, #2
 8004440:	4618      	mov	r0, r3
 8004442:	f002 fa87 	bl	8006954 <USB_InitFSLSPClkSel>
 8004446:	e011      	b.n	800446c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2101      	movs	r1, #1
 800444e:	4618      	mov	r0, r3
 8004450:	f002 fa80 	bl	8006954 <USB_InitFSLSPClkSel>
 8004454:	e00a      	b.n	800446c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	79db      	ldrb	r3, [r3, #7]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d106      	bne.n	800446c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004464:	461a      	mov	r2, r3
 8004466:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800446a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f004 ff75 	bl	800935c <HAL_HCD_PortEnabled_Callback>
 8004472:	e002      	b.n	800447a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f004 ff7f 	bl	8009378 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f003 0320 	and.w	r3, r3, #32
 8004480:	2b20      	cmp	r3, #32
 8004482:	d103      	bne.n	800448c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f043 0320 	orr.w	r3, r3, #32
 800448a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004492:	461a      	mov	r2, r3
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	6013      	str	r3, [r2, #0]
}
 8004498:	bf00      	nop
 800449a:	3718      	adds	r7, #24
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d101      	bne.n	80044b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e08d      	b.n	80045ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d106      	bne.n	80044cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7fd feb6 	bl	8002238 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2224      	movs	r2, #36	@ 0x24
 80044d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f022 0201 	bic.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685a      	ldr	r2, [r3, #4]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80044f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689a      	ldr	r2, [r3, #8]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004500:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d107      	bne.n	800451a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689a      	ldr	r2, [r3, #8]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004516:	609a      	str	r2, [r3, #8]
 8004518:	e006      	b.n	8004528 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	689a      	ldr	r2, [r3, #8]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004526:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	2b02      	cmp	r3, #2
 800452e:	d108      	bne.n	8004542 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	685a      	ldr	r2, [r3, #4]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800453e:	605a      	str	r2, [r3, #4]
 8004540:	e007      	b.n	8004552 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	685a      	ldr	r2, [r3, #4]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004550:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	6812      	ldr	r2, [r2, #0]
 800455c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004560:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004564:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68da      	ldr	r2, [r3, #12]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004574:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691a      	ldr	r2, [r3, #16]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	69d9      	ldr	r1, [r3, #28]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a1a      	ldr	r2, [r3, #32]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
	...

080045d8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b088      	sub	sp, #32
 80045dc:	af02      	add	r7, sp, #8
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	4608      	mov	r0, r1
 80045e2:	4611      	mov	r1, r2
 80045e4:	461a      	mov	r2, r3
 80045e6:	4603      	mov	r3, r0
 80045e8:	817b      	strh	r3, [r7, #10]
 80045ea:	460b      	mov	r3, r1
 80045ec:	813b      	strh	r3, [r7, #8]
 80045ee:	4613      	mov	r3, r2
 80045f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b20      	cmp	r3, #32
 80045fc:	f040 80f9 	bne.w	80047f2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <HAL_I2C_Mem_Write+0x34>
 8004606:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004608:	2b00      	cmp	r3, #0
 800460a:	d105      	bne.n	8004618 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004612:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e0ed      	b.n	80047f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800461e:	2b01      	cmp	r3, #1
 8004620:	d101      	bne.n	8004626 <HAL_I2C_Mem_Write+0x4e>
 8004622:	2302      	movs	r3, #2
 8004624:	e0e6      	b.n	80047f4 <HAL_I2C_Mem_Write+0x21c>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2201      	movs	r2, #1
 800462a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800462e:	f7fd ffeb 	bl	8002608 <HAL_GetTick>
 8004632:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	2319      	movs	r3, #25
 800463a:	2201      	movs	r2, #1
 800463c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f000 f955 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e0d1      	b.n	80047f4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2221      	movs	r2, #33	@ 0x21
 8004654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2240      	movs	r2, #64	@ 0x40
 800465c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6a3a      	ldr	r2, [r7, #32]
 800466a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004670:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004678:	88f8      	ldrh	r0, [r7, #6]
 800467a:	893a      	ldrh	r2, [r7, #8]
 800467c:	8979      	ldrh	r1, [r7, #10]
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	9301      	str	r3, [sp, #4]
 8004682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	4603      	mov	r3, r0
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	f000 f8b9 	bl	8004800 <I2C_RequestMemoryWrite>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d005      	beq.n	80046a0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e0a9      	b.n	80047f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	2bff      	cmp	r3, #255	@ 0xff
 80046a8:	d90e      	bls.n	80046c8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	22ff      	movs	r2, #255	@ 0xff
 80046ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	8979      	ldrh	r1, [r7, #10]
 80046b8:	2300      	movs	r3, #0
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80046c0:	68f8      	ldr	r0, [r7, #12]
 80046c2:	f000 fad9 	bl	8004c78 <I2C_TransferConfig>
 80046c6:	e00f      	b.n	80046e8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	8979      	ldrh	r1, [r7, #10]
 80046da:	2300      	movs	r3, #0
 80046dc:	9300      	str	r3, [sp, #0]
 80046de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046e2:	68f8      	ldr	r0, [r7, #12]
 80046e4:	f000 fac8 	bl	8004c78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 f958 	bl	80049a2 <I2C_WaitOnTXISFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e07b      	b.n	80047f4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004700:	781a      	ldrb	r2, [r3, #0]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470c:	1c5a      	adds	r2, r3, #1
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004716:	b29b      	uxth	r3, r3
 8004718:	3b01      	subs	r3, #1
 800471a:	b29a      	uxth	r2, r3
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004724:	3b01      	subs	r3, #1
 8004726:	b29a      	uxth	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d034      	beq.n	80047a0 <HAL_I2C_Mem_Write+0x1c8>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800473a:	2b00      	cmp	r3, #0
 800473c:	d130      	bne.n	80047a0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004744:	2200      	movs	r2, #0
 8004746:	2180      	movs	r1, #128	@ 0x80
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	f000 f8d1 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d001      	beq.n	8004758 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e04d      	b.n	80047f4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800475c:	b29b      	uxth	r3, r3
 800475e:	2bff      	cmp	r3, #255	@ 0xff
 8004760:	d90e      	bls.n	8004780 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	22ff      	movs	r2, #255	@ 0xff
 8004766:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800476c:	b2da      	uxtb	r2, r3
 800476e:	8979      	ldrh	r1, [r7, #10]
 8004770:	2300      	movs	r3, #0
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 fa7d 	bl	8004c78 <I2C_TransferConfig>
 800477e:	e00f      	b.n	80047a0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004784:	b29a      	uxth	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800478e:	b2da      	uxtb	r2, r3
 8004790:	8979      	ldrh	r1, [r7, #10]
 8004792:	2300      	movs	r3, #0
 8004794:	9300      	str	r3, [sp, #0]
 8004796:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	f000 fa6c 	bl	8004c78 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d19e      	bne.n	80046e8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 f93e 	bl	8004a30 <I2C_WaitOnSTOPFlagUntilTimeout>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e01a      	b.n	80047f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2220      	movs	r2, #32
 80047c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6859      	ldr	r1, [r3, #4]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	4b0a      	ldr	r3, [pc, #40]	@ (80047fc <HAL_I2C_Mem_Write+0x224>)
 80047d2:	400b      	ands	r3, r1
 80047d4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2220      	movs	r2, #32
 80047da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80047ee:	2300      	movs	r3, #0
 80047f0:	e000      	b.n	80047f4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80047f2:	2302      	movs	r3, #2
  }
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3718      	adds	r7, #24
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	fe00e800 	.word	0xfe00e800

08004800 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af02      	add	r7, sp, #8
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	4608      	mov	r0, r1
 800480a:	4611      	mov	r1, r2
 800480c:	461a      	mov	r2, r3
 800480e:	4603      	mov	r3, r0
 8004810:	817b      	strh	r3, [r7, #10]
 8004812:	460b      	mov	r3, r1
 8004814:	813b      	strh	r3, [r7, #8]
 8004816:	4613      	mov	r3, r2
 8004818:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800481a:	88fb      	ldrh	r3, [r7, #6]
 800481c:	b2da      	uxtb	r2, r3
 800481e:	8979      	ldrh	r1, [r7, #10]
 8004820:	4b20      	ldr	r3, [pc, #128]	@ (80048a4 <I2C_RequestMemoryWrite+0xa4>)
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f000 fa25 	bl	8004c78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800482e:	69fa      	ldr	r2, [r7, #28]
 8004830:	69b9      	ldr	r1, [r7, #24]
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f000 f8b5 	bl	80049a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e02c      	b.n	800489c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004842:	88fb      	ldrh	r3, [r7, #6]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d105      	bne.n	8004854 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004848:	893b      	ldrh	r3, [r7, #8]
 800484a:	b2da      	uxtb	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	629a      	str	r2, [r3, #40]	@ 0x28
 8004852:	e015      	b.n	8004880 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004854:	893b      	ldrh	r3, [r7, #8]
 8004856:	0a1b      	lsrs	r3, r3, #8
 8004858:	b29b      	uxth	r3, r3
 800485a:	b2da      	uxtb	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004862:	69fa      	ldr	r2, [r7, #28]
 8004864:	69b9      	ldr	r1, [r7, #24]
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 f89b 	bl	80049a2 <I2C_WaitOnTXISFlagUntilTimeout>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e012      	b.n	800489c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004876:	893b      	ldrh	r3, [r7, #8]
 8004878:	b2da      	uxtb	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	9300      	str	r3, [sp, #0]
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	2200      	movs	r2, #0
 8004888:	2180      	movs	r1, #128	@ 0x80
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f000 f830 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e000      	b.n	800489c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	80002000 	.word	0x80002000

080048a8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d103      	bne.n	80048c6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2200      	movs	r2, #0
 80048c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	699b      	ldr	r3, [r3, #24]
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d007      	beq.n	80048e4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	699a      	ldr	r2, [r3, #24]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0201 	orr.w	r2, r2, #1
 80048e2:	619a      	str	r2, [r3, #24]
  }
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	4613      	mov	r3, r2
 80048fe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004900:	e03b      	b.n	800497a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	6839      	ldr	r1, [r7, #0]
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	f000 f8d6 	bl	8004ab8 <I2C_IsErrorOccurred>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e041      	b.n	800499a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800491c:	d02d      	beq.n	800497a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800491e:	f7fd fe73 	bl	8002608 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	429a      	cmp	r2, r3
 800492c:	d302      	bcc.n	8004934 <I2C_WaitOnFlagUntilTimeout+0x44>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d122      	bne.n	800497a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699a      	ldr	r2, [r3, #24]
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	4013      	ands	r3, r2
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	429a      	cmp	r2, r3
 8004942:	bf0c      	ite	eq
 8004944:	2301      	moveq	r3, #1
 8004946:	2300      	movne	r3, #0
 8004948:	b2db      	uxtb	r3, r3
 800494a:	461a      	mov	r2, r3
 800494c:	79fb      	ldrb	r3, [r7, #7]
 800494e:	429a      	cmp	r2, r3
 8004950:	d113      	bne.n	800497a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004956:	f043 0220 	orr.w	r2, r3, #32
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e00f      	b.n	800499a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	699a      	ldr	r2, [r3, #24]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	4013      	ands	r3, r2
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	429a      	cmp	r2, r3
 8004988:	bf0c      	ite	eq
 800498a:	2301      	moveq	r3, #1
 800498c:	2300      	movne	r3, #0
 800498e:	b2db      	uxtb	r3, r3
 8004990:	461a      	mov	r2, r3
 8004992:	79fb      	ldrb	r3, [r7, #7]
 8004994:	429a      	cmp	r2, r3
 8004996:	d0b4      	beq.n	8004902 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b084      	sub	sp, #16
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	60f8      	str	r0, [r7, #12]
 80049aa:	60b9      	str	r1, [r7, #8]
 80049ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049ae:	e033      	b.n	8004a18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	68b9      	ldr	r1, [r7, #8]
 80049b4:	68f8      	ldr	r0, [r7, #12]
 80049b6:	f000 f87f 	bl	8004ab8 <I2C_IsErrorOccurred>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e031      	b.n	8004a28 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ca:	d025      	beq.n	8004a18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049cc:	f7fd fe1c 	bl	8002608 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d302      	bcc.n	80049e2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d11a      	bne.n	8004a18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d013      	beq.n	8004a18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f4:	f043 0220 	orr.w	r2, r3, #32
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2220      	movs	r2, #32
 8004a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e007      	b.n	8004a28 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d1c4      	bne.n	80049b0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a3c:	e02f      	b.n	8004a9e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	68b9      	ldr	r1, [r7, #8]
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f000 f838 	bl	8004ab8 <I2C_IsErrorOccurred>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e02d      	b.n	8004aae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a52:	f7fd fdd9 	bl	8002608 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d302      	bcc.n	8004a68 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d11a      	bne.n	8004a9e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	f003 0320 	and.w	r3, r3, #32
 8004a72:	2b20      	cmp	r3, #32
 8004a74:	d013      	beq.n	8004a9e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a7a:	f043 0220 	orr.w	r2, r3, #32
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2220      	movs	r2, #32
 8004a86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e007      	b.n	8004aae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	f003 0320 	and.w	r3, r3, #32
 8004aa8:	2b20      	cmp	r3, #32
 8004aaa:	d1c8      	bne.n	8004a3e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
	...

08004ab8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b08a      	sub	sp, #40	@ 0x28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	f003 0310 	and.w	r3, r3, #16
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d068      	beq.n	8004bb6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2210      	movs	r2, #16
 8004aea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004aec:	e049      	b.n	8004b82 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af4:	d045      	beq.n	8004b82 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004af6:	f7fd fd87 	bl	8002608 <HAL_GetTick>
 8004afa:	4602      	mov	r2, r0
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d302      	bcc.n	8004b0c <I2C_IsErrorOccurred+0x54>
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d13a      	bne.n	8004b82 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b16:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b1e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b2e:	d121      	bne.n	8004b74 <I2C_IsErrorOccurred+0xbc>
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b36:	d01d      	beq.n	8004b74 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004b38:	7cfb      	ldrb	r3, [r7, #19]
 8004b3a:	2b20      	cmp	r3, #32
 8004b3c:	d01a      	beq.n	8004b74 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b4c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004b4e:	f7fd fd5b 	bl	8002608 <HAL_GetTick>
 8004b52:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b54:	e00e      	b.n	8004b74 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004b56:	f7fd fd57 	bl	8002608 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b19      	cmp	r3, #25
 8004b62:	d907      	bls.n	8004b74 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004b64:	6a3b      	ldr	r3, [r7, #32]
 8004b66:	f043 0320 	orr.w	r3, r3, #32
 8004b6a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004b72:	e006      	b.n	8004b82 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	f003 0320 	and.w	r3, r3, #32
 8004b7e:	2b20      	cmp	r3, #32
 8004b80:	d1e9      	bne.n	8004b56 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	f003 0320 	and.w	r3, r3, #32
 8004b8c:	2b20      	cmp	r3, #32
 8004b8e:	d003      	beq.n	8004b98 <I2C_IsErrorOccurred+0xe0>
 8004b90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d0aa      	beq.n	8004aee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004b98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d103      	bne.n	8004ba8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	f043 0304 	orr.w	r3, r3, #4
 8004bae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00b      	beq.n	8004be0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004bc8:	6a3b      	ldr	r3, [r7, #32]
 8004bca:	f043 0301 	orr.w	r3, r3, #1
 8004bce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004bd8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00b      	beq.n	8004c02 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004bea:	6a3b      	ldr	r3, [r7, #32]
 8004bec:	f043 0308 	orr.w	r3, r3, #8
 8004bf0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bfa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00b      	beq.n	8004c24 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004c0c:	6a3b      	ldr	r3, [r7, #32]
 8004c0e:	f043 0302 	orr.w	r3, r3, #2
 8004c12:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c1c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004c24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01c      	beq.n	8004c66 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f7ff fe3b 	bl	80048a8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	6859      	ldr	r1, [r3, #4]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c74 <I2C_IsErrorOccurred+0x1bc>)
 8004c3e:	400b      	ands	r3, r1
 8004c40:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c46:	6a3b      	ldr	r3, [r7, #32]
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2220      	movs	r2, #32
 8004c52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004c66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3728      	adds	r7, #40	@ 0x28
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	fe00e800 	.word	0xfe00e800

08004c78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	607b      	str	r3, [r7, #4]
 8004c82:	460b      	mov	r3, r1
 8004c84:	817b      	strh	r3, [r7, #10]
 8004c86:	4613      	mov	r3, r2
 8004c88:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c8a:	897b      	ldrh	r3, [r7, #10]
 8004c8c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004c90:	7a7b      	ldrb	r3, [r7, #9]
 8004c92:	041b      	lsls	r3, r3, #16
 8004c94:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c98:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c9e:	6a3b      	ldr	r3, [r7, #32]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ca6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	6a3b      	ldr	r3, [r7, #32]
 8004cb0:	0d5b      	lsrs	r3, r3, #21
 8004cb2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004cb6:	4b08      	ldr	r3, [pc, #32]	@ (8004cd8 <I2C_TransferConfig+0x60>)
 8004cb8:	430b      	orrs	r3, r1
 8004cba:	43db      	mvns	r3, r3
 8004cbc:	ea02 0103 	and.w	r1, r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	03ff63ff 	.word	0x03ff63ff

08004cdc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	2b20      	cmp	r3, #32
 8004cf0:	d138      	bne.n	8004d64 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d101      	bne.n	8004d00 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	e032      	b.n	8004d66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2224      	movs	r2, #36	@ 0x24
 8004d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0201 	bic.w	r2, r2, #1
 8004d1e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d2e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6819      	ldr	r1, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d60:	2300      	movs	r3, #0
 8004d62:	e000      	b.n	8004d66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004d64:	2302      	movs	r3, #2
  }
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	370c      	adds	r7, #12
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b085      	sub	sp, #20
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
 8004d7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	d139      	bne.n	8004dfc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d101      	bne.n	8004d96 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004d92:	2302      	movs	r3, #2
 8004d94:	e033      	b.n	8004dfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2224      	movs	r2, #36	@ 0x24
 8004da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0201 	bic.w	r2, r2, #1
 8004db4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004dc4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	021b      	lsls	r3, r3, #8
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0201 	orr.w	r2, r2, #1
 8004de6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2220      	movs	r2, #32
 8004dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	e000      	b.n	8004dfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004dfc:	2302      	movs	r3, #2
  }
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
	...

08004e0c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e10:	4b05      	ldr	r3, [pc, #20]	@ (8004e28 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a04      	ldr	r2, [pc, #16]	@ (8004e28 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e1a:	6013      	str	r3, [r2, #0]
}
 8004e1c:	bf00      	nop
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	40007000 	.word	0x40007000

08004e2c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004e30:	4b04      	ldr	r3, [pc, #16]	@ (8004e44 <HAL_PWREx_GetVoltageRange+0x18>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	40007000 	.word	0x40007000

08004e48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e56:	d130      	bne.n	8004eba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e58:	4b23      	ldr	r3, [pc, #140]	@ (8004ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e64:	d038      	beq.n	8004ed8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e66:	4b20      	ldr	r3, [pc, #128]	@ (8004ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e6e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e74:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e76:	4b1d      	ldr	r3, [pc, #116]	@ (8004eec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2232      	movs	r2, #50	@ 0x32
 8004e7c:	fb02 f303 	mul.w	r3, r2, r3
 8004e80:	4a1b      	ldr	r2, [pc, #108]	@ (8004ef0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004e82:	fba2 2303 	umull	r2, r3, r2, r3
 8004e86:	0c9b      	lsrs	r3, r3, #18
 8004e88:	3301      	adds	r3, #1
 8004e8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e8c:	e002      	b.n	8004e94 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	3b01      	subs	r3, #1
 8004e92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e94:	4b14      	ldr	r3, [pc, #80]	@ (8004ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea0:	d102      	bne.n	8004ea8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d1f2      	bne.n	8004e8e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8004ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004eaa:	695b      	ldr	r3, [r3, #20]
 8004eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eb4:	d110      	bne.n	8004ed8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e00f      	b.n	8004eda <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004eba:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ec2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ec6:	d007      	beq.n	8004ed8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004ec8:	4b07      	ldr	r3, [pc, #28]	@ (8004ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ed0:	4a05      	ldr	r2, [pc, #20]	@ (8004ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ed2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ed6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3714      	adds	r7, #20
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	40007000 	.word	0x40007000
 8004eec:	2000017c 	.word	0x2000017c
 8004ef0:	431bde83 	.word	0x431bde83

08004ef4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004ef8:	4b05      	ldr	r3, [pc, #20]	@ (8004f10 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	4a04      	ldr	r2, [pc, #16]	@ (8004f10 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004efe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f02:	6053      	str	r3, [r2, #4]
}
 8004f04:	bf00      	nop
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40007000 	.word	0x40007000

08004f14 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b088      	sub	sp, #32
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e3ca      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f26:	4b97      	ldr	r3, [pc, #604]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 030c 	and.w	r3, r3, #12
 8004f2e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f30:	4b94      	ldr	r3, [pc, #592]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0310 	and.w	r3, r3, #16
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 80e4 	beq.w	8005110 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d007      	beq.n	8004f5e <HAL_RCC_OscConfig+0x4a>
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	2b0c      	cmp	r3, #12
 8004f52:	f040 808b 	bne.w	800506c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	f040 8087 	bne.w	800506c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004f5e:	4b89      	ldr	r3, [pc, #548]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d005      	beq.n	8004f76 <HAL_RCC_OscConfig+0x62>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d101      	bne.n	8004f76 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e3a2      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a1a      	ldr	r2, [r3, #32]
 8004f7a:	4b82      	ldr	r3, [pc, #520]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 0308 	and.w	r3, r3, #8
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d004      	beq.n	8004f90 <HAL_RCC_OscConfig+0x7c>
 8004f86:	4b7f      	ldr	r3, [pc, #508]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f8e:	e005      	b.n	8004f9c <HAL_RCC_OscConfig+0x88>
 8004f90:	4b7c      	ldr	r3, [pc, #496]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f96:	091b      	lsrs	r3, r3, #4
 8004f98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d223      	bcs.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f000 fd1d 	bl	80059e4 <RCC_SetFlashLatencyFromMSIRange>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d001      	beq.n	8004fb4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e383      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fb4:	4b73      	ldr	r3, [pc, #460]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a72      	ldr	r2, [pc, #456]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004fba:	f043 0308 	orr.w	r3, r3, #8
 8004fbe:	6013      	str	r3, [r2, #0]
 8004fc0:	4b70      	ldr	r3, [pc, #448]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	496d      	ldr	r1, [pc, #436]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004fd2:	4b6c      	ldr	r3, [pc, #432]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	021b      	lsls	r3, r3, #8
 8004fe0:	4968      	ldr	r1, [pc, #416]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	604b      	str	r3, [r1, #4]
 8004fe6:	e025      	b.n	8005034 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fe8:	4b66      	ldr	r3, [pc, #408]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a65      	ldr	r2, [pc, #404]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004fee:	f043 0308 	orr.w	r3, r3, #8
 8004ff2:	6013      	str	r3, [r2, #0]
 8004ff4:	4b63      	ldr	r3, [pc, #396]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	4960      	ldr	r1, [pc, #384]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005002:	4313      	orrs	r3, r2
 8005004:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005006:	4b5f      	ldr	r3, [pc, #380]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	021b      	lsls	r3, r3, #8
 8005014:	495b      	ldr	r1, [pc, #364]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005016:	4313      	orrs	r3, r2
 8005018:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d109      	bne.n	8005034 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a1b      	ldr	r3, [r3, #32]
 8005024:	4618      	mov	r0, r3
 8005026:	f000 fcdd 	bl	80059e4 <RCC_SetFlashLatencyFromMSIRange>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d001      	beq.n	8005034 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e343      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005034:	f000 fc4a 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 8005038:	4602      	mov	r2, r0
 800503a:	4b52      	ldr	r3, [pc, #328]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	091b      	lsrs	r3, r3, #4
 8005040:	f003 030f 	and.w	r3, r3, #15
 8005044:	4950      	ldr	r1, [pc, #320]	@ (8005188 <HAL_RCC_OscConfig+0x274>)
 8005046:	5ccb      	ldrb	r3, [r1, r3]
 8005048:	f003 031f 	and.w	r3, r3, #31
 800504c:	fa22 f303 	lsr.w	r3, r2, r3
 8005050:	4a4e      	ldr	r2, [pc, #312]	@ (800518c <HAL_RCC_OscConfig+0x278>)
 8005052:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005054:	4b4e      	ldr	r3, [pc, #312]	@ (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4618      	mov	r0, r3
 800505a:	f7fd fa85 	bl	8002568 <HAL_InitTick>
 800505e:	4603      	mov	r3, r0
 8005060:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005062:	7bfb      	ldrb	r3, [r7, #15]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d052      	beq.n	800510e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005068:	7bfb      	ldrb	r3, [r7, #15]
 800506a:	e327      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d032      	beq.n	80050da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005074:	4b43      	ldr	r3, [pc, #268]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a42      	ldr	r2, [pc, #264]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 800507a:	f043 0301 	orr.w	r3, r3, #1
 800507e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005080:	f7fd fac2 	bl	8002608 <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005086:	e008      	b.n	800509a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005088:	f7fd fabe 	bl	8002608 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b02      	cmp	r3, #2
 8005094:	d901      	bls.n	800509a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e310      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800509a:	4b3a      	ldr	r3, [pc, #232]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d0f0      	beq.n	8005088 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050a6:	4b37      	ldr	r3, [pc, #220]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a36      	ldr	r2, [pc, #216]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050ac:	f043 0308 	orr.w	r3, r3, #8
 80050b0:	6013      	str	r3, [r2, #0]
 80050b2:	4b34      	ldr	r3, [pc, #208]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	4931      	ldr	r1, [pc, #196]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050c4:	4b2f      	ldr	r3, [pc, #188]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	021b      	lsls	r3, r3, #8
 80050d2:	492c      	ldr	r1, [pc, #176]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	604b      	str	r3, [r1, #4]
 80050d8:	e01a      	b.n	8005110 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80050da:	4b2a      	ldr	r3, [pc, #168]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a29      	ldr	r2, [pc, #164]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050e0:	f023 0301 	bic.w	r3, r3, #1
 80050e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80050e6:	f7fd fa8f 	bl	8002608 <HAL_GetTick>
 80050ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80050ec:	e008      	b.n	8005100 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80050ee:	f7fd fa8b 	bl	8002608 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b02      	cmp	r3, #2
 80050fa:	d901      	bls.n	8005100 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e2dd      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005100:	4b20      	ldr	r3, [pc, #128]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1f0      	bne.n	80050ee <HAL_RCC_OscConfig+0x1da>
 800510c:	e000      	b.n	8005110 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800510e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d074      	beq.n	8005206 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	2b08      	cmp	r3, #8
 8005120:	d005      	beq.n	800512e <HAL_RCC_OscConfig+0x21a>
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	2b0c      	cmp	r3, #12
 8005126:	d10e      	bne.n	8005146 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2b03      	cmp	r3, #3
 800512c:	d10b      	bne.n	8005146 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800512e:	4b15      	ldr	r3, [pc, #84]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d064      	beq.n	8005204 <HAL_RCC_OscConfig+0x2f0>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d160      	bne.n	8005204 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e2ba      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800514e:	d106      	bne.n	800515e <HAL_RCC_OscConfig+0x24a>
 8005150:	4b0c      	ldr	r3, [pc, #48]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a0b      	ldr	r2, [pc, #44]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005156:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800515a:	6013      	str	r3, [r2, #0]
 800515c:	e026      	b.n	80051ac <HAL_RCC_OscConfig+0x298>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005166:	d115      	bne.n	8005194 <HAL_RCC_OscConfig+0x280>
 8005168:	4b06      	ldr	r3, [pc, #24]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a05      	ldr	r2, [pc, #20]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 800516e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005172:	6013      	str	r3, [r2, #0]
 8005174:	4b03      	ldr	r3, [pc, #12]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a02      	ldr	r2, [pc, #8]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 800517a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	e014      	b.n	80051ac <HAL_RCC_OscConfig+0x298>
 8005182:	bf00      	nop
 8005184:	40021000 	.word	0x40021000
 8005188:	0800b194 	.word	0x0800b194
 800518c:	2000017c 	.word	0x2000017c
 8005190:	20000180 	.word	0x20000180
 8005194:	4ba0      	ldr	r3, [pc, #640]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a9f      	ldr	r2, [pc, #636]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800519a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800519e:	6013      	str	r3, [r2, #0]
 80051a0:	4b9d      	ldr	r3, [pc, #628]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a9c      	ldr	r2, [pc, #624]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80051a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d013      	beq.n	80051dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b4:	f7fd fa28 	bl	8002608 <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051bc:	f7fd fa24 	bl	8002608 <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b64      	cmp	r3, #100	@ 0x64
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e276      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051ce:	4b92      	ldr	r3, [pc, #584]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d0f0      	beq.n	80051bc <HAL_RCC_OscConfig+0x2a8>
 80051da:	e014      	b.n	8005206 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051dc:	f7fd fa14 	bl	8002608 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051e4:	f7fd fa10 	bl	8002608 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b64      	cmp	r3, #100	@ 0x64
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e262      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051f6:	4b88      	ldr	r3, [pc, #544]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x2d0>
 8005202:	e000      	b.n	8005206 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d060      	beq.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	2b04      	cmp	r3, #4
 8005216:	d005      	beq.n	8005224 <HAL_RCC_OscConfig+0x310>
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	2b0c      	cmp	r3, #12
 800521c:	d119      	bne.n	8005252 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2b02      	cmp	r3, #2
 8005222:	d116      	bne.n	8005252 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005224:	4b7c      	ldr	r3, [pc, #496]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800522c:	2b00      	cmp	r3, #0
 800522e:	d005      	beq.n	800523c <HAL_RCC_OscConfig+0x328>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e23f      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800523c:	4b76      	ldr	r3, [pc, #472]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	061b      	lsls	r3, r3, #24
 800524a:	4973      	ldr	r1, [pc, #460]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800524c:	4313      	orrs	r3, r2
 800524e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005250:	e040      	b.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d023      	beq.n	80052a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800525a:	4b6f      	ldr	r3, [pc, #444]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a6e      	ldr	r2, [pc, #440]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 8005260:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005266:	f7fd f9cf 	bl	8002608 <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800526c:	e008      	b.n	8005280 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800526e:	f7fd f9cb 	bl	8002608 <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	2b02      	cmp	r3, #2
 800527a:	d901      	bls.n	8005280 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e21d      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005280:	4b65      	ldr	r3, [pc, #404]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005288:	2b00      	cmp	r3, #0
 800528a:	d0f0      	beq.n	800526e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800528c:	4b62      	ldr	r3, [pc, #392]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	061b      	lsls	r3, r3, #24
 800529a:	495f      	ldr	r1, [pc, #380]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800529c:	4313      	orrs	r3, r2
 800529e:	604b      	str	r3, [r1, #4]
 80052a0:	e018      	b.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052a2:	4b5d      	ldr	r3, [pc, #372]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a5c      	ldr	r2, [pc, #368]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80052a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ae:	f7fd f9ab 	bl	8002608 <HAL_GetTick>
 80052b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052b4:	e008      	b.n	80052c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052b6:	f7fd f9a7 	bl	8002608 <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d901      	bls.n	80052c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e1f9      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052c8:	4b53      	ldr	r3, [pc, #332]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1f0      	bne.n	80052b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0308 	and.w	r3, r3, #8
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d03c      	beq.n	800535a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	695b      	ldr	r3, [r3, #20]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d01c      	beq.n	8005322 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052e8:	4b4b      	ldr	r3, [pc, #300]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80052ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052ee:	4a4a      	ldr	r2, [pc, #296]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80052f0:	f043 0301 	orr.w	r3, r3, #1
 80052f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f8:	f7fd f986 	bl	8002608 <HAL_GetTick>
 80052fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80052fe:	e008      	b.n	8005312 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005300:	f7fd f982 	bl	8002608 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b02      	cmp	r3, #2
 800530c:	d901      	bls.n	8005312 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e1d4      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005312:	4b41      	ldr	r3, [pc, #260]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 8005314:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0ef      	beq.n	8005300 <HAL_RCC_OscConfig+0x3ec>
 8005320:	e01b      	b.n	800535a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005322:	4b3d      	ldr	r3, [pc, #244]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 8005324:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005328:	4a3b      	ldr	r2, [pc, #236]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800532a:	f023 0301 	bic.w	r3, r3, #1
 800532e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005332:	f7fd f969 	bl	8002608 <HAL_GetTick>
 8005336:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005338:	e008      	b.n	800534c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800533a:	f7fd f965 	bl	8002608 <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	2b02      	cmp	r3, #2
 8005346:	d901      	bls.n	800534c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e1b7      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800534c:	4b32      	ldr	r3, [pc, #200]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800534e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005352:	f003 0302 	and.w	r3, r3, #2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1ef      	bne.n	800533a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0304 	and.w	r3, r3, #4
 8005362:	2b00      	cmp	r3, #0
 8005364:	f000 80a6 	beq.w	80054b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005368:	2300      	movs	r3, #0
 800536a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800536c:	4b2a      	ldr	r3, [pc, #168]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800536e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005370:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d10d      	bne.n	8005394 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005378:	4b27      	ldr	r3, [pc, #156]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800537a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800537c:	4a26      	ldr	r2, [pc, #152]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800537e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005382:	6593      	str	r3, [r2, #88]	@ 0x58
 8005384:	4b24      	ldr	r3, [pc, #144]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 8005386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800538c:	60bb      	str	r3, [r7, #8]
 800538e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005390:	2301      	movs	r3, #1
 8005392:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005394:	4b21      	ldr	r3, [pc, #132]	@ (800541c <HAL_RCC_OscConfig+0x508>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800539c:	2b00      	cmp	r3, #0
 800539e:	d118      	bne.n	80053d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053a0:	4b1e      	ldr	r3, [pc, #120]	@ (800541c <HAL_RCC_OscConfig+0x508>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a1d      	ldr	r2, [pc, #116]	@ (800541c <HAL_RCC_OscConfig+0x508>)
 80053a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053ac:	f7fd f92c 	bl	8002608 <HAL_GetTick>
 80053b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053b4:	f7fd f928 	bl	8002608 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e17a      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053c6:	4b15      	ldr	r3, [pc, #84]	@ (800541c <HAL_RCC_OscConfig+0x508>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0f0      	beq.n	80053b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d108      	bne.n	80053ec <HAL_RCC_OscConfig+0x4d8>
 80053da:	4b0f      	ldr	r3, [pc, #60]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80053dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053e0:	4a0d      	ldr	r2, [pc, #52]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80053e2:	f043 0301 	orr.w	r3, r3, #1
 80053e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80053ea:	e029      	b.n	8005440 <HAL_RCC_OscConfig+0x52c>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	2b05      	cmp	r3, #5
 80053f2:	d115      	bne.n	8005420 <HAL_RCC_OscConfig+0x50c>
 80053f4:	4b08      	ldr	r3, [pc, #32]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80053f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053fa:	4a07      	ldr	r2, [pc, #28]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 80053fc:	f043 0304 	orr.w	r3, r3, #4
 8005400:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005404:	4b04      	ldr	r3, [pc, #16]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 8005406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800540a:	4a03      	ldr	r2, [pc, #12]	@ (8005418 <HAL_RCC_OscConfig+0x504>)
 800540c:	f043 0301 	orr.w	r3, r3, #1
 8005410:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005414:	e014      	b.n	8005440 <HAL_RCC_OscConfig+0x52c>
 8005416:	bf00      	nop
 8005418:	40021000 	.word	0x40021000
 800541c:	40007000 	.word	0x40007000
 8005420:	4b9c      	ldr	r3, [pc, #624]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005426:	4a9b      	ldr	r2, [pc, #620]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005428:	f023 0301 	bic.w	r3, r3, #1
 800542c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005430:	4b98      	ldr	r3, [pc, #608]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005436:	4a97      	ldr	r2, [pc, #604]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005438:	f023 0304 	bic.w	r3, r3, #4
 800543c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d016      	beq.n	8005476 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005448:	f7fd f8de 	bl	8002608 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800544e:	e00a      	b.n	8005466 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005450:	f7fd f8da 	bl	8002608 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800545e:	4293      	cmp	r3, r2
 8005460:	d901      	bls.n	8005466 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e12a      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005466:	4b8b      	ldr	r3, [pc, #556]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b00      	cmp	r3, #0
 8005472:	d0ed      	beq.n	8005450 <HAL_RCC_OscConfig+0x53c>
 8005474:	e015      	b.n	80054a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005476:	f7fd f8c7 	bl	8002608 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800547c:	e00a      	b.n	8005494 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800547e:	f7fd f8c3 	bl	8002608 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	f241 3288 	movw	r2, #5000	@ 0x1388
 800548c:	4293      	cmp	r3, r2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e113      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005494:	4b7f      	ldr	r3, [pc, #508]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1ed      	bne.n	800547e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054a2:	7ffb      	ldrb	r3, [r7, #31]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d105      	bne.n	80054b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a8:	4b7a      	ldr	r3, [pc, #488]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 80054aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ac:	4a79      	ldr	r2, [pc, #484]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 80054ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054b2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f000 80fe 	beq.w	80056ba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	f040 80d0 	bne.w	8005668 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80054c8:	4b72      	ldr	r3, [pc, #456]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f003 0203 	and.w	r2, r3, #3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d8:	429a      	cmp	r2, r3
 80054da:	d130      	bne.n	800553e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e6:	3b01      	subs	r3, #1
 80054e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d127      	bne.n	800553e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d11f      	bne.n	800553e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005508:	2a07      	cmp	r2, #7
 800550a:	bf14      	ite	ne
 800550c:	2201      	movne	r2, #1
 800550e:	2200      	moveq	r2, #0
 8005510:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005512:	4293      	cmp	r3, r2
 8005514:	d113      	bne.n	800553e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005520:	085b      	lsrs	r3, r3, #1
 8005522:	3b01      	subs	r3, #1
 8005524:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005526:	429a      	cmp	r2, r3
 8005528:	d109      	bne.n	800553e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005534:	085b      	lsrs	r3, r3, #1
 8005536:	3b01      	subs	r3, #1
 8005538:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800553a:	429a      	cmp	r2, r3
 800553c:	d06e      	beq.n	800561c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	2b0c      	cmp	r3, #12
 8005542:	d069      	beq.n	8005618 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005544:	4b53      	ldr	r3, [pc, #332]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d105      	bne.n	800555c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005550:	4b50      	ldr	r3, [pc, #320]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d001      	beq.n	8005560 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e0ad      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005560:	4b4c      	ldr	r3, [pc, #304]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a4b      	ldr	r2, [pc, #300]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005566:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800556a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800556c:	f7fd f84c 	bl	8002608 <HAL_GetTick>
 8005570:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005572:	e008      	b.n	8005586 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005574:	f7fd f848 	bl	8002608 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b02      	cmp	r3, #2
 8005580:	d901      	bls.n	8005586 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e09a      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005586:	4b43      	ldr	r3, [pc, #268]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1f0      	bne.n	8005574 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005592:	4b40      	ldr	r3, [pc, #256]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005594:	68da      	ldr	r2, [r3, #12]
 8005596:	4b40      	ldr	r3, [pc, #256]	@ (8005698 <HAL_RCC_OscConfig+0x784>)
 8005598:	4013      	ands	r3, r2
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80055a2:	3a01      	subs	r2, #1
 80055a4:	0112      	lsls	r2, r2, #4
 80055a6:	4311      	orrs	r1, r2
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80055ac:	0212      	lsls	r2, r2, #8
 80055ae:	4311      	orrs	r1, r2
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055b4:	0852      	lsrs	r2, r2, #1
 80055b6:	3a01      	subs	r2, #1
 80055b8:	0552      	lsls	r2, r2, #21
 80055ba:	4311      	orrs	r1, r2
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80055c0:	0852      	lsrs	r2, r2, #1
 80055c2:	3a01      	subs	r2, #1
 80055c4:	0652      	lsls	r2, r2, #25
 80055c6:	4311      	orrs	r1, r2
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055cc:	0912      	lsrs	r2, r2, #4
 80055ce:	0452      	lsls	r2, r2, #17
 80055d0:	430a      	orrs	r2, r1
 80055d2:	4930      	ldr	r1, [pc, #192]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80055d8:	4b2e      	ldr	r3, [pc, #184]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a2d      	ldr	r2, [pc, #180]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 80055de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	4a2a      	ldr	r2, [pc, #168]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 80055ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80055f0:	f7fd f80a 	bl	8002608 <HAL_GetTick>
 80055f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055f6:	e008      	b.n	800560a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055f8:	f7fd f806 	bl	8002608 <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	2b02      	cmp	r3, #2
 8005604:	d901      	bls.n	800560a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e058      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800560a:	4b22      	ldr	r3, [pc, #136]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d0f0      	beq.n	80055f8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005616:	e050      	b.n	80056ba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e04f      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800561c:	4b1d      	ldr	r3, [pc, #116]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d148      	bne.n	80056ba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005628:	4b1a      	ldr	r3, [pc, #104]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a19      	ldr	r2, [pc, #100]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 800562e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005632:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005634:	4b17      	ldr	r3, [pc, #92]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	4a16      	ldr	r2, [pc, #88]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 800563a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800563e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005640:	f7fc ffe2 	bl	8002608 <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005646:	e008      	b.n	800565a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005648:	f7fc ffde 	bl	8002608 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	2b02      	cmp	r3, #2
 8005654:	d901      	bls.n	800565a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e030      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800565a:	4b0e      	ldr	r3, [pc, #56]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d0f0      	beq.n	8005648 <HAL_RCC_OscConfig+0x734>
 8005666:	e028      	b.n	80056ba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	2b0c      	cmp	r3, #12
 800566c:	d023      	beq.n	80056b6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800566e:	4b09      	ldr	r3, [pc, #36]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a08      	ldr	r2, [pc, #32]	@ (8005694 <HAL_RCC_OscConfig+0x780>)
 8005674:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005678:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800567a:	f7fc ffc5 	bl	8002608 <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005680:	e00c      	b.n	800569c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005682:	f7fc ffc1 	bl	8002608 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d905      	bls.n	800569c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e013      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
 8005694:	40021000 	.word	0x40021000
 8005698:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800569c:	4b09      	ldr	r3, [pc, #36]	@ (80056c4 <HAL_RCC_OscConfig+0x7b0>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1ec      	bne.n	8005682 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80056a8:	4b06      	ldr	r3, [pc, #24]	@ (80056c4 <HAL_RCC_OscConfig+0x7b0>)
 80056aa:	68da      	ldr	r2, [r3, #12]
 80056ac:	4905      	ldr	r1, [pc, #20]	@ (80056c4 <HAL_RCC_OscConfig+0x7b0>)
 80056ae:	4b06      	ldr	r3, [pc, #24]	@ (80056c8 <HAL_RCC_OscConfig+0x7b4>)
 80056b0:	4013      	ands	r3, r2
 80056b2:	60cb      	str	r3, [r1, #12]
 80056b4:	e001      	b.n	80056ba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e000      	b.n	80056bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3720      	adds	r7, #32
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	40021000 	.word	0x40021000
 80056c8:	feeefffc 	.word	0xfeeefffc

080056cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e0e7      	b.n	80058b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056e0:	4b75      	ldr	r3, [pc, #468]	@ (80058b8 <HAL_RCC_ClockConfig+0x1ec>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0307 	and.w	r3, r3, #7
 80056e8:	683a      	ldr	r2, [r7, #0]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d910      	bls.n	8005710 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ee:	4b72      	ldr	r3, [pc, #456]	@ (80058b8 <HAL_RCC_ClockConfig+0x1ec>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f023 0207 	bic.w	r2, r3, #7
 80056f6:	4970      	ldr	r1, [pc, #448]	@ (80058b8 <HAL_RCC_ClockConfig+0x1ec>)
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056fe:	4b6e      	ldr	r3, [pc, #440]	@ (80058b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0307 	and.w	r3, r3, #7
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	429a      	cmp	r2, r3
 800570a:	d001      	beq.n	8005710 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e0cf      	b.n	80058b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d010      	beq.n	800573e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689a      	ldr	r2, [r3, #8]
 8005720:	4b66      	ldr	r3, [pc, #408]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005728:	429a      	cmp	r2, r3
 800572a:	d908      	bls.n	800573e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800572c:	4b63      	ldr	r3, [pc, #396]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	4960      	ldr	r1, [pc, #384]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 800573a:	4313      	orrs	r3, r2
 800573c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0301 	and.w	r3, r3, #1
 8005746:	2b00      	cmp	r3, #0
 8005748:	d04c      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	2b03      	cmp	r3, #3
 8005750:	d107      	bne.n	8005762 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005752:	4b5a      	ldr	r3, [pc, #360]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d121      	bne.n	80057a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e0a6      	b.n	80058b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	2b02      	cmp	r3, #2
 8005768:	d107      	bne.n	800577a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800576a:	4b54      	ldr	r3, [pc, #336]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d115      	bne.n	80057a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e09a      	b.n	80058b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d107      	bne.n	8005792 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005782:	4b4e      	ldr	r3, [pc, #312]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d109      	bne.n	80057a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e08e      	b.n	80058b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005792:	4b4a      	ldr	r3, [pc, #296]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e086      	b.n	80058b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057a2:	4b46      	ldr	r3, [pc, #280]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f023 0203 	bic.w	r2, r3, #3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	4943      	ldr	r1, [pc, #268]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057b4:	f7fc ff28 	bl	8002608 <HAL_GetTick>
 80057b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ba:	e00a      	b.n	80057d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057bc:	f7fc ff24 	bl	8002608 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e06e      	b.n	80058b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057d2:	4b3a      	ldr	r3, [pc, #232]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 020c 	and.w	r2, r3, #12
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d1eb      	bne.n	80057bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0302 	and.w	r3, r3, #2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d010      	beq.n	8005812 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689a      	ldr	r2, [r3, #8]
 80057f4:	4b31      	ldr	r3, [pc, #196]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d208      	bcs.n	8005812 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005800:	4b2e      	ldr	r3, [pc, #184]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	492b      	ldr	r1, [pc, #172]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 800580e:	4313      	orrs	r3, r2
 8005810:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005812:	4b29      	ldr	r3, [pc, #164]	@ (80058b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0307 	and.w	r3, r3, #7
 800581a:	683a      	ldr	r2, [r7, #0]
 800581c:	429a      	cmp	r2, r3
 800581e:	d210      	bcs.n	8005842 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005820:	4b25      	ldr	r3, [pc, #148]	@ (80058b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f023 0207 	bic.w	r2, r3, #7
 8005828:	4923      	ldr	r1, [pc, #140]	@ (80058b8 <HAL_RCC_ClockConfig+0x1ec>)
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	4313      	orrs	r3, r2
 800582e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005830:	4b21      	ldr	r3, [pc, #132]	@ (80058b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0307 	and.w	r3, r3, #7
 8005838:	683a      	ldr	r2, [r7, #0]
 800583a:	429a      	cmp	r2, r3
 800583c:	d001      	beq.n	8005842 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e036      	b.n	80058b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 0304 	and.w	r3, r3, #4
 800584a:	2b00      	cmp	r3, #0
 800584c:	d008      	beq.n	8005860 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800584e:	4b1b      	ldr	r3, [pc, #108]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	4918      	ldr	r1, [pc, #96]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 800585c:	4313      	orrs	r3, r2
 800585e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0308 	and.w	r3, r3, #8
 8005868:	2b00      	cmp	r3, #0
 800586a:	d009      	beq.n	8005880 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800586c:	4b13      	ldr	r3, [pc, #76]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	00db      	lsls	r3, r3, #3
 800587a:	4910      	ldr	r1, [pc, #64]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 800587c:	4313      	orrs	r3, r2
 800587e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005880:	f000 f824 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 8005884:	4602      	mov	r2, r0
 8005886:	4b0d      	ldr	r3, [pc, #52]	@ (80058bc <HAL_RCC_ClockConfig+0x1f0>)
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	091b      	lsrs	r3, r3, #4
 800588c:	f003 030f 	and.w	r3, r3, #15
 8005890:	490b      	ldr	r1, [pc, #44]	@ (80058c0 <HAL_RCC_ClockConfig+0x1f4>)
 8005892:	5ccb      	ldrb	r3, [r1, r3]
 8005894:	f003 031f 	and.w	r3, r3, #31
 8005898:	fa22 f303 	lsr.w	r3, r2, r3
 800589c:	4a09      	ldr	r2, [pc, #36]	@ (80058c4 <HAL_RCC_ClockConfig+0x1f8>)
 800589e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80058a0:	4b09      	ldr	r3, [pc, #36]	@ (80058c8 <HAL_RCC_ClockConfig+0x1fc>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4618      	mov	r0, r3
 80058a6:	f7fc fe5f 	bl	8002568 <HAL_InitTick>
 80058aa:	4603      	mov	r3, r0
 80058ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80058ae:	7afb      	ldrb	r3, [r7, #11]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40022000 	.word	0x40022000
 80058bc:	40021000 	.word	0x40021000
 80058c0:	0800b194 	.word	0x0800b194
 80058c4:	2000017c 	.word	0x2000017c
 80058c8:	20000180 	.word	0x20000180

080058cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b089      	sub	sp, #36	@ 0x24
 80058d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61fb      	str	r3, [r7, #28]
 80058d6:	2300      	movs	r3, #0
 80058d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058da:	4b3e      	ldr	r3, [pc, #248]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f003 030c 	and.w	r3, r3, #12
 80058e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058e4:	4b3b      	ldr	r3, [pc, #236]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	f003 0303 	and.w	r3, r3, #3
 80058ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_RCC_GetSysClockFreq+0x34>
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	2b0c      	cmp	r3, #12
 80058f8:	d121      	bne.n	800593e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d11e      	bne.n	800593e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005900:	4b34      	ldr	r3, [pc, #208]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0308 	and.w	r3, r3, #8
 8005908:	2b00      	cmp	r3, #0
 800590a:	d107      	bne.n	800591c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800590c:	4b31      	ldr	r3, [pc, #196]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800590e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005912:	0a1b      	lsrs	r3, r3, #8
 8005914:	f003 030f 	and.w	r3, r3, #15
 8005918:	61fb      	str	r3, [r7, #28]
 800591a:	e005      	b.n	8005928 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800591c:	4b2d      	ldr	r3, [pc, #180]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	091b      	lsrs	r3, r3, #4
 8005922:	f003 030f 	and.w	r3, r3, #15
 8005926:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005928:	4a2b      	ldr	r2, [pc, #172]	@ (80059d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005930:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d10d      	bne.n	8005954 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800593c:	e00a      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	2b04      	cmp	r3, #4
 8005942:	d102      	bne.n	800594a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005944:	4b25      	ldr	r3, [pc, #148]	@ (80059dc <HAL_RCC_GetSysClockFreq+0x110>)
 8005946:	61bb      	str	r3, [r7, #24]
 8005948:	e004      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	2b08      	cmp	r3, #8
 800594e:	d101      	bne.n	8005954 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005950:	4b23      	ldr	r3, [pc, #140]	@ (80059e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005952:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	2b0c      	cmp	r3, #12
 8005958:	d134      	bne.n	80059c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800595a:	4b1e      	ldr	r3, [pc, #120]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	f003 0303 	and.w	r3, r3, #3
 8005962:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b02      	cmp	r3, #2
 8005968:	d003      	beq.n	8005972 <HAL_RCC_GetSysClockFreq+0xa6>
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b03      	cmp	r3, #3
 800596e:	d003      	beq.n	8005978 <HAL_RCC_GetSysClockFreq+0xac>
 8005970:	e005      	b.n	800597e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005972:	4b1a      	ldr	r3, [pc, #104]	@ (80059dc <HAL_RCC_GetSysClockFreq+0x110>)
 8005974:	617b      	str	r3, [r7, #20]
      break;
 8005976:	e005      	b.n	8005984 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005978:	4b19      	ldr	r3, [pc, #100]	@ (80059e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800597a:	617b      	str	r3, [r7, #20]
      break;
 800597c:	e002      	b.n	8005984 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	617b      	str	r3, [r7, #20]
      break;
 8005982:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005984:	4b13      	ldr	r3, [pc, #76]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	091b      	lsrs	r3, r3, #4
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	3301      	adds	r3, #1
 8005990:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005992:	4b10      	ldr	r3, [pc, #64]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	0a1b      	lsrs	r3, r3, #8
 8005998:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	fb03 f202 	mul.w	r2, r3, r2
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80059aa:	4b0a      	ldr	r3, [pc, #40]	@ (80059d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	0e5b      	lsrs	r3, r3, #25
 80059b0:	f003 0303 	and.w	r3, r3, #3
 80059b4:	3301      	adds	r3, #1
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	fbb2 f3f3 	udiv	r3, r2, r3
 80059c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80059c4:	69bb      	ldr	r3, [r7, #24]
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3724      	adds	r7, #36	@ 0x24
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	40021000 	.word	0x40021000
 80059d8:	0800b1a4 	.word	0x0800b1a4
 80059dc:	00f42400 	.word	0x00f42400
 80059e0:	007a1200 	.word	0x007a1200

080059e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80059ec:	2300      	movs	r3, #0
 80059ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80059f0:	4b2a      	ldr	r3, [pc, #168]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80059f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d003      	beq.n	8005a04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80059fc:	f7ff fa16 	bl	8004e2c <HAL_PWREx_GetVoltageRange>
 8005a00:	6178      	str	r0, [r7, #20]
 8005a02:	e014      	b.n	8005a2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a04:	4b25      	ldr	r3, [pc, #148]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a08:	4a24      	ldr	r2, [pc, #144]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a10:	4b22      	ldr	r3, [pc, #136]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a18:	60fb      	str	r3, [r7, #12]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005a1c:	f7ff fa06 	bl	8004e2c <HAL_PWREx_GetVoltageRange>
 8005a20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005a22:	4b1e      	ldr	r3, [pc, #120]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a26:	4a1d      	ldr	r2, [pc, #116]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a34:	d10b      	bne.n	8005a4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b80      	cmp	r3, #128	@ 0x80
 8005a3a:	d919      	bls.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005a40:	d902      	bls.n	8005a48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005a42:	2302      	movs	r3, #2
 8005a44:	613b      	str	r3, [r7, #16]
 8005a46:	e013      	b.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a48:	2301      	movs	r3, #1
 8005a4a:	613b      	str	r3, [r7, #16]
 8005a4c:	e010      	b.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2b80      	cmp	r3, #128	@ 0x80
 8005a52:	d902      	bls.n	8005a5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005a54:	2303      	movs	r3, #3
 8005a56:	613b      	str	r3, [r7, #16]
 8005a58:	e00a      	b.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2b80      	cmp	r3, #128	@ 0x80
 8005a5e:	d102      	bne.n	8005a66 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005a60:	2302      	movs	r3, #2
 8005a62:	613b      	str	r3, [r7, #16]
 8005a64:	e004      	b.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2b70      	cmp	r3, #112	@ 0x70
 8005a6a:	d101      	bne.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005a70:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f023 0207 	bic.w	r2, r3, #7
 8005a78:	4909      	ldr	r1, [pc, #36]	@ (8005aa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005a80:	4b07      	ldr	r3, [pc, #28]	@ (8005aa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d001      	beq.n	8005a92 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e000      	b.n	8005a94 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3718      	adds	r7, #24
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	40021000 	.word	0x40021000
 8005aa0:	40022000 	.word	0x40022000

08005aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005aac:	2300      	movs	r3, #0
 8005aae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d041      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ac4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005ac8:	d02a      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005aca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005ace:	d824      	bhi.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ad0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ad4:	d008      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005ad6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ada:	d81e      	bhi.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00a      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005ae0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ae4:	d010      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005ae6:	e018      	b.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005ae8:	4b86      	ldr	r3, [pc, #536]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	4a85      	ldr	r2, [pc, #532]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005af2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005af4:	e015      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	3304      	adds	r3, #4
 8005afa:	2100      	movs	r1, #0
 8005afc:	4618      	mov	r0, r3
 8005afe:	f000 facb 	bl	8006098 <RCCEx_PLLSAI1_Config>
 8005b02:	4603      	mov	r3, r0
 8005b04:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005b06:	e00c      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	3320      	adds	r3, #32
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f000 fbb6 	bl	8006280 <RCCEx_PLLSAI2_Config>
 8005b14:	4603      	mov	r3, r0
 8005b16:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005b18:	e003      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	74fb      	strb	r3, [r7, #19]
      break;
 8005b1e:	e000      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005b20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b22:	7cfb      	ldrb	r3, [r7, #19]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d10b      	bne.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b28:	4b76      	ldr	r3, [pc, #472]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b2e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b36:	4973      	ldr	r1, [pc, #460]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005b3e:	e001      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b40:	7cfb      	ldrb	r3, [r7, #19]
 8005b42:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d041      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b54:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005b58:	d02a      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005b5a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005b5e:	d824      	bhi.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005b60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b64:	d008      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005b66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b6a:	d81e      	bhi.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d00a      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005b70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b74:	d010      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005b76:	e018      	b.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005b78:	4b62      	ldr	r3, [pc, #392]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	4a61      	ldr	r2, [pc, #388]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b82:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b84:	e015      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	3304      	adds	r3, #4
 8005b8a:	2100      	movs	r1, #0
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f000 fa83 	bl	8006098 <RCCEx_PLLSAI1_Config>
 8005b92:	4603      	mov	r3, r0
 8005b94:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b96:	e00c      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	3320      	adds	r3, #32
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f000 fb6e 	bl	8006280 <RCCEx_PLLSAI2_Config>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005ba8:	e003      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	74fb      	strb	r3, [r7, #19]
      break;
 8005bae:	e000      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005bb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005bb2:	7cfb      	ldrb	r3, [r7, #19]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10b      	bne.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005bb8:	4b52      	ldr	r3, [pc, #328]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bbe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005bc6:	494f      	ldr	r1, [pc, #316]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005bce:	e001      	b.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bd0:	7cfb      	ldrb	r3, [r7, #19]
 8005bd2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 80a0 	beq.w	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005be2:	2300      	movs	r3, #0
 8005be4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005be6:	4b47      	ldr	r3, [pc, #284]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e000      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d00d      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bfc:	4b41      	ldr	r3, [pc, #260]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c00:	4a40      	ldr	r2, [pc, #256]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c06:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c08:	4b3e      	ldr	r3, [pc, #248]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c10:	60bb      	str	r3, [r7, #8]
 8005c12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c14:	2301      	movs	r3, #1
 8005c16:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c18:	4b3b      	ldr	r3, [pc, #236]	@ (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a3a      	ldr	r2, [pc, #232]	@ (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c22:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c24:	f7fc fcf0 	bl	8002608 <HAL_GetTick>
 8005c28:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005c2a:	e009      	b.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c2c:	f7fc fcec 	bl	8002608 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d902      	bls.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	74fb      	strb	r3, [r7, #19]
        break;
 8005c3e:	e005      	b.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005c40:	4b31      	ldr	r3, [pc, #196]	@ (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0ef      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005c4c:	7cfb      	ldrb	r3, [r7, #19]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d15c      	bne.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c52:	4b2c      	ldr	r3, [pc, #176]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c5c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d01f      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d019      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c70:	4b24      	ldr	r3, [pc, #144]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c7a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c7c:	4b21      	ldr	r3, [pc, #132]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c82:	4a20      	ldr	r2, [pc, #128]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c92:	4a1c      	ldr	r2, [pc, #112]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005c9c:	4a19      	ldr	r2, [pc, #100]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d016      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cae:	f7fc fcab 	bl	8002608 <HAL_GetTick>
 8005cb2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cb4:	e00b      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cb6:	f7fc fca7 	bl	8002608 <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d902      	bls.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	74fb      	strb	r3, [r7, #19]
            break;
 8005ccc:	e006      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cce:	4b0d      	ldr	r3, [pc, #52]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d0ec      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005cdc:	7cfb      	ldrb	r3, [r7, #19]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10c      	bne.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ce2:	4b08      	ldr	r3, [pc, #32]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ce8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cf2:	4904      	ldr	r1, [pc, #16]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005cfa:	e009      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005cfc:	7cfb      	ldrb	r3, [r7, #19]
 8005cfe:	74bb      	strb	r3, [r7, #18]
 8005d00:	e006      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005d02:	bf00      	nop
 8005d04:	40021000 	.word	0x40021000
 8005d08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d0c:	7cfb      	ldrb	r3, [r7, #19]
 8005d0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d10:	7c7b      	ldrb	r3, [r7, #17]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d105      	bne.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d16:	4b9e      	ldr	r3, [pc, #632]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d1a:	4a9d      	ldr	r2, [pc, #628]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00a      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d2e:	4b98      	ldr	r3, [pc, #608]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d34:	f023 0203 	bic.w	r2, r3, #3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d3c:	4994      	ldr	r1, [pc, #592]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0302 	and.w	r3, r3, #2
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00a      	beq.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d50:	4b8f      	ldr	r3, [pc, #572]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d56:	f023 020c 	bic.w	r2, r3, #12
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d5e:	498c      	ldr	r1, [pc, #560]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d60:	4313      	orrs	r3, r2
 8005d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0304 	and.w	r3, r3, #4
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00a      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d72:	4b87      	ldr	r3, [pc, #540]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d78:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d80:	4983      	ldr	r1, [pc, #524]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0308 	and.w	r3, r3, #8
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d00a      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005d94:	4b7e      	ldr	r3, [pc, #504]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005da2:	497b      	ldr	r1, [pc, #492]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005da4:	4313      	orrs	r3, r2
 8005da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0310 	and.w	r3, r3, #16
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00a      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005db6:	4b76      	ldr	r3, [pc, #472]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dc4:	4972      	ldr	r1, [pc, #456]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0320 	and.w	r3, r3, #32
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d00a      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005dd8:	4b6d      	ldr	r3, [pc, #436]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dde:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005de6:	496a      	ldr	r1, [pc, #424]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00a      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dfa:	4b65      	ldr	r3, [pc, #404]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e08:	4961      	ldr	r1, [pc, #388]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00a      	beq.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005e1c:	4b5c      	ldr	r3, [pc, #368]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e2a:	4959      	ldr	r1, [pc, #356]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00a      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e3e:	4b54      	ldr	r3, [pc, #336]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e44:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e4c:	4950      	ldr	r1, [pc, #320]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00a      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e60:	4b4b      	ldr	r3, [pc, #300]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e66:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e6e:	4948      	ldr	r1, [pc, #288]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00a      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e82:	4b43      	ldr	r3, [pc, #268]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e88:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e90:	493f      	ldr	r1, [pc, #252]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d028      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ea4:	4b3a      	ldr	r3, [pc, #232]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eaa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eb2:	4937      	ldr	r1, [pc, #220]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ebe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ec2:	d106      	bne.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ec4:	4b32      	ldr	r3, [pc, #200]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	4a31      	ldr	r2, [pc, #196]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ece:	60d3      	str	r3, [r2, #12]
 8005ed0:	e011      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ed6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005eda:	d10c      	bne.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	3304      	adds	r3, #4
 8005ee0:	2101      	movs	r1, #1
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 f8d8 	bl	8006098 <RCCEx_PLLSAI1_Config>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005eec:	7cfb      	ldrb	r3, [r7, #19]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d001      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005ef2:	7cfb      	ldrb	r3, [r7, #19]
 8005ef4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d028      	beq.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005f02:	4b23      	ldr	r3, [pc, #140]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f08:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f10:	491f      	ldr	r1, [pc, #124]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f12:	4313      	orrs	r3, r2
 8005f14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f20:	d106      	bne.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f22:	4b1b      	ldr	r3, [pc, #108]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	4a1a      	ldr	r2, [pc, #104]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f2c:	60d3      	str	r3, [r2, #12]
 8005f2e:	e011      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005f38:	d10c      	bne.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	3304      	adds	r3, #4
 8005f3e:	2101      	movs	r1, #1
 8005f40:	4618      	mov	r0, r3
 8005f42:	f000 f8a9 	bl	8006098 <RCCEx_PLLSAI1_Config>
 8005f46:	4603      	mov	r3, r0
 8005f48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f4a:	7cfb      	ldrb	r3, [r7, #19]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d001      	beq.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005f50:	7cfb      	ldrb	r3, [r7, #19]
 8005f52:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d02b      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f60:	4b0b      	ldr	r3, [pc, #44]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f6e:	4908      	ldr	r1, [pc, #32]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f70:	4313      	orrs	r3, r2
 8005f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f7e:	d109      	bne.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f80:	4b03      	ldr	r3, [pc, #12]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	4a02      	ldr	r2, [pc, #8]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f8a:	60d3      	str	r3, [r2, #12]
 8005f8c:	e014      	b.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005f8e:	bf00      	nop
 8005f90:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f98:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005f9c:	d10c      	bne.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	3304      	adds	r3, #4
 8005fa2:	2101      	movs	r1, #1
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f000 f877 	bl	8006098 <RCCEx_PLLSAI1_Config>
 8005faa:	4603      	mov	r3, r0
 8005fac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005fae:	7cfb      	ldrb	r3, [r7, #19]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d001      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005fb4:	7cfb      	ldrb	r3, [r7, #19]
 8005fb6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d02f      	beq.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8006074 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005fd2:	4928      	ldr	r1, [pc, #160]	@ (8006074 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005fde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fe2:	d10d      	bne.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	2102      	movs	r1, #2
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 f854 	bl	8006098 <RCCEx_PLLSAI1_Config>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ff4:	7cfb      	ldrb	r3, [r7, #19]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d014      	beq.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005ffa:	7cfb      	ldrb	r3, [r7, #19]
 8005ffc:	74bb      	strb	r3, [r7, #18]
 8005ffe:	e011      	b.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006004:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006008:	d10c      	bne.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	3320      	adds	r3, #32
 800600e:	2102      	movs	r1, #2
 8006010:	4618      	mov	r0, r3
 8006012:	f000 f935 	bl	8006280 <RCCEx_PLLSAI2_Config>
 8006016:	4603      	mov	r3, r0
 8006018:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800601a:	7cfb      	ldrb	r3, [r7, #19]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d001      	beq.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006020:	7cfb      	ldrb	r3, [r7, #19]
 8006022:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00a      	beq.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006030:	4b10      	ldr	r3, [pc, #64]	@ (8006074 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006036:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800603e:	490d      	ldr	r1, [pc, #52]	@ (8006074 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006040:	4313      	orrs	r3, r2
 8006042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00b      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006052:	4b08      	ldr	r3, [pc, #32]	@ (8006074 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006058:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006062:	4904      	ldr	r1, [pc, #16]	@ (8006074 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006064:	4313      	orrs	r3, r2
 8006066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800606a:	7cbb      	ldrb	r3, [r7, #18]
}
 800606c:	4618      	mov	r0, r3
 800606e:	3718      	adds	r7, #24
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}
 8006074:	40021000 	.word	0x40021000

08006078 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006078:	b480      	push	{r7}
 800607a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800607c:	4b05      	ldr	r3, [pc, #20]	@ (8006094 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a04      	ldr	r2, [pc, #16]	@ (8006094 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006082:	f043 0304 	orr.w	r3, r3, #4
 8006086:	6013      	str	r3, [r2, #0]
}
 8006088:	bf00      	nop
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	40021000 	.word	0x40021000

08006098 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80060a2:	2300      	movs	r3, #0
 80060a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80060a6:	4b75      	ldr	r3, [pc, #468]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f003 0303 	and.w	r3, r3, #3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d018      	beq.n	80060e4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80060b2:	4b72      	ldr	r3, [pc, #456]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	f003 0203 	and.w	r2, r3, #3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d10d      	bne.n	80060de <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
       ||
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d009      	beq.n	80060de <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80060ca:	4b6c      	ldr	r3, [pc, #432]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	091b      	lsrs	r3, r3, #4
 80060d0:	f003 0307 	and.w	r3, r3, #7
 80060d4:	1c5a      	adds	r2, r3, #1
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	685b      	ldr	r3, [r3, #4]
       ||
 80060da:	429a      	cmp	r2, r3
 80060dc:	d047      	beq.n	800616e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	73fb      	strb	r3, [r7, #15]
 80060e2:	e044      	b.n	800616e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2b03      	cmp	r3, #3
 80060ea:	d018      	beq.n	800611e <RCCEx_PLLSAI1_Config+0x86>
 80060ec:	2b03      	cmp	r3, #3
 80060ee:	d825      	bhi.n	800613c <RCCEx_PLLSAI1_Config+0xa4>
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d002      	beq.n	80060fa <RCCEx_PLLSAI1_Config+0x62>
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d009      	beq.n	800610c <RCCEx_PLLSAI1_Config+0x74>
 80060f8:	e020      	b.n	800613c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060fa:	4b60      	ldr	r3, [pc, #384]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0302 	and.w	r3, r3, #2
 8006102:	2b00      	cmp	r3, #0
 8006104:	d11d      	bne.n	8006142 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800610a:	e01a      	b.n	8006142 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800610c:	4b5b      	ldr	r3, [pc, #364]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006114:	2b00      	cmp	r3, #0
 8006116:	d116      	bne.n	8006146 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800611c:	e013      	b.n	8006146 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800611e:	4b57      	ldr	r3, [pc, #348]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10f      	bne.n	800614a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800612a:	4b54      	ldr	r3, [pc, #336]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d109      	bne.n	800614a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800613a:	e006      	b.n	800614a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	73fb      	strb	r3, [r7, #15]
      break;
 8006140:	e004      	b.n	800614c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006142:	bf00      	nop
 8006144:	e002      	b.n	800614c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006146:	bf00      	nop
 8006148:	e000      	b.n	800614c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800614a:	bf00      	nop
    }

    if(status == HAL_OK)
 800614c:	7bfb      	ldrb	r3, [r7, #15]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d10d      	bne.n	800616e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006152:	4b4a      	ldr	r3, [pc, #296]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6819      	ldr	r1, [r3, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	3b01      	subs	r3, #1
 8006164:	011b      	lsls	r3, r3, #4
 8006166:	430b      	orrs	r3, r1
 8006168:	4944      	ldr	r1, [pc, #272]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 800616a:	4313      	orrs	r3, r2
 800616c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800616e:	7bfb      	ldrb	r3, [r7, #15]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d17d      	bne.n	8006270 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006174:	4b41      	ldr	r3, [pc, #260]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a40      	ldr	r2, [pc, #256]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 800617a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800617e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006180:	f7fc fa42 	bl	8002608 <HAL_GetTick>
 8006184:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006186:	e009      	b.n	800619c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006188:	f7fc fa3e 	bl	8002608 <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	2b02      	cmp	r3, #2
 8006194:	d902      	bls.n	800619c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	73fb      	strb	r3, [r7, #15]
        break;
 800619a:	e005      	b.n	80061a8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800619c:	4b37      	ldr	r3, [pc, #220]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1ef      	bne.n	8006188 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80061a8:	7bfb      	ldrb	r3, [r7, #15]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d160      	bne.n	8006270 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d111      	bne.n	80061d8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80061b4:	4b31      	ldr	r3, [pc, #196]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80061bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6892      	ldr	r2, [r2, #8]
 80061c4:	0211      	lsls	r1, r2, #8
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	68d2      	ldr	r2, [r2, #12]
 80061ca:	0912      	lsrs	r2, r2, #4
 80061cc:	0452      	lsls	r2, r2, #17
 80061ce:	430a      	orrs	r2, r1
 80061d0:	492a      	ldr	r1, [pc, #168]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 80061d2:	4313      	orrs	r3, r2
 80061d4:	610b      	str	r3, [r1, #16]
 80061d6:	e027      	b.n	8006228 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d112      	bne.n	8006204 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80061de:	4b27      	ldr	r3, [pc, #156]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80061e6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	6892      	ldr	r2, [r2, #8]
 80061ee:	0211      	lsls	r1, r2, #8
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	6912      	ldr	r2, [r2, #16]
 80061f4:	0852      	lsrs	r2, r2, #1
 80061f6:	3a01      	subs	r2, #1
 80061f8:	0552      	lsls	r2, r2, #21
 80061fa:	430a      	orrs	r2, r1
 80061fc:	491f      	ldr	r1, [pc, #124]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	610b      	str	r3, [r1, #16]
 8006202:	e011      	b.n	8006228 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006204:	4b1d      	ldr	r3, [pc, #116]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800620c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	6892      	ldr	r2, [r2, #8]
 8006214:	0211      	lsls	r1, r2, #8
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	6952      	ldr	r2, [r2, #20]
 800621a:	0852      	lsrs	r2, r2, #1
 800621c:	3a01      	subs	r2, #1
 800621e:	0652      	lsls	r2, r2, #25
 8006220:	430a      	orrs	r2, r1
 8006222:	4916      	ldr	r1, [pc, #88]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006224:	4313      	orrs	r3, r2
 8006226:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006228:	4b14      	ldr	r3, [pc, #80]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a13      	ldr	r2, [pc, #76]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 800622e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006232:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006234:	f7fc f9e8 	bl	8002608 <HAL_GetTick>
 8006238:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800623a:	e009      	b.n	8006250 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800623c:	f7fc f9e4 	bl	8002608 <HAL_GetTick>
 8006240:	4602      	mov	r2, r0
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	2b02      	cmp	r3, #2
 8006248:	d902      	bls.n	8006250 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	73fb      	strb	r3, [r7, #15]
          break;
 800624e:	e005      	b.n	800625c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006250:	4b0a      	ldr	r3, [pc, #40]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0ef      	beq.n	800623c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d106      	bne.n	8006270 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006262:	4b06      	ldr	r3, [pc, #24]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006264:	691a      	ldr	r2, [r3, #16]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	699b      	ldr	r3, [r3, #24]
 800626a:	4904      	ldr	r1, [pc, #16]	@ (800627c <RCCEx_PLLSAI1_Config+0x1e4>)
 800626c:	4313      	orrs	r3, r2
 800626e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006270:	7bfb      	ldrb	r3, [r7, #15]
}
 8006272:	4618      	mov	r0, r3
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	40021000 	.word	0x40021000

08006280 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800628a:	2300      	movs	r3, #0
 800628c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800628e:	4b6a      	ldr	r3, [pc, #424]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	f003 0303 	and.w	r3, r3, #3
 8006296:	2b00      	cmp	r3, #0
 8006298:	d018      	beq.n	80062cc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800629a:	4b67      	ldr	r3, [pc, #412]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	f003 0203 	and.w	r2, r3, #3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d10d      	bne.n	80062c6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
       ||
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d009      	beq.n	80062c6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80062b2:	4b61      	ldr	r3, [pc, #388]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	091b      	lsrs	r3, r3, #4
 80062b8:	f003 0307 	and.w	r3, r3, #7
 80062bc:	1c5a      	adds	r2, r3, #1
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	685b      	ldr	r3, [r3, #4]
       ||
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d047      	beq.n	8006356 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	73fb      	strb	r3, [r7, #15]
 80062ca:	e044      	b.n	8006356 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2b03      	cmp	r3, #3
 80062d2:	d018      	beq.n	8006306 <RCCEx_PLLSAI2_Config+0x86>
 80062d4:	2b03      	cmp	r3, #3
 80062d6:	d825      	bhi.n	8006324 <RCCEx_PLLSAI2_Config+0xa4>
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d002      	beq.n	80062e2 <RCCEx_PLLSAI2_Config+0x62>
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d009      	beq.n	80062f4 <RCCEx_PLLSAI2_Config+0x74>
 80062e0:	e020      	b.n	8006324 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80062e2:	4b55      	ldr	r3, [pc, #340]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d11d      	bne.n	800632a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062f2:	e01a      	b.n	800632a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80062f4:	4b50      	ldr	r3, [pc, #320]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d116      	bne.n	800632e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006304:	e013      	b.n	800632e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006306:	4b4c      	ldr	r3, [pc, #304]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10f      	bne.n	8006332 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006312:	4b49      	ldr	r3, [pc, #292]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d109      	bne.n	8006332 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006322:	e006      	b.n	8006332 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	73fb      	strb	r3, [r7, #15]
      break;
 8006328:	e004      	b.n	8006334 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800632a:	bf00      	nop
 800632c:	e002      	b.n	8006334 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800632e:	bf00      	nop
 8006330:	e000      	b.n	8006334 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006332:	bf00      	nop
    }

    if(status == HAL_OK)
 8006334:	7bfb      	ldrb	r3, [r7, #15]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10d      	bne.n	8006356 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800633a:	4b3f      	ldr	r3, [pc, #252]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6819      	ldr	r1, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	3b01      	subs	r3, #1
 800634c:	011b      	lsls	r3, r3, #4
 800634e:	430b      	orrs	r3, r1
 8006350:	4939      	ldr	r1, [pc, #228]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006352:	4313      	orrs	r3, r2
 8006354:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006356:	7bfb      	ldrb	r3, [r7, #15]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d167      	bne.n	800642c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800635c:	4b36      	ldr	r3, [pc, #216]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a35      	ldr	r2, [pc, #212]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006362:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006366:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006368:	f7fc f94e 	bl	8002608 <HAL_GetTick>
 800636c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800636e:	e009      	b.n	8006384 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006370:	f7fc f94a 	bl	8002608 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b02      	cmp	r3, #2
 800637c:	d902      	bls.n	8006384 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	73fb      	strb	r3, [r7, #15]
        break;
 8006382:	e005      	b.n	8006390 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006384:	4b2c      	ldr	r3, [pc, #176]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1ef      	bne.n	8006370 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006390:	7bfb      	ldrb	r3, [r7, #15]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d14a      	bne.n	800642c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d111      	bne.n	80063c0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800639c:	4b26      	ldr	r3, [pc, #152]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80063a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	6892      	ldr	r2, [r2, #8]
 80063ac:	0211      	lsls	r1, r2, #8
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	68d2      	ldr	r2, [r2, #12]
 80063b2:	0912      	lsrs	r2, r2, #4
 80063b4:	0452      	lsls	r2, r2, #17
 80063b6:	430a      	orrs	r2, r1
 80063b8:	491f      	ldr	r1, [pc, #124]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	614b      	str	r3, [r1, #20]
 80063be:	e011      	b.n	80063e4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80063c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80063c8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6892      	ldr	r2, [r2, #8]
 80063d0:	0211      	lsls	r1, r2, #8
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6912      	ldr	r2, [r2, #16]
 80063d6:	0852      	lsrs	r2, r2, #1
 80063d8:	3a01      	subs	r2, #1
 80063da:	0652      	lsls	r2, r2, #25
 80063dc:	430a      	orrs	r2, r1
 80063de:	4916      	ldr	r1, [pc, #88]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063e0:	4313      	orrs	r3, r2
 80063e2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80063e4:	4b14      	ldr	r3, [pc, #80]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a13      	ldr	r2, [pc, #76]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063f0:	f7fc f90a 	bl	8002608 <HAL_GetTick>
 80063f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80063f6:	e009      	b.n	800640c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80063f8:	f7fc f906 	bl	8002608 <HAL_GetTick>
 80063fc:	4602      	mov	r2, r0
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	2b02      	cmp	r3, #2
 8006404:	d902      	bls.n	800640c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	73fb      	strb	r3, [r7, #15]
          break;
 800640a:	e005      	b.n	8006418 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800640c:	4b0a      	ldr	r3, [pc, #40]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d0ef      	beq.n	80063f8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006418:	7bfb      	ldrb	r3, [r7, #15]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d106      	bne.n	800642c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800641e:	4b06      	ldr	r3, [pc, #24]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006420:	695a      	ldr	r2, [r3, #20]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	4904      	ldr	r1, [pc, #16]	@ (8006438 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006428:	4313      	orrs	r3, r2
 800642a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800642c:	7bfb      	ldrb	r3, [r7, #15]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	40021000 	.word	0x40021000

0800643c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800643c:	b084      	sub	sp, #16
 800643e:	b580      	push	{r7, lr}
 8006440:	b084      	sub	sp, #16
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
 8006446:	f107 001c 	add.w	r0, r7, #28
 800644a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f9bd 	bl	80067da <USB_CoreReset>
 8006460:	4603      	mov	r3, r0
 8006462:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8006464:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006468:	2b00      	cmp	r3, #0
 800646a:	d106      	bne.n	800647a <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006470:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	639a      	str	r2, [r3, #56]	@ 0x38
 8006478:	e005      	b.n	8006486 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800647e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8006486:	7bfb      	ldrb	r3, [r7, #15]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006492:	b004      	add	sp, #16
 8006494:	4770      	bx	lr

08006496 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006496:	b480      	push	{r7}
 8006498:	b083      	sub	sp, #12
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f043 0201 	orr.w	r2, r3, #1
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064aa:	2300      	movs	r3, #0
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	370c      	adds	r7, #12
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr

080064b8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f023 0201 	bic.w	r2, r3, #1
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr

080064da <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b084      	sub	sp, #16
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
 80064e2:	460b      	mov	r3, r1
 80064e4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80064e6:	2300      	movs	r3, #0
 80064e8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80064f6:	78fb      	ldrb	r3, [r7, #3]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d115      	bne.n	8006528 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006508:	200a      	movs	r0, #10
 800650a:	f7fc f889 	bl	8002620 <HAL_Delay>
      ms += 10U;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	330a      	adds	r3, #10
 8006512:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 f952 	bl	80067be <USB_GetMode>
 800651a:	4603      	mov	r3, r0
 800651c:	2b01      	cmp	r3, #1
 800651e:	d01e      	beq.n	800655e <USB_SetCurrentMode+0x84>
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2bc7      	cmp	r3, #199	@ 0xc7
 8006524:	d9f0      	bls.n	8006508 <USB_SetCurrentMode+0x2e>
 8006526:	e01a      	b.n	800655e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006528:	78fb      	ldrb	r3, [r7, #3]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d115      	bne.n	800655a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800653a:	200a      	movs	r0, #10
 800653c:	f7fc f870 	bl	8002620 <HAL_Delay>
      ms += 10U;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	330a      	adds	r3, #10
 8006544:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f939 	bl	80067be <USB_GetMode>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d005      	beq.n	800655e <USB_SetCurrentMode+0x84>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2bc7      	cmp	r3, #199	@ 0xc7
 8006556:	d9f0      	bls.n	800653a <USB_SetCurrentMode+0x60>
 8006558:	e001      	b.n	800655e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e005      	b.n	800656a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2bc8      	cmp	r3, #200	@ 0xc8
 8006562:	d101      	bne.n	8006568 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e000      	b.n	800656a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006572:	b480      	push	{r7}
 8006574:	b085      	sub	sp, #20
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	3301      	adds	r3, #1
 8006584:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800658c:	d901      	bls.n	8006592 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e01b      	b.n	80065ca <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	2b00      	cmp	r3, #0
 8006598:	daf2      	bge.n	8006580 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800659a:	2300      	movs	r3, #0
 800659c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	019b      	lsls	r3, r3, #6
 80065a2:	f043 0220 	orr.w	r2, r3, #32
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	3301      	adds	r3, #1
 80065ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065b6:	d901      	bls.n	80065bc <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80065b8:	2303      	movs	r3, #3
 80065ba:	e006      	b.n	80065ca <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	691b      	ldr	r3, [r3, #16]
 80065c0:	f003 0320 	and.w	r3, r3, #32
 80065c4:	2b20      	cmp	r3, #32
 80065c6:	d0f0      	beq.n	80065aa <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b085      	sub	sp, #20
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	3301      	adds	r3, #1
 80065e6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065ee:	d901      	bls.n	80065f4 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80065f0:	2303      	movs	r3, #3
 80065f2:	e018      	b.n	8006626 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	daf2      	bge.n	80065e2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80065fc:	2300      	movs	r3, #0
 80065fe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2210      	movs	r2, #16
 8006604:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	3301      	adds	r3, #1
 800660a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006612:	d901      	bls.n	8006618 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e006      	b.n	8006626 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	f003 0310 	and.w	r3, r3, #16
 8006620:	2b10      	cmp	r3, #16
 8006622:	d0f0      	beq.n	8006606 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3714      	adds	r7, #20
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8006632:	b480      	push	{r7}
 8006634:	b089      	sub	sp, #36	@ 0x24
 8006636:	af00      	add	r7, sp, #0
 8006638:	60f8      	str	r0, [r7, #12]
 800663a:	60b9      	str	r1, [r7, #8]
 800663c:	4611      	mov	r1, r2
 800663e:	461a      	mov	r2, r3
 8006640:	460b      	mov	r3, r1
 8006642:	71fb      	strb	r3, [r7, #7]
 8006644:	4613      	mov	r3, r2
 8006646:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8006650:	88bb      	ldrh	r3, [r7, #4]
 8006652:	3303      	adds	r3, #3
 8006654:	089b      	lsrs	r3, r3, #2
 8006656:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8006658:	2300      	movs	r3, #0
 800665a:	61bb      	str	r3, [r7, #24]
 800665c:	e018      	b.n	8006690 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800665e:	79fb      	ldrb	r3, [r7, #7]
 8006660:	031a      	lsls	r2, r3, #12
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	4413      	add	r3, r2
 8006666:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800666a:	461a      	mov	r2, r3
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6013      	str	r3, [r2, #0]
    pSrc++;
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	3301      	adds	r3, #1
 8006676:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	3301      	adds	r3, #1
 800667c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	3301      	adds	r3, #1
 8006682:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	3301      	adds	r3, #1
 8006688:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	3301      	adds	r3, #1
 800668e:	61bb      	str	r3, [r7, #24]
 8006690:	69ba      	ldr	r2, [r7, #24]
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	429a      	cmp	r2, r3
 8006696:	d3e2      	bcc.n	800665e <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8006698:	2300      	movs	r3, #0
}
 800669a:	4618      	mov	r0, r3
 800669c:	3724      	adds	r7, #36	@ 0x24
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr

080066a6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80066a6:	b480      	push	{r7}
 80066a8:	b08b      	sub	sp, #44	@ 0x2c
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	60f8      	str	r0, [r7, #12]
 80066ae:	60b9      	str	r1, [r7, #8]
 80066b0:	4613      	mov	r3, r2
 80066b2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80066bc:	88fb      	ldrh	r3, [r7, #6]
 80066be:	089b      	lsrs	r3, r3, #2
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80066c4:	88fb      	ldrh	r3, [r7, #6]
 80066c6:	f003 0303 	and.w	r3, r3, #3
 80066ca:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80066cc:	2300      	movs	r3, #0
 80066ce:	623b      	str	r3, [r7, #32]
 80066d0:	e014      	b.n	80066fc <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80066d2:	69bb      	ldr	r3, [r7, #24]
 80066d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066dc:	601a      	str	r2, [r3, #0]
    pDest++;
 80066de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e0:	3301      	adds	r3, #1
 80066e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e6:	3301      	adds	r3, #1
 80066e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ec:	3301      	adds	r3, #1
 80066ee:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f2:	3301      	adds	r3, #1
 80066f4:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80066f6:	6a3b      	ldr	r3, [r7, #32]
 80066f8:	3301      	adds	r3, #1
 80066fa:	623b      	str	r3, [r7, #32]
 80066fc:	6a3a      	ldr	r2, [r7, #32]
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	429a      	cmp	r2, r3
 8006702:	d3e6      	bcc.n	80066d2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006704:	8bfb      	ldrh	r3, [r7, #30]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d01e      	beq.n	8006748 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800670a:	2300      	movs	r3, #0
 800670c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006714:	461a      	mov	r2, r3
 8006716:	f107 0310 	add.w	r3, r7, #16
 800671a:	6812      	ldr	r2, [r2, #0]
 800671c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	6a3b      	ldr	r3, [r7, #32]
 8006722:	b2db      	uxtb	r3, r3
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	fa22 f303 	lsr.w	r3, r2, r3
 800672a:	b2da      	uxtb	r2, r3
 800672c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672e:	701a      	strb	r2, [r3, #0]
      i++;
 8006730:	6a3b      	ldr	r3, [r7, #32]
 8006732:	3301      	adds	r3, #1
 8006734:	623b      	str	r3, [r7, #32]
      pDest++;
 8006736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006738:	3301      	adds	r3, #1
 800673a:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800673c:	8bfb      	ldrh	r3, [r7, #30]
 800673e:	3b01      	subs	r3, #1
 8006740:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006742:	8bfb      	ldrh	r3, [r7, #30]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1ea      	bne.n	800671e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800674a:	4618      	mov	r0, r3
 800674c:	372c      	adds	r7, #44	@ 0x2c
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006756:	b480      	push	{r7}
 8006758:	b085      	sub	sp, #20
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	699b      	ldr	r3, [r3, #24]
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	4013      	ands	r3, r2
 800676c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800676e:	68fb      	ldr	r3, [r7, #12]
}
 8006770:	4618      	mov	r0, r3
 8006772:	3714      	adds	r7, #20
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800677c:	b480      	push	{r7}
 800677e:	b085      	sub	sp, #20
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	460b      	mov	r3, r1
 8006786:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800678c:	78fb      	ldrb	r3, [r7, #3]
 800678e:	015a      	lsls	r2, r3, #5
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	4413      	add	r3, r2
 8006794:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800679c:	78fb      	ldrb	r3, [r7, #3]
 800679e:	015a      	lsls	r2, r3, #5
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	4413      	add	r3, r2
 80067a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	68ba      	ldr	r2, [r7, #8]
 80067ac:	4013      	ands	r3, r2
 80067ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80067b0:	68bb      	ldr	r3, [r7, #8]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3714      	adds	r7, #20
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr

080067be <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80067be:	b480      	push	{r7}
 80067c0:	b083      	sub	sp, #12
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	695b      	ldr	r3, [r3, #20]
 80067ca:	f003 0301 	and.w	r3, r3, #1
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	370c      	adds	r7, #12
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr

080067da <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80067da:	b480      	push	{r7}
 80067dc:	b085      	sub	sp, #20
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80067e2:	2300      	movs	r3, #0
 80067e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	3301      	adds	r3, #1
 80067ea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80067f2:	d901      	bls.n	80067f8 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e022      	b.n	800683e <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	daf2      	bge.n	80067e6 <USB_CoreReset+0xc>

  count = 10U;
 8006800:	230a      	movs	r3, #10
 8006802:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006804:	e002      	b.n	800680c <USB_CoreReset+0x32>
  {
    count--;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	3b01      	subs	r3, #1
 800680a:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d1f9      	bne.n	8006806 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	f043 0201 	orr.w	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	3301      	adds	r3, #1
 8006822:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800682a:	d901      	bls.n	8006830 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e006      	b.n	800683e <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	f003 0301 	and.w	r3, r3, #1
 8006838:	2b01      	cmp	r3, #1
 800683a:	d0f0      	beq.n	800681e <USB_CoreReset+0x44>

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
	...

0800684c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800684c:	b084      	sub	sp, #16
 800684e:	b580      	push	{r7, lr}
 8006850:	b086      	sub	sp, #24
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
 8006856:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800685a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800685e:	2300      	movs	r3, #0
 8006860:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800686c:	461a      	mov	r2, r3
 800686e:	2300      	movs	r3, #0
 8006870:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006876:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006882:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006898:	f023 0304 	bic.w	r3, r3, #4
 800689c:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800689e:	2110      	movs	r1, #16
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7ff fe66 	bl	8006572 <USB_FlushTxFifo>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d001      	beq.n	80068b0 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f7ff fe90 	bl	80065d6 <USB_FlushRxFifo>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d001      	beq.n	80068c0 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80068c0:	2300      	movs	r3, #0
 80068c2:	613b      	str	r3, [r7, #16]
 80068c4:	e015      	b.n	80068f2 <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	015a      	lsls	r2, r3, #5
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	4413      	add	r3, r2
 80068ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068d2:	461a      	mov	r2, r3
 80068d4:	f04f 33ff 	mov.w	r3, #4294967295
 80068d8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	015a      	lsls	r2, r3, #5
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	4413      	add	r3, r2
 80068e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068e6:	461a      	mov	r2, r3
 80068e8:	2300      	movs	r3, #0
 80068ea:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	3301      	adds	r3, #1
 80068f0:	613b      	str	r3, [r7, #16]
 80068f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80068f6:	461a      	mov	r2, r3
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d3e3      	bcc.n	80068c6 <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f04f 32ff 	mov.w	r2, #4294967295
 800690a:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2280      	movs	r2, #128	@ 0x80
 8006910:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60UL << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a0c      	ldr	r2, [pc, #48]	@ (8006948 <USB_HostInit+0xfc>)
 8006916:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40UL << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a0c      	ldr	r2, [pc, #48]	@ (800694c <USB_HostInit+0x100>)
 800691c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	f043 0210 	orr.w	r2, r3, #16
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	699a      	ldr	r2, [r3, #24]
 8006930:	4b07      	ldr	r3, [pc, #28]	@ (8006950 <USB_HostInit+0x104>)
 8006932:	4313      	orrs	r3, r2
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006938:	7dfb      	ldrb	r3, [r7, #23]
}
 800693a:	4618      	mov	r0, r3
 800693c:	3718      	adds	r7, #24
 800693e:	46bd      	mov	sp, r7
 8006940:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006944:	b004      	add	sp, #16
 8006946:	4770      	bx	lr
 8006948:	00600080 	.word	0x00600080
 800694c:	004000e0 	.word	0x004000e0
 8006950:	a3200008 	.word	0xa3200008

08006954 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	460b      	mov	r3, r1
 800695e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006972:	f023 0303 	bic.w	r3, r3, #3
 8006976:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	78fb      	ldrb	r3, [r7, #3]
 8006982:	f003 0303 	and.w	r3, r3, #3
 8006986:	68f9      	ldr	r1, [r7, #12]
 8006988:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800698c:	4313      	orrs	r3, r2
 800698e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006990:	78fb      	ldrb	r3, [r7, #3]
 8006992:	2b01      	cmp	r3, #1
 8006994:	d107      	bne.n	80069a6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800699c:	461a      	mov	r2, r3
 800699e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80069a2:	6053      	str	r3, [r2, #4]
 80069a4:	e00c      	b.n	80069c0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80069a6:	78fb      	ldrb	r3, [r7, #3]
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d107      	bne.n	80069bc <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069b2:	461a      	mov	r2, r3
 80069b4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80069b8:	6053      	str	r3, [r2, #4]
 80069ba:	e001      	b.n	80069c0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	e000      	b.n	80069c2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3714      	adds	r7, #20
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr

080069ce <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b084      	sub	sp, #16
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80069da:	2300      	movs	r3, #0
 80069dc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80069ee:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80069f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069fc:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80069fe:	2064      	movs	r0, #100	@ 0x64
 8006a00:	f7fb fe0e 	bl	8002620 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006a0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a10:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006a12:	200a      	movs	r0, #10
 8006a14:	f7fb fe04 	bl	8002620 <HAL_Delay>

  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b085      	sub	sp, #20
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006a32:	2300      	movs	r3, #0
 8006a34:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006a46:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d109      	bne.n	8006a66 <USB_DriveVbus+0x44>
 8006a52:	78fb      	ldrb	r3, [r7, #3]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d106      	bne.n	8006a66 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006a60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006a64:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a70:	d109      	bne.n	8006a86 <USB_DriveVbus+0x64>
 8006a72:	78fb      	ldrb	r3, [r7, #3]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d106      	bne.n	8006a86 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006a80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a84:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3714      	adds	r7, #20
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	0c5b      	lsrs	r3, r3, #17
 8006ab2:	f003 0303 	and.w	r3, r3, #3
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b085      	sub	sp, #20
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	b29b      	uxth	r3, r3
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3714      	adds	r7, #20
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b088      	sub	sp, #32
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	4608      	mov	r0, r1
 8006aee:	4611      	mov	r1, r2
 8006af0:	461a      	mov	r2, r3
 8006af2:	4603      	mov	r3, r0
 8006af4:	70fb      	strb	r3, [r7, #3]
 8006af6:	460b      	mov	r3, r1
 8006af8:	70bb      	strb	r3, [r7, #2]
 8006afa:	4613      	mov	r3, r2
 8006afc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006afe:	2300      	movs	r3, #0
 8006b00:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006b06:	78fb      	ldrb	r3, [r7, #3]
 8006b08:	015a      	lsls	r2, r3, #5
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b12:	461a      	mov	r2, r3
 8006b14:	f04f 33ff 	mov.w	r3, #4294967295
 8006b18:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006b1a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006b1e:	2b03      	cmp	r3, #3
 8006b20:	d867      	bhi.n	8006bf2 <USB_HC_Init+0x10e>
 8006b22:	a201      	add	r2, pc, #4	@ (adr r2, 8006b28 <USB_HC_Init+0x44>)
 8006b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b28:	08006b39 	.word	0x08006b39
 8006b2c:	08006bb5 	.word	0x08006bb5
 8006b30:	08006b39 	.word	0x08006b39
 8006b34:	08006b77 	.word	0x08006b77
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006b38:	78fb      	ldrb	r3, [r7, #3]
 8006b3a:	015a      	lsls	r2, r3, #5
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	4413      	add	r3, r2
 8006b40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b44:	461a      	mov	r2, r3
 8006b46:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006b4a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006b4c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	da51      	bge.n	8006bf8 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006b54:	78fb      	ldrb	r3, [r7, #3]
 8006b56:	015a      	lsls	r2, r3, #5
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	4413      	add	r3, r2
 8006b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	78fa      	ldrb	r2, [r7, #3]
 8006b64:	0151      	lsls	r1, r2, #5
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	440a      	add	r2, r1
 8006b6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b72:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006b74:	e040      	b.n	8006bf8 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006b76:	78fb      	ldrb	r3, [r7, #3]
 8006b78:	015a      	lsls	r2, r3, #5
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b82:	461a      	mov	r2, r3
 8006b84:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006b88:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006b8a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	da34      	bge.n	8006bfc <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006b92:	78fb      	ldrb	r3, [r7, #3]
 8006b94:	015a      	lsls	r2, r3, #5
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	4413      	add	r3, r2
 8006b9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	78fa      	ldrb	r2, [r7, #3]
 8006ba2:	0151      	lsls	r1, r2, #5
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	440a      	add	r2, r1
 8006ba8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006bac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bb0:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006bb2:	e023      	b.n	8006bfc <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006bb4:	78fb      	ldrb	r3, [r7, #3]
 8006bb6:	015a      	lsls	r2, r3, #5
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	4413      	add	r3, r2
 8006bbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	f240 2325 	movw	r3, #549	@ 0x225
 8006bc6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006bc8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	da17      	bge.n	8006c00 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006bd0:	78fb      	ldrb	r3, [r7, #3]
 8006bd2:	015a      	lsls	r2, r3, #5
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	78fa      	ldrb	r2, [r7, #3]
 8006be0:	0151      	lsls	r1, r2, #5
 8006be2:	693a      	ldr	r2, [r7, #16]
 8006be4:	440a      	add	r2, r1
 8006be6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006bea:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006bee:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006bf0:	e006      	b.n	8006c00 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	77fb      	strb	r3, [r7, #31]
      break;
 8006bf6:	e004      	b.n	8006c02 <USB_HC_Init+0x11e>
      break;
 8006bf8:	bf00      	nop
 8006bfa:	e002      	b.n	8006c02 <USB_HC_Init+0x11e>
      break;
 8006bfc:	bf00      	nop
 8006bfe:	e000      	b.n	8006c02 <USB_HC_Init+0x11e>
      break;
 8006c00:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006c02:	78fb      	ldrb	r3, [r7, #3]
 8006c04:	015a      	lsls	r2, r3, #5
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	4413      	add	r3, r2
 8006c0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	78fa      	ldrb	r2, [r7, #3]
 8006c12:	0151      	lsls	r1, r2, #5
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	440a      	add	r2, r1
 8006c18:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c1c:	f043 0302 	orr.w	r3, r3, #2
 8006c20:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c28:	699a      	ldr	r2, [r3, #24]
 8006c2a:	78fb      	ldrb	r3, [r7, #3]
 8006c2c:	f003 030f 	and.w	r3, r3, #15
 8006c30:	2101      	movs	r1, #1
 8006c32:	fa01 f303 	lsl.w	r3, r1, r3
 8006c36:	6939      	ldr	r1, [r7, #16]
 8006c38:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006c4c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	da03      	bge.n	8006c5c <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1UL << 15) & USB_OTG_HCCHAR_EPDIR;
 8006c54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c58:	61bb      	str	r3, [r7, #24]
 8006c5a:	e001      	b.n	8006c60 <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f7ff ff17 	bl	8006a94 <USB_GetHostSpeed>
 8006c66:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006c68:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d106      	bne.n	8006c7e <USB_HC_Init+0x19a>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2b02      	cmp	r3, #2
 8006c74:	d003      	beq.n	8006c7e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1UL << 17) & USB_OTG_HCCHAR_LSDEV;
 8006c76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	e001      	b.n	8006c82 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c82:	787b      	ldrb	r3, [r7, #1]
 8006c84:	059b      	lsls	r3, r3, #22
 8006c86:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006c8a:	78bb      	ldrb	r3, [r7, #2]
 8006c8c:	02db      	lsls	r3, r3, #11
 8006c8e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c92:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006c94:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006c98:	049b      	lsls	r3, r3, #18
 8006c9a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006c9e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006ca0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006ca2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006ca6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	431a      	orrs	r2, r3
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006cb0:	78fa      	ldrb	r2, [r7, #3]
 8006cb2:	0151      	lsls	r1, r2, #5
 8006cb4:	693a      	ldr	r2, [r7, #16]
 8006cb6:	440a      	add	r2, r1
 8006cb8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006cbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006cc0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006cc2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006cc6:	2b03      	cmp	r3, #3
 8006cc8:	d003      	beq.n	8006cd2 <USB_HC_Init+0x1ee>
 8006cca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d10f      	bne.n	8006cf2 <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006cd2:	78fb      	ldrb	r3, [r7, #3]
 8006cd4:	015a      	lsls	r2, r3, #5
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	4413      	add	r3, r2
 8006cda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	78fa      	ldrb	r2, [r7, #3]
 8006ce2:	0151      	lsls	r1, r2, #5
 8006ce4:	693a      	ldr	r2, [r7, #16]
 8006ce6:	440a      	add	r2, r1
 8006ce8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006cf0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006cf2:	7ffb      	ldrb	r3, [r7, #31]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3720      	adds	r7, #32
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b088      	sub	sp, #32
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	785b      	ldrb	r3, [r3, #1]
 8006d0e:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006d10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d14:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d018      	beq.n	8006d50 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	699b      	ldr	r3, [r3, #24]
 8006d22:	683a      	ldr	r2, [r7, #0]
 8006d24:	8952      	ldrh	r2, [r2, #10]
 8006d26:	4413      	add	r3, r2
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	683a      	ldr	r2, [r7, #0]
 8006d2c:	8952      	ldrh	r2, [r2, #10]
 8006d2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d32:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8006d34:	8bfa      	ldrh	r2, [r7, #30]
 8006d36:	8a7b      	ldrh	r3, [r7, #18]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d90b      	bls.n	8006d54 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8006d3c:	8a7b      	ldrh	r3, [r7, #18]
 8006d3e:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006d40:	8bfb      	ldrh	r3, [r7, #30]
 8006d42:	683a      	ldr	r2, [r7, #0]
 8006d44:	8952      	ldrh	r2, [r2, #10]
 8006d46:	fb03 f202 	mul.w	r2, r3, r2
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	615a      	str	r2, [r3, #20]
 8006d4e:	e001      	b.n	8006d54 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8006d50:	2301      	movs	r3, #1
 8006d52:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	78db      	ldrb	r3, [r3, #3]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d007      	beq.n	8006d6c <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006d5c:	8bfb      	ldrh	r3, [r7, #30]
 8006d5e:	683a      	ldr	r2, [r7, #0]
 8006d60:	8952      	ldrh	r2, [r2, #10]
 8006d62:	fb03 f202 	mul.w	r2, r3, r2
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	615a      	str	r2, [r3, #20]
 8006d6a:	e003      	b.n	8006d74 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	699a      	ldr	r2, [r3, #24]
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	695b      	ldr	r3, [r3, #20]
 8006d78:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006d7c:	8bfb      	ldrh	r3, [r7, #30]
 8006d7e:	04d9      	lsls	r1, r3, #19
 8006d80:	4b59      	ldr	r3, [pc, #356]	@ (8006ee8 <USB_HC_StartXfer+0x1ec>)
 8006d82:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d84:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	7b1b      	ldrb	r3, [r3, #12]
 8006d8a:	075b      	lsls	r3, r3, #29
 8006d8c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d90:	6979      	ldr	r1, [r7, #20]
 8006d92:	0148      	lsls	r0, r1, #5
 8006d94:	69b9      	ldr	r1, [r7, #24]
 8006d96:	4401      	add	r1, r0
 8006d98:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006d9c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d9e:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	bf0c      	ite	eq
 8006db0:	2301      	moveq	r3, #1
 8006db2:	2300      	movne	r3, #0
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	015a      	lsls	r2, r3, #5
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	4413      	add	r3, r2
 8006dc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	0151      	lsls	r1, r2, #5
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	440a      	add	r2, r1
 8006dce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dd2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006dd6:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	015a      	lsls	r2, r3, #5
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	4413      	add	r3, r2
 8006de0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	7c7b      	ldrb	r3, [r7, #17]
 8006de8:	075b      	lsls	r3, r3, #29
 8006dea:	6979      	ldr	r1, [r7, #20]
 8006dec:	0148      	lsls	r0, r1, #5
 8006dee:	69b9      	ldr	r1, [r7, #24]
 8006df0:	4401      	add	r1, r0
 8006df2:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006df6:	4313      	orrs	r3, r2
 8006df8:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	015a      	lsls	r2, r3, #5
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	4413      	add	r3, r2
 8006e02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006e10:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	78db      	ldrb	r3, [r3, #3]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d004      	beq.n	8006e24 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e20:	60bb      	str	r3, [r7, #8]
 8006e22:	e003      	b.n	8006e2c <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006e2a:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006e32:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e40:	461a      	mov	r2, r3
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	78db      	ldrb	r3, [r3, #3]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d147      	bne.n	8006ede <USB_HC_StartXfer+0x1e2>
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d043      	beq.n	8006ede <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	7a5b      	ldrb	r3, [r3, #9]
 8006e5a:	2b03      	cmp	r3, #3
 8006e5c:	d830      	bhi.n	8006ec0 <USB_HC_StartXfer+0x1c4>
 8006e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e64 <USB_HC_StartXfer+0x168>)
 8006e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e64:	08006e75 	.word	0x08006e75
 8006e68:	08006e99 	.word	0x08006e99
 8006e6c:	08006e75 	.word	0x08006e75
 8006e70:	08006e99 	.word	0x08006e99
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	699b      	ldr	r3, [r3, #24]
 8006e78:	3303      	adds	r3, #3
 8006e7a:	089b      	lsrs	r3, r3, #2
 8006e7c:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006e7e:	89fa      	ldrh	r2, [r7, #14]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d91c      	bls.n	8006ec4 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	699b      	ldr	r3, [r3, #24]
 8006e8e:	f043 0220 	orr.w	r2, r3, #32
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	619a      	str	r2, [r3, #24]
        }
        break;
 8006e96:	e015      	b.n	8006ec4 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	3303      	adds	r3, #3
 8006e9e:	089b      	lsrs	r3, r3, #2
 8006ea0:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006ea2:	89fa      	ldrh	r2, [r7, #14]
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d90a      	bls.n	8006ec8 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	699b      	ldr	r3, [r3, #24]
 8006eb6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	619a      	str	r2, [r3, #24]
        }
        break;
 8006ebe:	e003      	b.n	8006ec8 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 8006ec0:	bf00      	nop
 8006ec2:	e002      	b.n	8006eca <USB_HC_StartXfer+0x1ce>
        break;
 8006ec4:	bf00      	nop
 8006ec6:	e000      	b.n	8006eca <USB_HC_StartXfer+0x1ce>
        break;
 8006ec8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	6919      	ldr	r1, [r3, #16]
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	785a      	ldrb	r2, [r3, #1]
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f7ff fbaa 	bl	8006632 <USB_WritePacket>
  }

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3720      	adds	r7, #32
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	1ff80000 	.word	0x1ff80000

08006eec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006efe:	695b      	ldr	r3, [r3, #20]
 8006f00:	b29b      	uxth	r3, r3
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3714      	adds	r7, #20
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr

08006f0e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006f0e:	b480      	push	{r7}
 8006f10:	b089      	sub	sp, #36	@ 0x24
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
 8006f16:	460b      	mov	r3, r1
 8006f18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006f1e:	78fb      	ldrb	r3, [r7, #3]
 8006f20:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006f22:	2300      	movs	r3, #0
 8006f24:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	0c9b      	lsrs	r3, r3, #18
 8006f36:	f003 0303 	and.w	r3, r3, #3
 8006f3a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006f3c:	69bb      	ldr	r3, [r7, #24]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	0fdb      	lsrs	r3, r3, #31
 8006f4c:	f003 0301 	and.w	r3, r3, #1
 8006f50:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	015a      	lsls	r2, r3, #5
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	4413      	add	r3, r2
 8006f5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	0fdb      	lsrs	r3, r3, #31
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	f003 0320 	and.w	r3, r3, #32
 8006f70:	2b20      	cmp	r3, #32
 8006f72:	d10d      	bne.n	8006f90 <USB_HC_Halt+0x82>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10a      	bne.n	8006f90 <USB_HC_Halt+0x82>
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d005      	beq.n	8006f8c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d002      	beq.n	8006f8c <USB_HC_Halt+0x7e>
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	2b03      	cmp	r3, #3
 8006f8a:	d101      	bne.n	8006f90 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	e0d8      	b.n	8007142 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <USB_HC_Halt+0x8e>
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d173      	bne.n	8007084 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	015a      	lsls	r2, r3, #5
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	69ba      	ldr	r2, [r7, #24]
 8006fac:	0151      	lsls	r1, r2, #5
 8006fae:	69fa      	ldr	r2, [r7, #28]
 8006fb0:	440a      	add	r2, r1
 8006fb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fb6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006fba:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f003 0320 	and.w	r3, r3, #32
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d14a      	bne.n	800705e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFUL << 16)) == 0U)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fcc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d133      	bne.n	800703c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	69ba      	ldr	r2, [r7, #24]
 8006fe4:	0151      	lsls	r1, r2, #5
 8006fe6:	69fa      	ldr	r2, [r7, #28]
 8006fe8:	440a      	add	r2, r1
 8006fea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ff2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	015a      	lsls	r2, r3, #5
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	69ba      	ldr	r2, [r7, #24]
 8007004:	0151      	lsls	r1, r2, #5
 8007006:	69fa      	ldr	r2, [r7, #28]
 8007008:	440a      	add	r2, r1
 800700a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800700e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007012:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	3301      	adds	r3, #1
 8007018:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007020:	d82e      	bhi.n	8007080 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	015a      	lsls	r2, r3, #5
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	4413      	add	r3, r2
 800702a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007034:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007038:	d0ec      	beq.n	8007014 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800703a:	e081      	b.n	8007140 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	015a      	lsls	r2, r3, #5
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	4413      	add	r3, r2
 8007044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69ba      	ldr	r2, [r7, #24]
 800704c:	0151      	lsls	r1, r2, #5
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	440a      	add	r2, r1
 8007052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007056:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800705a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800705c:	e070      	b.n	8007140 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	015a      	lsls	r2, r3, #5
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	4413      	add	r3, r2
 8007066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	0151      	lsls	r1, r2, #5
 8007070:	69fa      	ldr	r2, [r7, #28]
 8007072:	440a      	add	r2, r1
 8007074:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007078:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800707c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800707e:	e05f      	b.n	8007140 <USB_HC_Halt+0x232>
            break;
 8007080:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007082:	e05d      	b.n	8007140 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	015a      	lsls	r2, r3, #5
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	4413      	add	r3, r2
 800708c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	0151      	lsls	r1, r2, #5
 8007096:	69fa      	ldr	r2, [r7, #28]
 8007098:	440a      	add	r2, r1
 800709a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800709e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070a2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFUL << 16)) == 0U)
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070aa:	691b      	ldr	r3, [r3, #16]
 80070ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d133      	bne.n	800711c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	015a      	lsls	r2, r3, #5
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	69ba      	ldr	r2, [r7, #24]
 80070c4:	0151      	lsls	r1, r2, #5
 80070c6:	69fa      	ldr	r2, [r7, #28]
 80070c8:	440a      	add	r2, r1
 80070ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070d2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	015a      	lsls	r2, r3, #5
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	4413      	add	r3, r2
 80070dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	69ba      	ldr	r2, [r7, #24]
 80070e4:	0151      	lsls	r1, r2, #5
 80070e6:	69fa      	ldr	r2, [r7, #28]
 80070e8:	440a      	add	r2, r1
 80070ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070f2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	3301      	adds	r3, #1
 80070f8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007100:	d81d      	bhi.n	800713e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	4413      	add	r3, r2
 800710a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007114:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007118:	d0ec      	beq.n	80070f4 <USB_HC_Halt+0x1e6>
 800711a:	e011      	b.n	8007140 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	015a      	lsls	r2, r3, #5
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	4413      	add	r3, r2
 8007124:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	69ba      	ldr	r2, [r7, #24]
 800712c:	0151      	lsls	r1, r2, #5
 800712e:	69fa      	ldr	r2, [r7, #28]
 8007130:	440a      	add	r2, r1
 8007132:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007136:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800713a:	6013      	str	r3, [r2, #0]
 800713c:	e000      	b.n	8007140 <USB_HC_Halt+0x232>
          break;
 800713e:	bf00      	nop
    }
  }

  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3724      	adds	r7, #36	@ 0x24
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b088      	sub	sp, #32
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007156:	2300      	movs	r3, #0
 8007158:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800715e:	2300      	movs	r3, #0
 8007160:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f7ff f9a8 	bl	80064b8 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007168:	2110      	movs	r1, #16
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7ff fa01 	bl	8006572 <USB_FlushTxFifo>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d001      	beq.n	800717a <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f7ff fa2b 	bl	80065d6 <USB_FlushRxFifo>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800718a:	2300      	movs	r3, #0
 800718c:	61bb      	str	r3, [r7, #24]
 800718e:	e01f      	b.n	80071d0 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	4413      	add	r3, r2
 8007198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071a6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071ae:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80071b6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80071b8:	69bb      	ldr	r3, [r7, #24]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071c4:	461a      	mov	r2, r3
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	3301      	adds	r3, #1
 80071ce:	61bb      	str	r3, [r7, #24]
 80071d0:	69bb      	ldr	r3, [r7, #24]
 80071d2:	2b0f      	cmp	r3, #15
 80071d4:	d9dc      	bls.n	8007190 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80071d6:	2300      	movs	r3, #0
 80071d8:	61bb      	str	r3, [r7, #24]
 80071da:	e034      	b.n	8007246 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	015a      	lsls	r2, r3, #5
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	4413      	add	r3, r2
 80071e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071f2:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80071fa:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007202:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	015a      	lsls	r2, r3, #5
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	4413      	add	r3, r2
 800720c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007210:	461a      	mov	r2, r3
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	3301      	adds	r3, #1
 800721a:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007222:	d80c      	bhi.n	800723e <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007224:	69bb      	ldr	r3, [r7, #24]
 8007226:	015a      	lsls	r2, r3, #5
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	4413      	add	r3, r2
 800722c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007236:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800723a:	d0ec      	beq.n	8007216 <USB_StopHost+0xc8>
 800723c:	e000      	b.n	8007240 <USB_StopHost+0xf2>
        break;
 800723e:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	3301      	adds	r3, #1
 8007244:	61bb      	str	r3, [r7, #24]
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	2b0f      	cmp	r3, #15
 800724a:	d9c7      	bls.n	80071dc <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007252:	461a      	mov	r2, r3
 8007254:	f04f 33ff 	mov.w	r3, #4294967295
 8007258:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f04f 32ff 	mov.w	r2, #4294967295
 8007260:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7ff f917 	bl	8006496 <USB_EnableGlobalInt>

  return ret;
 8007268:	7ffb      	ldrb	r3, [r7, #31]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3720      	adds	r7, #32
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
	...

08007274 <USBH_MIDI_Init>:
 * NOTE:
 * - If no MIDI Streaming interface is found, the function returns FAIL.
 *   (In the current implementation the allocated handle is not freed in that path.)
 */
static USBH_StatusTypeDef USBH_MIDI_Init(USBH_HandleTypeDef *phost)
{
 8007274:	b590      	push	{r4, r7, lr}
 8007276:	b08d      	sub	sp, #52	@ 0x34
 8007278:	af04      	add	r7, sp, #16
 800727a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL;
 800727c:	2302      	movs	r3, #2
 800727e:	773b      	strb	r3, [r7, #28]
  MIDI_HandleTypeDef *MIDI_Handle;

  /* Allocate memory for MIDI class handle */
  MIDI_Handle = (MIDI_HandleTypeDef *)USBH_malloc(sizeof(MIDI_HandleTypeDef));
 8007280:	208e      	movs	r0, #142	@ 0x8e
 8007282:	f002 fa55 	bl	8009730 <malloc>
 8007286:	4603      	mov	r3, r0
 8007288:	61bb      	str	r3, [r7, #24]
  if (MIDI_Handle == NULL)
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d104      	bne.n	800729a <USBH_MIDI_Init+0x26>
  {
    printf("USBH_MIDI_Init: Failed to allocate MIDI class handle\r\n");
 8007290:	4883      	ldr	r0, [pc, #524]	@ (80074a0 <USBH_MIDI_Init+0x22c>)
 8007292:	f002 fc35 	bl	8009b00 <puts>
    return USBH_FAIL;
 8007296:	2302      	movs	r3, #2
 8007298:	e0fd      	b.n	8007496 <USBH_MIDI_Init+0x222>
  }
  memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef));
 800729a:	228e      	movs	r2, #142	@ 0x8e
 800729c:	2100      	movs	r1, #0
 800729e:	69b8      	ldr	r0, [r7, #24]
 80072a0:	f002 fd44 	bl	8009d2c <memset>
  phost->pActiveClass->pData = (void *)MIDI_Handle;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072aa:	69ba      	ldr	r2, [r7, #24]
 80072ac:	61da      	str	r2, [r3, #28]

  /* Find the MIDI Streaming interface (Audio class 0x01, subclass 0x03) */
  uint8_t interface = 0xFF;
 80072ae:	23ff      	movs	r3, #255	@ 0xff
 80072b0:	77fb      	strb	r3, [r7, #31]
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 80072b2:	2300      	movs	r3, #0
 80072b4:	77bb      	strb	r3, [r7, #30]
 80072b6:	e01b      	b.n	80072f0 <USBH_MIDI_Init+0x7c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 80072b8:	7fbb      	ldrb	r3, [r7, #30]
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	211a      	movs	r1, #26
 80072be:	fb01 f303 	mul.w	r3, r1, r3
 80072c2:	4413      	add	r3, r2
 80072c4:	f203 3347 	addw	r3, r3, #839	@ 0x347
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d10d      	bne.n	80072ea <USBH_MIDI_Init+0x76>
        (phost->device.CfgDesc.Itf_Desc[idx].bInterfaceSubClass == USB_MIDI_SUBCLASS_STREAMING))
 80072ce:	7fbb      	ldrb	r3, [r7, #30]
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	211a      	movs	r1, #26
 80072d4:	fb01 f303 	mul.w	r3, r1, r3
 80072d8:	4413      	add	r3, r2
 80072da:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 80072de:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 80072e0:	2b03      	cmp	r3, #3
 80072e2:	d102      	bne.n	80072ea <USBH_MIDI_Init+0x76>
    {
      interface = idx;
 80072e4:	7fbb      	ldrb	r3, [r7, #30]
 80072e6:	77fb      	strb	r3, [r7, #31]
      break;
 80072e8:	e008      	b.n	80072fc <USBH_MIDI_Init+0x88>
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 80072ea:	7fbb      	ldrb	r3, [r7, #30]
 80072ec:	3301      	adds	r3, #1
 80072ee:	77bb      	strb	r3, [r7, #30]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80072f6:	7fba      	ldrb	r2, [r7, #30]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d3dd      	bcc.n	80072b8 <USBH_MIDI_Init+0x44>
    }
  }
  if (interface == 0xFF)
 80072fc:	7ffb      	ldrb	r3, [r7, #31]
 80072fe:	2bff      	cmp	r3, #255	@ 0xff
 8007300:	d104      	bne.n	800730c <USBH_MIDI_Init+0x98>
  {
    printf("USBH_MIDI_Init: No MIDI Streaming interface found\r\n");
 8007302:	4868      	ldr	r0, [pc, #416]	@ (80074a4 <USBH_MIDI_Init+0x230>)
 8007304:	f002 fbfc 	bl	8009b00 <puts>
    return USBH_FAIL;
 8007308:	2302      	movs	r3, #2
 800730a:	e0c4      	b.n	8007496 <USBH_MIDI_Init+0x222>
  }
  printf("USBH_MIDI_Init: MIDI Streaming interface found at index %d\r\n", interface);
 800730c:	7ffb      	ldrb	r3, [r7, #31]
 800730e:	4619      	mov	r1, r3
 8007310:	4865      	ldr	r0, [pc, #404]	@ (80074a8 <USBH_MIDI_Init+0x234>)
 8007312:	f002 fb8d 	bl	8009a30 <iprintf>

  /* Get the interface descriptor and parse its endpoints */
  USBH_InterfaceDescTypeDef *itf_desc = &phost->device.CfgDesc.Itf_Desc[interface];
 8007316:	7ffb      	ldrb	r3, [r7, #31]
 8007318:	221a      	movs	r2, #26
 800731a:	fb02 f303 	mul.w	r3, r2, r3
 800731e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	4413      	add	r3, r2
 8007326:	330a      	adds	r3, #10
 8007328:	617b      	str	r3, [r7, #20]
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 800732a:	2300      	movs	r3, #0
 800732c:	777b      	strb	r3, [r7, #29]
 800732e:	e090      	b.n	8007452 <USBH_MIDI_Init+0x1de>
  {
    USBH_EpDescTypeDef *ep_desc = &itf_desc->Ep_Desc[ep_idx];
 8007330:	7f7b      	ldrb	r3, [r7, #29]
 8007332:	3301      	adds	r3, #1
 8007334:	00db      	lsls	r3, r3, #3
 8007336:	697a      	ldr	r2, [r7, #20]
 8007338:	4413      	add	r3, r2
 800733a:	3302      	adds	r3, #2
 800733c:	613b      	str	r3, [r7, #16]
    uint8_t ep_addr = ep_desc->bEndpointAddress;
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	789b      	ldrb	r3, [r3, #2]
 8007342:	73fb      	strb	r3, [r7, #15]
    uint8_t ep_type = ep_desc->bmAttributes & 0x03U;  /* lower 2 bits indicate transfer type */
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	78db      	ldrb	r3, [r3, #3]
 8007348:	f003 0303 	and.w	r3, r3, #3
 800734c:	73bb      	strb	r3, [r7, #14]
    /*
     * Bulk IN endpoint:
     * - direction bit set (0x80)
     * - transfer type bulk (0x02)
     */
    if ((ep_addr & 0x80U) && (ep_type == 0x02U))
 800734e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007352:	2b00      	cmp	r3, #0
 8007354:	da3b      	bge.n	80073ce <USBH_MIDI_Init+0x15a>
 8007356:	7bbb      	ldrb	r3, [r7, #14]
 8007358:	2b02      	cmp	r3, #2
 800735a:	d138      	bne.n	80073ce <USBH_MIDI_Init+0x15a>
    {
      /* MIDI IN endpoint (Bulk IN) */
      MIDI_Handle->InEp = ep_addr;
 800735c:	69bb      	ldr	r3, [r7, #24]
 800735e:	7bfa      	ldrb	r2, [r7, #15]
 8007360:	709a      	strb	r2, [r3, #2]
      MIDI_Handle->InEpSize = ep_desc->wMaxPacketSize;
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	889a      	ldrh	r2, [r3, #4]
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	809a      	strh	r2, [r3, #4]
       * IMPORTANT:
       * RxBuffer is sized to USBH_MIDI_MAX_PACKET_SIZE (64).
       * The code passes InEpSize to USBH_BulkReceiveData() later.
       * This assumes InEpSize <= USBH_MIDI_MAX_PACKET_SIZE (typical for FS bulk).
       */
      MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	789b      	ldrb	r3, [r3, #2]
 800736e:	4619      	mov	r1, r3
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f001 fe67 	bl	8009044 <USBH_AllocPipe>
 8007376:	4603      	mov	r3, r0
 8007378:	461a      	mov	r2, r3
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	701a      	strb	r2, [r3, #0]
      USBH_OpenPipe(phost, MIDI_Handle->InPipe, MIDI_Handle->InEp,
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	7819      	ldrb	r1, [r3, #0]
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	7898      	ldrb	r0, [r3, #2]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007392:	69ba      	ldr	r2, [r7, #24]
 8007394:	8892      	ldrh	r2, [r2, #4]
 8007396:	9202      	str	r2, [sp, #8]
 8007398:	2202      	movs	r2, #2
 800739a:	9201      	str	r2, [sp, #4]
 800739c:	9300      	str	r3, [sp, #0]
 800739e:	4623      	mov	r3, r4
 80073a0:	4602      	mov	r2, r0
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f001 fe1f 	bl	8008fe6 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->InEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->InPipe, 0);
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	2200      	movs	r2, #0
 80073ae:	4619      	mov	r1, r3
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f002 f956 	bl	8009662 <USBH_LL_SetToggle>

      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80073ba:	4619      	mov	r1, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80073c0:	461a      	mov	r2, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	889b      	ldrh	r3, [r3, #4]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80073c6:	4839      	ldr	r0, [pc, #228]	@ (80074ac <USBH_MIDI_Init+0x238>)
 80073c8:	f002 fb32 	bl	8009a30 <iprintf>
 80073cc:	e03e      	b.n	800744c <USBH_MIDI_Init+0x1d8>
    }
    /*
     * Bulk OUT endpoint (optional, not used by this IN-only API).
     */
    else if (!(ep_addr & 0x80U) && (ep_type == 0x02U))
 80073ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	db3a      	blt.n	800744c <USBH_MIDI_Init+0x1d8>
 80073d6:	7bbb      	ldrb	r3, [r7, #14]
 80073d8:	2b02      	cmp	r3, #2
 80073da:	d137      	bne.n	800744c <USBH_MIDI_Init+0x1d8>
    {
      /* MIDI OUT endpoint (Bulk OUT) */
      MIDI_Handle->OutEp = ep_addr;
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	7bfa      	ldrb	r2, [r7, #15]
 80073e0:	70da      	strb	r2, [r3, #3]
      MIDI_Handle->OutEpSize = ep_desc->wMaxPacketSize;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	889a      	ldrh	r2, [r3, #4]
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	80da      	strh	r2, [r3, #6]
      MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	78db      	ldrb	r3, [r3, #3]
 80073ee:	4619      	mov	r1, r3
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f001 fe27 	bl	8009044 <USBH_AllocPipe>
 80073f6:	4603      	mov	r3, r0
 80073f8:	461a      	mov	r2, r3
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	705a      	strb	r2, [r3, #1]
      USBH_OpenPipe(phost, MIDI_Handle->OutPipe, MIDI_Handle->OutEp,
 80073fe:	69bb      	ldr	r3, [r7, #24]
 8007400:	7859      	ldrb	r1, [r3, #1]
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	78d8      	ldrb	r0, [r3, #3]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007412:	69ba      	ldr	r2, [r7, #24]
 8007414:	88d2      	ldrh	r2, [r2, #6]
 8007416:	9202      	str	r2, [sp, #8]
 8007418:	2202      	movs	r2, #2
 800741a:	9201      	str	r2, [sp, #4]
 800741c:	9300      	str	r3, [sp, #0]
 800741e:	4623      	mov	r3, r4
 8007420:	4602      	mov	r2, r0
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f001 fddf 	bl	8008fe6 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->OutEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->OutPipe, 0);
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	785b      	ldrb	r3, [r3, #1]
 800742c:	2200      	movs	r2, #0
 800742e:	4619      	mov	r1, r3
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f002 f916 	bl	8009662 <USBH_LL_SetToggle>

      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 800743a:	4619      	mov	r1, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 800743c:	69bb      	ldr	r3, [r7, #24]
 800743e:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8007440:	461a      	mov	r2, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	88db      	ldrh	r3, [r3, #6]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8007446:	481a      	ldr	r0, [pc, #104]	@ (80074b0 <USBH_MIDI_Init+0x23c>)
 8007448:	f002 faf2 	bl	8009a30 <iprintf>
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 800744c:	7f7b      	ldrb	r3, [r7, #29]
 800744e:	3301      	adds	r3, #1
 8007450:	777b      	strb	r3, [r7, #29]
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	791b      	ldrb	r3, [r3, #4]
 8007456:	7f7a      	ldrb	r2, [r7, #29]
 8007458:	429a      	cmp	r2, r3
 800745a:	f4ff af69 	bcc.w	8007330 <USBH_MIDI_Init+0xbc>
    }
  }

  /* Initialize FIFO and state */
  MIDI_Handle->EventFIFOHead = 0;
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	2200      	movs	r2, #0
 8007462:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
  MIDI_Handle->EventFIFOTail = 0;
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	2200      	movs	r2, #0
 800746a:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  MIDI_Handle->state = MIDI_IDLE;
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	2200      	movs	r2, #0
 8007472:	721a      	strb	r2, [r3, #8]
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 800747a:	4619      	mov	r1, r3
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 8007482:	461a      	mov	r2, r3
 8007484:	480b      	ldr	r0, [pc, #44]	@ (80074b4 <USBH_MIDI_Init+0x240>)
 8007486:	f002 fad3 	bl	8009a30 <iprintf>

  /* Indicate successful initialization */
  printf("USBH_MIDI_Init: MIDI class driver initialized successfully\r\n");
 800748a:	480b      	ldr	r0, [pc, #44]	@ (80074b8 <USBH_MIDI_Init+0x244>)
 800748c:	f002 fb38 	bl	8009b00 <puts>
  status = USBH_OK;
 8007490:	2300      	movs	r3, #0
 8007492:	773b      	strb	r3, [r7, #28]
  return status;
 8007494:	7f3b      	ldrb	r3, [r7, #28]
}
 8007496:	4618      	mov	r0, r3
 8007498:	3724      	adds	r7, #36	@ 0x24
 800749a:	46bd      	mov	sp, r7
 800749c:	bd90      	pop	{r4, r7, pc}
 800749e:	bf00      	nop
 80074a0:	0800aca0 	.word	0x0800aca0
 80074a4:	0800acd8 	.word	0x0800acd8
 80074a8:	0800ad0c 	.word	0x0800ad0c
 80074ac:	0800ad4c 	.word	0x0800ad4c
 80074b0:	0800ad9c 	.word	0x0800ad9c
 80074b4:	0800adf0 	.word	0x0800adf0
 80074b8:	0800ae2c 	.word	0x0800ae2c

080074bc <USBH_MIDI_DeInit>:
 * @brief USBH MIDI DeInit callback (called on device disconnection).
 *
 * Closes allocated pipes and frees the class handle memory.
 */
static USBH_StatusTypeDef USBH_MIDI_DeInit(USBH_HandleTypeDef *phost)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80074ca:	69db      	ldr	r3, [r3, #28]
 80074cc:	60fb      	str	r3, [r7, #12]
  if (MIDI_Handle != NULL)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d045      	beq.n	8007560 <USBH_MIDI_DeInit+0xa4>
  {
    /* Close and free IN pipe */
    if (MIDI_Handle->InPipe)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d017      	beq.n	800750c <USBH_MIDI_DeInit+0x50>
    {
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 80074e0:	4619      	mov	r1, r3
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 80074e6:	461a      	mov	r2, r3
 80074e8:	4820      	ldr	r0, [pc, #128]	@ (800756c <USBH_MIDI_DeInit+0xb0>)
 80074ea:	f002 faa1 	bl	8009a30 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	781b      	ldrb	r3, [r3, #0]
 80074f2:	4619      	mov	r1, r3
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f001 fd95 	bl	8009024 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->InPipe);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	4619      	mov	r1, r3
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f001 fdc0 	bl	8009086 <USBH_FreePipe>
      MIDI_Handle->InPipe = 0;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	701a      	strb	r2, [r3, #0]
    }

    /* Close and free OUT pipe (if allocated) */
    if (MIDI_Handle->OutPipe)
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	785b      	ldrb	r3, [r3, #1]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d017      	beq.n	8007544 <USBH_MIDI_DeInit+0x88>
    {
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8007518:	4619      	mov	r1, r3
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 800751e:	461a      	mov	r2, r3
 8007520:	4813      	ldr	r0, [pc, #76]	@ (8007570 <USBH_MIDI_DeInit+0xb4>)
 8007522:	f002 fa85 	bl	8009a30 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	785b      	ldrb	r3, [r3, #1]
 800752a:	4619      	mov	r1, r3
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f001 fd79 	bl	8009024 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->OutPipe);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	785b      	ldrb	r3, [r3, #1]
 8007536:	4619      	mov	r1, r3
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f001 fda4 	bl	8009086 <USBH_FreePipe>
      MIDI_Handle->OutPipe = 0;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	705a      	strb	r2, [r3, #1]
    }

    /* Free MIDI class handle */
    USBH_free(MIDI_Handle);
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f002 f8fb 	bl	8009740 <free>
    phost->pActiveClass->pData = NULL;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007550:	2200      	movs	r2, #0
 8007552:	61da      	str	r2, [r3, #28]

    printf("USBH_MIDI_DeInit: Freed MIDI class handle memory\r\n");
 8007554:	4807      	ldr	r0, [pc, #28]	@ (8007574 <USBH_MIDI_DeInit+0xb8>)
 8007556:	f002 fad3 	bl	8009b00 <puts>
    printf("USBH_MIDI_DeInit: De-initialization complete\r\n");
 800755a:	4807      	ldr	r0, [pc, #28]	@ (8007578 <USBH_MIDI_DeInit+0xbc>)
 800755c:	f002 fad0 	bl	8009b00 <puts>
  }
  return USBH_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3710      	adds	r7, #16
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
 800756a:	bf00      	nop
 800756c:	0800ae68 	.word	0x0800ae68
 8007570:	0800ae9c 	.word	0x0800ae9c
 8007574:	0800aed0 	.word	0x0800aed0
 8007578:	0800af04 	.word	0x0800af04

0800757c <USBH_MIDI_ClassRequest>:
 *
 * This minimal MIDI driver does not require additional control requests,
 * so it always returns USBH_OK.
 */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  (void)phost;
  return USBH_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
	...

08007594 <USBH_MIDI_Process>:
 *     - if URB_ERROR: go to MIDI_ERROR
 *     - else (BUSY/NOTREADY): keep waiting
 * - MIDI_ERROR: unrecoverable (no recovery in current code)
 */
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b08a      	sub	sp, #40	@ 0x28
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	61fb      	str	r3, [r7, #28]
  USBH_StatusTypeDef status = USBH_OK;
 80075a6:	2300      	movs	r3, #0
 80075a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t urb_state;
  uint32_t length;

  if (MIDI_Handle == NULL)
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <USBH_MIDI_Process+0x22>
  {
    return USBH_FAIL;  /* Should not happen if class is active */
 80075b2:	2302      	movs	r3, #2
 80075b4:	e0dd      	b.n	8007772 <USBH_MIDI_Process+0x1de>
  }

  switch (MIDI_Handle->state)
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	7a1b      	ldrb	r3, [r3, #8]
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	f000 80cc 	beq.w	8007758 <USBH_MIDI_Process+0x1c4>
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	f300 80d0 	bgt.w	8007766 <USBH_MIDI_Process+0x1d2>
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d002      	beq.n	80075d0 <USBH_MIDI_Process+0x3c>
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d017      	beq.n	80075fe <USBH_MIDI_Process+0x6a>
 80075ce:	e0ca      	b.n	8007766 <USBH_MIDI_Process+0x1d2>
  {
    case MIDI_IDLE:
      /* Start a new IN transfer */
      printf("USBH_MIDI_Process: State=MIDI_IDLE, initiating IN transfer\r\n");
 80075d0:	486a      	ldr	r0, [pc, #424]	@ (800777c <USBH_MIDI_Process+0x1e8>)
 80075d2:	f002 fa95 	bl	8009b00 <puts>
      USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	f103 0109 	add.w	r1, r3, #9
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	889a      	ldrh	r2, [r3, #4]
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f001 fce0 	bl	8008faa <USBH_BulkReceiveData>
                           MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
      MIDI_Handle->state = MIDI_TRANSFER;
 80075ea:	69fb      	ldr	r3, [r7, #28]
 80075ec:	2201      	movs	r2, #1
 80075ee:	721a      	strb	r2, [r3, #8]
      printf("USBH_MIDI_Process: State -> MIDI_TRANSFER (waiting for data)\r\n");
 80075f0:	4863      	ldr	r0, [pc, #396]	@ (8007780 <USBH_MIDI_Process+0x1ec>)
 80075f2:	f002 fa85 	bl	8009b00 <puts>
      status = USBH_BUSY;
 80075f6:	2301      	movs	r3, #1
 80075f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80075fc:	e0b7      	b.n	800776e <USBH_MIDI_Process+0x1da>

    case MIDI_TRANSFER:
      /* Check the state of the last USB transfer */
      urb_state = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	4619      	mov	r1, r3
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f002 f80b 	bl	8009620 <USBH_LL_GetURBState>
 800760a:	4603      	mov	r3, r0
 800760c:	61bb      	str	r3, [r7, #24]
      if (urb_state == USBH_URB_DONE)
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	2b01      	cmp	r3, #1
 8007612:	d173      	bne.n	80076fc <USBH_MIDI_Process+0x168>
      {
        /* One USB packet received */
        length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	4619      	mov	r1, r3
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f001 ff6e 	bl	80094fc <USBH_LL_GetLastXferSize>
 8007620:	6178      	str	r0, [r7, #20]
        printf("USBH_MIDI_Process: URB done, received %lu bytes\r\n", (unsigned long)length);
 8007622:	6979      	ldr	r1, [r7, #20]
 8007624:	4857      	ldr	r0, [pc, #348]	@ (8007784 <USBH_MIDI_Process+0x1f0>)
 8007626:	f002 fa03 	bl	8009a30 <iprintf>

        if (length > 0 && length <= USBH_MIDI_MAX_PACKET_SIZE)
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d04d      	beq.n	80076cc <USBH_MIDI_Process+0x138>
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	2b40      	cmp	r3, #64	@ 0x40
 8007634:	d84a      	bhi.n	80076cc <USBH_MIDI_Process+0x138>
        {
          /* Split data into 4-byte USB-MIDI event packets and push to FIFO */
          uint32_t i = 0;
 8007636:	2300      	movs	r3, #0
 8007638:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 800763a:	e026      	b.n	800768a <USBH_MIDI_Process+0xf6>
          {
            uint16_t nextHead = (MIDI_Handle->EventFIFOHead + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8007642:	3304      	adds	r3, #4
 8007644:	425a      	negs	r2, r3
 8007646:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800764a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800764e:	bf58      	it	pl
 8007650:	4253      	negpl	r3, r2
 8007652:	827b      	strh	r3, [r7, #18]
            if (nextHead == MIDI_Handle->EventFIFOTail)
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800765a:	8a7a      	ldrh	r2, [r7, #18]
 800765c:	429a      	cmp	r2, r3
 800765e:	d01e      	beq.n	800769e <USBH_MIDI_Process+0x10a>
            {
              /* FIFO full: drop remaining events in this packet */
              break;
            }

            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8007666:	3348      	adds	r3, #72	@ 0x48
 8007668:	69fa      	ldr	r2, [r7, #28]
 800766a:	4413      	add	r3, r2
 800766c:	3301      	adds	r3, #1
                   &MIDI_Handle->RxBuffer[i], 4);
 800766e:	6a3a      	ldr	r2, [r7, #32]
 8007670:	3208      	adds	r2, #8
 8007672:	69f9      	ldr	r1, [r7, #28]
 8007674:	440a      	add	r2, r1
 8007676:	3201      	adds	r2, #1
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8007678:	6812      	ldr	r2, [r2, #0]
 800767a:	601a      	str	r2, [r3, #0]
            MIDI_Handle->EventFIFOHead = nextHead;
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	8a7a      	ldrh	r2, [r7, #18]
 8007680:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            i += 4;
 8007684:	6a3b      	ldr	r3, [r7, #32]
 8007686:	3304      	adds	r3, #4
 8007688:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 800768a:	6a3a      	ldr	r2, [r7, #32]
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	429a      	cmp	r2, r3
 8007690:	d206      	bcs.n	80076a0 <USBH_MIDI_Process+0x10c>
 8007692:	697a      	ldr	r2, [r7, #20]
 8007694:	6a3b      	ldr	r3, [r7, #32]
 8007696:	1ad3      	subs	r3, r2, r3
 8007698:	2b03      	cmp	r3, #3
 800769a:	d8cf      	bhi.n	800763c <USBH_MIDI_Process+0xa8>
 800769c:	e000      	b.n	80076a0 <USBH_MIDI_Process+0x10c>
              break;
 800769e:	bf00      	nop
          }

          uint32_t eventsAdded = i / 4;
 80076a0:	6a3b      	ldr	r3, [r7, #32]
 80076a2:	089b      	lsrs	r3, r3, #2
 80076a4:	60fb      	str	r3, [r7, #12]
          if (eventsAdded > 0)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d003      	beq.n	80076b4 <USBH_MIDI_Process+0x120>
          {
            printf("USBH_MIDI_Process: Added %lu MIDI events to FIFO\r\n", (unsigned long)eventsAdded);
 80076ac:	68f9      	ldr	r1, [r7, #12]
 80076ae:	4836      	ldr	r0, [pc, #216]	@ (8007788 <USBH_MIDI_Process+0x1f4>)
 80076b0:	f002 f9be 	bl	8009a30 <iprintf>
          }
          if (i < length)
 80076b4:	6a3a      	ldr	r2, [r7, #32]
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d210      	bcs.n	80076de <USBH_MIDI_Process+0x14a>
          {
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
                   (unsigned long)(length - i));
 80076bc:	697a      	ldr	r2, [r7, #20]
 80076be:	6a3b      	ldr	r3, [r7, #32]
 80076c0:	1ad3      	subs	r3, r2, r3
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
 80076c2:	4619      	mov	r1, r3
 80076c4:	4831      	ldr	r0, [pc, #196]	@ (800778c <USBH_MIDI_Process+0x1f8>)
 80076c6:	f002 f9b3 	bl	8009a30 <iprintf>
        {
 80076ca:	e008      	b.n	80076de <USBH_MIDI_Process+0x14a>
          }
        }
        else if (length > USBH_MIDI_MAX_PACKET_SIZE)
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	2b40      	cmp	r3, #64	@ 0x40
 80076d0:	d906      	bls.n	80076e0 <USBH_MIDI_Process+0x14c>
        {
          /* Safety log: should not happen for FS bulk with 64-byte packets */
          printf("USBH_MIDI_Process: Packet size %lu exceeds max %d, ignoring\r\n",
 80076d2:	2240      	movs	r2, #64	@ 0x40
 80076d4:	6979      	ldr	r1, [r7, #20]
 80076d6:	482e      	ldr	r0, [pc, #184]	@ (8007790 <USBH_MIDI_Process+0x1fc>)
 80076d8:	f002 f9aa 	bl	8009a30 <iprintf>
 80076dc:	e000      	b.n	80076e0 <USBH_MIDI_Process+0x14c>
        {
 80076de:	bf00      	nop
                 (unsigned long)length, USBH_MIDI_MAX_PACKET_SIZE);
        }

        /* Immediately submit the next read transfer to keep continuous polling */
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	f103 0109 	add.w	r1, r3, #9
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	889a      	ldrh	r2, [r3, #4]
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f001 fc5b 	bl	8008faa <USBH_BulkReceiveData>
                             MIDI_Handle->InEpSize, MIDI_Handle->InPipe);

        /* Stay in MIDI_TRANSFER */
        status = USBH_OK;
 80076f4:	2300      	movs	r3, #0
 80076f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      else
      {
        /* URB_BUSY / NOTREADY: keep waiting */
        status = USBH_BUSY;
      }
      break;
 80076fa:	e038      	b.n	800776e <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_STALL)
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	2b05      	cmp	r3, #5
 8007700:	d119      	bne.n	8007736 <USBH_MIDI_Process+0x1a2>
               MIDI_Handle->InEp);
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	789b      	ldrb	r3, [r3, #2]
        printf("USBH_MIDI_Process: IN endpoint 0x%02X stalled, clearing halt condition\r\n",
 8007706:	4619      	mov	r1, r3
 8007708:	4822      	ldr	r0, [pc, #136]	@ (8007794 <USBH_MIDI_Process+0x200>)
 800770a:	f002 f991 	bl	8009a30 <iprintf>
        USBH_ClrFeature(phost, MIDI_Handle->InEp);
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	789b      	ldrb	r3, [r3, #2]
 8007712:	4619      	mov	r1, r3
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 ff03 	bl	8008520 <USBH_ClrFeature>
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	f103 0109 	add.w	r1, r3, #9
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	889a      	ldrh	r2, [r3, #4]
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f001 fc3e 	bl	8008faa <USBH_BulkReceiveData>
        status = USBH_OK;
 800772e:	2300      	movs	r3, #0
 8007730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8007734:	e01b      	b.n	800776e <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_ERROR)
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	2b04      	cmp	r3, #4
 800773a:	d109      	bne.n	8007750 <USBH_MIDI_Process+0x1bc>
        MIDI_Handle->state = MIDI_ERROR;
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	2202      	movs	r2, #2
 8007740:	721a      	strb	r2, [r3, #8]
        printf("USBH_MIDI_Process: USB transfer error, state -> MIDI_ERROR\r\n");
 8007742:	4815      	ldr	r0, [pc, #84]	@ (8007798 <USBH_MIDI_Process+0x204>)
 8007744:	f002 f9dc 	bl	8009b00 <puts>
        status = USBH_FAIL;
 8007748:	2302      	movs	r3, #2
 800774a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800774e:	e00e      	b.n	800776e <USBH_MIDI_Process+0x1da>
        status = USBH_BUSY;
 8007750:	2301      	movs	r3, #1
 8007752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8007756:	e00a      	b.n	800776e <USBH_MIDI_Process+0x1da>

    case MIDI_ERROR:
      /* No recovery is implemented in this minimal driver */
      printf("USBH_MIDI_Process: State=MIDI_ERROR, unrecoverable error\r\n");
 8007758:	4810      	ldr	r0, [pc, #64]	@ (800779c <USBH_MIDI_Process+0x208>)
 800775a:	f002 f9d1 	bl	8009b00 <puts>
      status = USBH_FAIL;
 800775e:	2302      	movs	r3, #2
 8007760:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8007764:	e003      	b.n	800776e <USBH_MIDI_Process+0x1da>

    default:
      status = USBH_FAIL;
 8007766:	2302      	movs	r3, #2
 8007768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800776c:	bf00      	nop
  }

  return status;
 800776e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007772:	4618      	mov	r0, r3
 8007774:	3728      	adds	r7, #40	@ 0x28
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop
 800777c:	0800af34 	.word	0x0800af34
 8007780:	0800af70 	.word	0x0800af70
 8007784:	0800afb0 	.word	0x0800afb0
 8007788:	0800afe4 	.word	0x0800afe4
 800778c:	0800b018 	.word	0x0800b018
 8007790:	0800b054 	.word	0x0800b054
 8007794:	0800b094 	.word	0x0800b094
 8007798:	0800b0e0 	.word	0x0800b0e0
 800779c:	0800b11c 	.word	0x0800b11c

080077a0 <USBH_MIDI_SOFProcess>:
 * @brief SOF callback (not used in this driver).
 *
 * Included for completeness because USBH_ClassTypeDef includes this hook.
 */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  (void)phost;
  return USBH_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	370c      	adds	r7, #12
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr

080077b6 <USBH_MIDI_GetEvent>:
 * @brief Public API: pop one 4-byte event from the FIFO.
 *
 * Returns USBH_FAIL if FIFO is empty or class data is not initialized.
 */
USBH_StatusTypeDef USBH_MIDI_GetEvent(USBH_HandleTypeDef *phost, uint8_t *event_buf)
{
 80077b6:	b480      	push	{r7}
 80077b8:	b085      	sub	sp, #20
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
 80077be:	6039      	str	r1, [r7, #0]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80077c6:	69db      	ldr	r3, [r3, #28]
 80077c8:	60bb      	str	r3, [r7, #8]
  if (MIDI_Handle == NULL)
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d101      	bne.n	80077d4 <USBH_MIDI_GetEvent+0x1e>
  {
    return USBH_FAIL;  /* Class not initialized / device not ready */
 80077d0:	2302      	movs	r3, #2
 80077d2:	e030      	b.n	8007836 <USBH_MIDI_GetEvent+0x80>
  }

  /* FIFO empty */
  if (MIDI_Handle->EventFIFOHead == MIDI_Handle->EventFIFOTail)
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d101      	bne.n	80077e8 <USBH_MIDI_GetEvent+0x32>
  {
    return USBH_FAIL;
 80077e4:	2302      	movs	r3, #2
 80077e6:	e026      	b.n	8007836 <USBH_MIDI_GetEvent+0x80>
  }

  /* Copy one 4-byte event from FIFO to user buffer */
  for (uint8_t j = 0; j < 4; j++)
 80077e8:	2300      	movs	r3, #0
 80077ea:	73fb      	strb	r3, [r7, #15]
 80077ec:	e010      	b.n	8007810 <USBH_MIDI_GetEvent+0x5a>
  {
    event_buf[j] = MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOTail + j];
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 80077f4:	461a      	mov	r2, r3
 80077f6:	7bfb      	ldrb	r3, [r7, #15]
 80077f8:	441a      	add	r2, r3
 80077fa:	7bfb      	ldrb	r3, [r7, #15]
 80077fc:	6839      	ldr	r1, [r7, #0]
 80077fe:	440b      	add	r3, r1
 8007800:	68b9      	ldr	r1, [r7, #8]
 8007802:	440a      	add	r2, r1
 8007804:	f892 2049 	ldrb.w	r2, [r2, #73]	@ 0x49
 8007808:	701a      	strb	r2, [r3, #0]
  for (uint8_t j = 0; j < 4; j++)
 800780a:	7bfb      	ldrb	r3, [r7, #15]
 800780c:	3301      	adds	r3, #1
 800780e:	73fb      	strb	r3, [r7, #15]
 8007810:	7bfb      	ldrb	r3, [r7, #15]
 8007812:	2b03      	cmp	r3, #3
 8007814:	d9eb      	bls.n	80077ee <USBH_MIDI_GetEvent+0x38>
  }

  /* Advance tail by 4 (one event) */
  MIDI_Handle->EventFIFOTail = (MIDI_Handle->EventFIFOTail + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800781c:	3304      	adds	r3, #4
 800781e:	425a      	negs	r2, r3
 8007820:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007824:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8007828:	bf58      	it	pl
 800782a:	4253      	negpl	r3, r2
 800782c:	b29a      	uxth	r2, r3
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  return USBH_OK;
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	3714      	adds	r7, #20
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b084      	sub	sp, #16
 8007846:	af00      	add	r7, sp, #0
 8007848:	60f8      	str	r0, [r7, #12]
 800784a:	60b9      	str	r1, [r7, #8]
 800784c:	4613      	mov	r3, r2
 800784e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d101      	bne.n	800785a <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007856:	2302      	movs	r3, #2
 8007858:	e029      	b.n	80078ae <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	79fa      	ldrb	r2, [r7, #7]
 800785e:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f000 f81f 	bl	80078b6 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2200      	movs	r2, #0
 800787c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2200      	movs	r2, #0
 8007884:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d003      	beq.n	80078a6 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	68ba      	ldr	r2, [r7, #8]
 80078a2:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f001 fd74 	bl	8009394 <USBH_LL_Init>

  return USBH_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3710      	adds	r7, #16
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b084      	sub	sp, #16
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80078be:	2300      	movs	r3, #0
 80078c0:	60fb      	str	r3, [r7, #12]
 80078c2:	e009      	b.n	80078d8 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	33e0      	adds	r3, #224	@ 0xe0
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	2200      	movs	r2, #0
 80078d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	3301      	adds	r3, #1
 80078d6:	60fb      	str	r3, [r7, #12]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2b0f      	cmp	r3, #15
 80078dc:	d9f2      	bls.n	80078c4 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80078de:	2300      	movs	r3, #0
 80078e0:	60fb      	str	r3, [r7, #12]
 80078e2:	e009      	b.n	80078f8 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	4413      	add	r3, r2
 80078ea:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80078ee:	2200      	movs	r2, #0
 80078f0:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	3301      	adds	r3, #1
 80078f6:	60fb      	str	r3, [r7, #12]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078fe:	d3f1      	bcc.n	80078e4 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2240      	movs	r2, #64	@ 0x40
 8007924:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	331c      	adds	r3, #28
 8007950:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007954:	2100      	movs	r1, #0
 8007956:	4618      	mov	r0, r3
 8007958:	f002 f9e8 	bl	8009d2c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007962:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007966:	2100      	movs	r1, #0
 8007968:	4618      	mov	r0, r3
 800796a:	f002 f9df 	bl	8009d2c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007974:	2212      	movs	r2, #18
 8007976:	2100      	movs	r1, #0
 8007978:	4618      	mov	r0, r3
 800797a:	f002 f9d7 	bl	8009d2c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007984:	223e      	movs	r2, #62	@ 0x3e
 8007986:	2100      	movs	r1, #0
 8007988:	4618      	mov	r0, r3
 800798a:	f002 f9cf 	bl	8009d2c <memset>

  return USBH_OK;
 800798e:	2300      	movs	r3, #0
}
 8007990:	4618      	mov	r0, r3
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007998:	b480      	push	{r7}
 800799a:	b085      	sub	sp, #20
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80079a2:	2300      	movs	r3, #0
 80079a4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d016      	beq.n	80079da <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d10e      	bne.n	80079d4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80079bc:	1c59      	adds	r1, r3, #1
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	33de      	adds	r3, #222	@ 0xde
 80079c8:	6839      	ldr	r1, [r7, #0]
 80079ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80079ce:	2300      	movs	r3, #0
 80079d0:	73fb      	strb	r3, [r7, #15]
 80079d2:	e004      	b.n	80079de <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80079d4:	2302      	movs	r3, #2
 80079d6:	73fb      	strb	r3, [r7, #15]
 80079d8:	e001      	b.n	80079de <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80079da:	2302      	movs	r3, #2
 80079dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80079de:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b082      	sub	sp, #8
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f001 fd09 	bl	800940c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80079fa:	2101      	movs	r1, #1
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f001 fe22 	bl	8009646 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007a02:	2300      	movs	r3, #0
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3708      	adds	r7, #8
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b088      	sub	sp, #32
 8007a10:	af04      	add	r7, sp, #16
 8007a12:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007a14:	2302      	movs	r3, #2
 8007a16:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if ((phost->device.is_disconnected == 1U)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d005      	beq.n	8007a34 <USBH_Process+0x28>
      || (phost->device.is_ReEnumerated == 1U))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d102      	bne.n	8007a3a <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2203      	movs	r2, #3
 8007a38:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	2b0b      	cmp	r3, #11
 8007a42:	f200 81bc 	bhi.w	8007dbe <USBH_Process+0x3b2>
 8007a46:	a201      	add	r2, pc, #4	@ (adr r2, 8007a4c <USBH_Process+0x40>)
 8007a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a4c:	08007a7d 	.word	0x08007a7d
 8007a50:	08007aaf 	.word	0x08007aaf
 8007a54:	08007b19 	.word	0x08007b19
 8007a58:	08007d59 	.word	0x08007d59
 8007a5c:	08007dbf 	.word	0x08007dbf
 8007a60:	08007bb9 	.word	0x08007bb9
 8007a64:	08007cff 	.word	0x08007cff
 8007a68:	08007bef 	.word	0x08007bef
 8007a6c:	08007c0f 	.word	0x08007c0f
 8007a70:	08007c2d 	.word	0x08007c2d
 8007a74:	08007c71 	.word	0x08007c71
 8007a78:	08007d41 	.word	0x08007d41
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f000 819c 	beq.w	8007dc2 <USBH_Process+0x3b6>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007a90:	20c8      	movs	r0, #200	@ 0xc8
 8007a92:	f001 fe16 	bl	80096c2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f001 fd15 	bl	80094c6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007aac:	e189      	b.n	8007dc2 <USBH_Process+0x3b6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d107      	bne.n	8007aca <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2202      	movs	r2, #2
 8007ac6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007ac8:	e18a      	b.n	8007de0 <USBH_Process+0x3d4>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007ad0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ad4:	d914      	bls.n	8007b00 <USBH_Process+0xf4>
          phost->device.RstCnt++;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007adc:	3301      	adds	r3, #1
 8007ade:	b2da      	uxtb	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007aec:	2b03      	cmp	r3, #3
 8007aee:	d903      	bls.n	8007af8 <USBH_Process+0xec>
            phost->gState = HOST_ABORT_STATE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	220d      	movs	r2, #13
 8007af4:	701a      	strb	r2, [r3, #0]
      break;
 8007af6:	e173      	b.n	8007de0 <USBH_Process+0x3d4>
            phost->gState = HOST_IDLE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	701a      	strb	r2, [r3, #0]
      break;
 8007afe:	e16f      	b.n	8007de0 <USBH_Process+0x3d4>
          phost->Timeout += 10U;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007b06:	f103 020a 	add.w	r2, r3, #10
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007b10:	200a      	movs	r0, #10
 8007b12:	f001 fdd6 	bl	80096c2 <USBH_Delay>
      break;
 8007b16:	e163      	b.n	8007de0 <USBH_Process+0x3d4>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d005      	beq.n	8007b2e <USBH_Process+0x122>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007b28:	2104      	movs	r1, #4
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007b2e:	2064      	movs	r0, #100	@ 0x64
 8007b30:	f001 fdc7 	bl	80096c2 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f001 fc9f 	bl	8009478 <USBH_LL_GetSpeed>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2205      	movs	r2, #5
 8007b48:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f001 fa79 	bl	8009044 <USBH_AllocPipe>
 8007b52:	4603      	mov	r3, r0
 8007b54:	461a      	mov	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007b5a:	2180      	movs	r1, #128	@ 0x80
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f001 fa71 	bl	8009044 <USBH_AllocPipe>
 8007b62:	4603      	mov	r3, r0
 8007b64:	461a      	mov	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	7919      	ldrb	r1, [r3, #4]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007b7e:	9202      	str	r2, [sp, #8]
 8007b80:	2200      	movs	r2, #0
 8007b82:	9201      	str	r2, [sp, #4]
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	4603      	mov	r3, r0
 8007b88:	2280      	movs	r2, #128	@ 0x80
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f001 fa2b 	bl	8008fe6 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	7959      	ldrb	r1, [r3, #5]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007ba4:	9202      	str	r2, [sp, #8]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	9201      	str	r2, [sp, #4]
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	4603      	mov	r3, r0
 8007bae:	2200      	movs	r2, #0
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f001 fa18 	bl	8008fe6 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007bb6:	e113      	b.n	8007de0 <USBH_Process+0x3d4>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 f917 	bl	8007dec <USBH_HandleEnum>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007bc2:	7bbb      	ldrb	r3, [r7, #14]
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f040 80fd 	bne.w	8007dc6 <USBH_Process+0x3ba>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007bda:	2b01      	cmp	r3, #1
 8007bdc:	d103      	bne.n	8007be6 <USBH_Process+0x1da>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2208      	movs	r2, #8
 8007be2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007be4:	e0ef      	b.n	8007dc6 <USBH_Process+0x3ba>
          phost->gState = HOST_INPUT;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2207      	movs	r2, #7
 8007bea:	701a      	strb	r2, [r3, #0]
      break;
 8007bec:	e0eb      	b.n	8007dc6 <USBH_Process+0x3ba>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f000 80e8 	beq.w	8007dca <USBH_Process+0x3be>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007c00:	2101      	movs	r1, #1
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2208      	movs	r2, #8
 8007c0a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8007c0c:	e0dd      	b.n	8007dca <USBH_Process+0x3be>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007c14:	4619      	mov	r1, r3
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f000 fc3b 	bl	8008492 <USBH_SetCfg>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	f040 80d5 	bne.w	8007dce <USBH_Process+0x3c2>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2209      	movs	r2, #9
 8007c28:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007c2a:	e0d0      	b.n	8007dce <USBH_Process+0x3c2>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007c32:	f003 0320 	and.w	r3, r3, #32
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d016      	beq.n	8007c68 <USBH_Process+0x25c>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 fc4b 	bl	80084d8 <USBH_SetFeature>
 8007c42:	4603      	mov	r3, r0
 8007c44:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007c46:	7bbb      	ldrb	r3, [r7, #14]
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d103      	bne.n	8007c56 <USBH_Process+0x24a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	220a      	movs	r2, #10
 8007c52:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007c54:	e0bd      	b.n	8007dd2 <USBH_Process+0x3c6>
        else if (status == USBH_NOT_SUPPORTED)
 8007c56:	7bbb      	ldrb	r3, [r7, #14]
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	2b03      	cmp	r3, #3
 8007c5c:	f040 80b9 	bne.w	8007dd2 <USBH_Process+0x3c6>
          phost->gState = HOST_CHECK_CLASS;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	220a      	movs	r2, #10
 8007c64:	701a      	strb	r2, [r3, #0]
      break;
 8007c66:	e0b4      	b.n	8007dd2 <USBH_Process+0x3c6>
        phost->gState = HOST_CHECK_CLASS;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	220a      	movs	r2, #10
 8007c6c:	701a      	strb	r2, [r3, #0]
      break;
 8007c6e:	e0b0      	b.n	8007dd2 <USBH_Process+0x3c6>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f000 80ad 	beq.w	8007dd6 <USBH_Process+0x3ca>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007c84:	2300      	movs	r3, #0
 8007c86:	73fb      	strb	r3, [r7, #15]
 8007c88:	e016      	b.n	8007cb8 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007c8a:	7bfa      	ldrb	r2, [r7, #15]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	32de      	adds	r2, #222	@ 0xde
 8007c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c94:	791a      	ldrb	r2, [r3, #4]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d108      	bne.n	8007cb2 <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007ca0:	7bfa      	ldrb	r2, [r7, #15]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	32de      	adds	r2, #222	@ 0xde
 8007ca6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007cb0:	e005      	b.n	8007cbe <USBH_Process+0x2b2>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	73fb      	strb	r3, [r7, #15]
 8007cb8:	7bfb      	ldrb	r3, [r7, #15]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d0e5      	beq.n	8007c8a <USBH_Process+0x27e>
          }
        }

        if (phost->pActiveClass != NULL)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d016      	beq.n	8007cf6 <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	4798      	blx	r3
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d109      	bne.n	8007cee <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2206      	movs	r2, #6
 8007cde:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007ce6:	2103      	movs	r1, #3
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007cec:	e073      	b.n	8007dd6 <USBH_Process+0x3ca>
            phost->gState = HOST_ABORT_STATE;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	220d      	movs	r2, #13
 8007cf2:	701a      	strb	r2, [r3, #0]
      break;
 8007cf4:	e06f      	b.n	8007dd6 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	220d      	movs	r2, #13
 8007cfa:	701a      	strb	r2, [r3, #0]
      break;
 8007cfc:	e06b      	b.n	8007dd6 <USBH_Process+0x3ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d017      	beq.n	8007d38 <USBH_Process+0x32c>
      {
        status = phost->pActiveClass->Requests(phost);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d0e:	691b      	ldr	r3, [r3, #16]
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	4798      	blx	r3
 8007d14:	4603      	mov	r3, r0
 8007d16:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007d18:	7bbb      	ldrb	r3, [r7, #14]
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d103      	bne.n	8007d28 <USBH_Process+0x31c>
        {
          phost->gState = HOST_CLASS;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	220b      	movs	r2, #11
 8007d24:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007d26:	e058      	b.n	8007dda <USBH_Process+0x3ce>
        else if (status == USBH_FAIL)
 8007d28:	7bbb      	ldrb	r3, [r7, #14]
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	2b02      	cmp	r3, #2
 8007d2e:	d154      	bne.n	8007dda <USBH_Process+0x3ce>
          phost->gState = HOST_ABORT_STATE;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	220d      	movs	r2, #13
 8007d34:	701a      	strb	r2, [r3, #0]
      break;
 8007d36:	e050      	b.n	8007dda <USBH_Process+0x3ce>
        phost->gState = HOST_ABORT_STATE;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	220d      	movs	r2, #13
 8007d3c:	701a      	strb	r2, [r3, #0]
      break;
 8007d3e:	e04c      	b.n	8007dda <USBH_Process+0x3ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d049      	beq.n	8007dde <USBH_Process+0x3d2>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d50:	695b      	ldr	r3, [r3, #20]
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	4798      	blx	r3
      }
      break;
 8007d56:	e042      	b.n	8007dde <USBH_Process+0x3d2>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d009      	beq.n	8007d7e <USBH_Process+0x372>
      {
        phost->pActiveClass->DeInit(phost);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d70:	68db      	ldr	r3, [r3, #12]
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      (void)DeInitStateMachine(phost);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f7ff fd99 	bl	80078b6 <DeInitStateMachine>

      if (phost->pUser != NULL)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d005      	beq.n	8007d9a <USBH_Process+0x38e>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d94:	2105      	movs	r1, #5
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d107      	bne.n	8007db6 <USBH_Process+0x3aa>
      {
        phost->device.is_ReEnumerated = 0U;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f7ff fe1c 	bl	80079ec <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007db4:	e014      	b.n	8007de0 <USBH_Process+0x3d4>
        (void)USBH_LL_Start(phost);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f001 fb28 	bl	800940c <USBH_LL_Start>
      break;
 8007dbc:	e010      	b.n	8007de0 <USBH_Process+0x3d4>

    case HOST_ABORT_STATE:
    default :
      break;
 8007dbe:	bf00      	nop
 8007dc0:	e00e      	b.n	8007de0 <USBH_Process+0x3d4>
      break;
 8007dc2:	bf00      	nop
 8007dc4:	e00c      	b.n	8007de0 <USBH_Process+0x3d4>
      break;
 8007dc6:	bf00      	nop
 8007dc8:	e00a      	b.n	8007de0 <USBH_Process+0x3d4>
    break;
 8007dca:	bf00      	nop
 8007dcc:	e008      	b.n	8007de0 <USBH_Process+0x3d4>
      break;
 8007dce:	bf00      	nop
 8007dd0:	e006      	b.n	8007de0 <USBH_Process+0x3d4>
      break;
 8007dd2:	bf00      	nop
 8007dd4:	e004      	b.n	8007de0 <USBH_Process+0x3d4>
      break;
 8007dd6:	bf00      	nop
 8007dd8:	e002      	b.n	8007de0 <USBH_Process+0x3d4>
      break;
 8007dda:	bf00      	nop
 8007ddc:	e000      	b.n	8007de0 <USBH_Process+0x3d4>
      break;
 8007dde:	bf00      	nop
  }
  return USBH_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop

08007dec <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b088      	sub	sp, #32
 8007df0:	af04      	add	r7, sp, #16
 8007df2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007df4:	2301      	movs	r3, #1
 8007df6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	785b      	ldrb	r3, [r3, #1]
 8007e00:	2b07      	cmp	r3, #7
 8007e02:	f200 81bd 	bhi.w	8008180 <USBH_HandleEnum+0x394>
 8007e06:	a201      	add	r2, pc, #4	@ (adr r2, 8007e0c <USBH_HandleEnum+0x20>)
 8007e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e0c:	08007e2d 	.word	0x08007e2d
 8007e10:	08007ee7 	.word	0x08007ee7
 8007e14:	08007f51 	.word	0x08007f51
 8007e18:	08007fdb 	.word	0x08007fdb
 8007e1c:	08008045 	.word	0x08008045
 8007e20:	080080b5 	.word	0x080080b5
 8007e24:	080080fb 	.word	0x080080fb
 8007e28:	08008141 	.word	0x08008141
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007e2c:	2108      	movs	r1, #8
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 fa4c 	bl	80082cc <USBH_Get_DevDesc>
 8007e34:	4603      	mov	r3, r0
 8007e36:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007e38:	7bbb      	ldrb	r3, [r7, #14]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d12e      	bne.n	8007e9c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	7919      	ldrb	r1, [r3, #4]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007e62:	9202      	str	r2, [sp, #8]
 8007e64:	2200      	movs	r2, #0
 8007e66:	9201      	str	r2, [sp, #4]
 8007e68:	9300      	str	r3, [sp, #0]
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2280      	movs	r2, #128	@ 0x80
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f001 f8b9 	bl	8008fe6 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	7959      	ldrb	r1, [r3, #5]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007e84:	687a      	ldr	r2, [r7, #4]
 8007e86:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007e88:	9202      	str	r2, [sp, #8]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	9201      	str	r2, [sp, #4]
 8007e8e:	9300      	str	r3, [sp, #0]
 8007e90:	4603      	mov	r3, r0
 8007e92:	2200      	movs	r2, #0
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f001 f8a6 	bl	8008fe6 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007e9a:	e173      	b.n	8008184 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007e9c:	7bbb      	ldrb	r3, [r7, #14]
 8007e9e:	2b03      	cmp	r3, #3
 8007ea0:	f040 8170 	bne.w	8008184 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007eaa:	3301      	adds	r3, #1
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007eba:	2b03      	cmp	r3, #3
 8007ebc:	d903      	bls.n	8007ec6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	220d      	movs	r2, #13
 8007ec2:	701a      	strb	r2, [r3, #0]
      break;
 8007ec4:	e15e      	b.n	8008184 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	795b      	ldrb	r3, [r3, #5]
 8007eca:	4619      	mov	r1, r3
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f001 f8da 	bl	8009086 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	791b      	ldrb	r3, [r3, #4]
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f001 f8d4 	bl	8009086 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	701a      	strb	r2, [r3, #0]
      break;
 8007ee4:	e14e      	b.n	8008184 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007ee6:	2112      	movs	r1, #18
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 f9ef 	bl	80082cc <USBH_Get_DevDesc>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007ef2:	7bbb      	ldrb	r3, [r7, #14]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d103      	bne.n	8007f00 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2202      	movs	r2, #2
 8007efc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007efe:	e143      	b.n	8008188 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007f00:	7bbb      	ldrb	r3, [r7, #14]
 8007f02:	2b03      	cmp	r3, #3
 8007f04:	f040 8140 	bne.w	8008188 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007f0e:	3301      	adds	r3, #1
 8007f10:	b2da      	uxtb	r2, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007f1e:	2b03      	cmp	r3, #3
 8007f20:	d903      	bls.n	8007f2a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	220d      	movs	r2, #13
 8007f26:	701a      	strb	r2, [r3, #0]
      break;
 8007f28:	e12e      	b.n	8008188 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	795b      	ldrb	r3, [r3, #5]
 8007f2e:	4619      	mov	r1, r3
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f001 f8a8 	bl	8009086 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	791b      	ldrb	r3, [r3, #4]
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f001 f8a2 	bl	8009086 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	701a      	strb	r2, [r3, #0]
      break;
 8007f4e:	e11b      	b.n	8008188 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007f50:	2101      	movs	r1, #1
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fa79 	bl	800844a <USBH_SetAddress>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007f5c:	7bbb      	ldrb	r3, [r7, #14]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d130      	bne.n	8007fc4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8007f62:	2002      	movs	r0, #2
 8007f64:	f001 fbad 	bl	80096c2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2203      	movs	r2, #3
 8007f74:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	7919      	ldrb	r1, [r3, #4]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007f8a:	9202      	str	r2, [sp, #8]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	9201      	str	r2, [sp, #4]
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	4603      	mov	r3, r0
 8007f94:	2280      	movs	r2, #128	@ 0x80
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f001 f825 	bl	8008fe6 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	7959      	ldrb	r1, [r3, #5]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fb0:	9202      	str	r2, [sp, #8]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	9201      	str	r2, [sp, #4]
 8007fb6:	9300      	str	r3, [sp, #0]
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2200      	movs	r2, #0
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f001 f812 	bl	8008fe6 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007fc2:	e0e3      	b.n	800818c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007fc4:	7bbb      	ldrb	r3, [r7, #14]
 8007fc6:	2b03      	cmp	r3, #3
 8007fc8:	f040 80e0 	bne.w	800818c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	220d      	movs	r2, #13
 8007fd0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	705a      	strb	r2, [r3, #1]
      break;
 8007fd8:	e0d8      	b.n	800818c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007fda:	2109      	movs	r1, #9
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 f9a1 	bl	8008324 <USBH_Get_CfgDesc>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007fe6:	7bbb      	ldrb	r3, [r7, #14]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d103      	bne.n	8007ff4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2204      	movs	r2, #4
 8007ff0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007ff2:	e0cd      	b.n	8008190 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ff4:	7bbb      	ldrb	r3, [r7, #14]
 8007ff6:	2b03      	cmp	r3, #3
 8007ff8:	f040 80ca 	bne.w	8008190 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008002:	3301      	adds	r3, #1
 8008004:	b2da      	uxtb	r2, r3
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008012:	2b03      	cmp	r3, #3
 8008014:	d903      	bls.n	800801e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	220d      	movs	r2, #13
 800801a:	701a      	strb	r2, [r3, #0]
      break;
 800801c:	e0b8      	b.n	8008190 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	795b      	ldrb	r3, [r3, #5]
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f001 f82e 	bl	8009086 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	791b      	ldrb	r3, [r3, #4]
 800802e:	4619      	mov	r1, r3
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f001 f828 	bl	8009086 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	701a      	strb	r2, [r3, #0]
      break;
 8008042:	e0a5      	b.n	8008190 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800804a:	4619      	mov	r1, r3
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 f969 	bl	8008324 <USBH_Get_CfgDesc>
 8008052:	4603      	mov	r3, r0
 8008054:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008056:	7bbb      	ldrb	r3, [r7, #14]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d103      	bne.n	8008064 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2205      	movs	r2, #5
 8008060:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008062:	e097      	b.n	8008194 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008064:	7bbb      	ldrb	r3, [r7, #14]
 8008066:	2b03      	cmp	r3, #3
 8008068:	f040 8094 	bne.w	8008194 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008072:	3301      	adds	r3, #1
 8008074:	b2da      	uxtb	r2, r3
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008082:	2b03      	cmp	r3, #3
 8008084:	d903      	bls.n	800808e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	220d      	movs	r2, #13
 800808a:	701a      	strb	r2, [r3, #0]
      break;
 800808c:	e082      	b.n	8008194 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	795b      	ldrb	r3, [r3, #5]
 8008092:	4619      	mov	r1, r3
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 fff6 	bl	8009086 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	791b      	ldrb	r3, [r3, #4]
 800809e:	4619      	mov	r1, r3
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 fff0 	bl	8009086 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	701a      	strb	r2, [r3, #0]
      break;
 80080b2:	e06f      	b.n	8008194 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d019      	beq.n	80080f2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80080ca:	23ff      	movs	r3, #255	@ 0xff
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f953 	bl	8008378 <USBH_Get_StringDesc>
 80080d2:	4603      	mov	r3, r0
 80080d4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80080d6:	7bbb      	ldrb	r3, [r7, #14]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d103      	bne.n	80080e4 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2206      	movs	r2, #6
 80080e0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80080e2:	e059      	b.n	8008198 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80080e4:	7bbb      	ldrb	r3, [r7, #14]
 80080e6:	2b03      	cmp	r3, #3
 80080e8:	d156      	bne.n	8008198 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2206      	movs	r2, #6
 80080ee:	705a      	strb	r2, [r3, #1]
      break;
 80080f0:	e052      	b.n	8008198 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2206      	movs	r2, #6
 80080f6:	705a      	strb	r2, [r3, #1]
      break;
 80080f8:	e04e      	b.n	8008198 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008100:	2b00      	cmp	r3, #0
 8008102:	d019      	beq.n	8008138 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008110:	23ff      	movs	r3, #255	@ 0xff
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 f930 	bl	8008378 <USBH_Get_StringDesc>
 8008118:	4603      	mov	r3, r0
 800811a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800811c:	7bbb      	ldrb	r3, [r7, #14]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d103      	bne.n	800812a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2207      	movs	r2, #7
 8008126:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008128:	e038      	b.n	800819c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800812a:	7bbb      	ldrb	r3, [r7, #14]
 800812c:	2b03      	cmp	r3, #3
 800812e:	d135      	bne.n	800819c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2207      	movs	r2, #7
 8008134:	705a      	strb	r2, [r3, #1]
      break;
 8008136:	e031      	b.n	800819c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2207      	movs	r2, #7
 800813c:	705a      	strb	r2, [r3, #1]
      break;
 800813e:	e02d      	b.n	800819c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008146:	2b00      	cmp	r3, #0
 8008148:	d017      	beq.n	800817a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008156:	23ff      	movs	r3, #255	@ 0xff
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 f90d 	bl	8008378 <USBH_Get_StringDesc>
 800815e:	4603      	mov	r3, r0
 8008160:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008162:	7bbb      	ldrb	r3, [r7, #14]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d102      	bne.n	800816e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008168:	2300      	movs	r3, #0
 800816a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800816c:	e018      	b.n	80081a0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800816e:	7bbb      	ldrb	r3, [r7, #14]
 8008170:	2b03      	cmp	r3, #3
 8008172:	d115      	bne.n	80081a0 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008174:	2300      	movs	r3, #0
 8008176:	73fb      	strb	r3, [r7, #15]
      break;
 8008178:	e012      	b.n	80081a0 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	73fb      	strb	r3, [r7, #15]
      break;
 800817e:	e00f      	b.n	80081a0 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008180:	bf00      	nop
 8008182:	e00e      	b.n	80081a2 <USBH_HandleEnum+0x3b6>
      break;
 8008184:	bf00      	nop
 8008186:	e00c      	b.n	80081a2 <USBH_HandleEnum+0x3b6>
      break;
 8008188:	bf00      	nop
 800818a:	e00a      	b.n	80081a2 <USBH_HandleEnum+0x3b6>
      break;
 800818c:	bf00      	nop
 800818e:	e008      	b.n	80081a2 <USBH_HandleEnum+0x3b6>
      break;
 8008190:	bf00      	nop
 8008192:	e006      	b.n	80081a2 <USBH_HandleEnum+0x3b6>
      break;
 8008194:	bf00      	nop
 8008196:	e004      	b.n	80081a2 <USBH_HandleEnum+0x3b6>
      break;
 8008198:	bf00      	nop
 800819a:	e002      	b.n	80081a2 <USBH_HandleEnum+0x3b6>
      break;
 800819c:	bf00      	nop
 800819e:	e000      	b.n	80081a2 <USBH_HandleEnum+0x3b6>
      break;
 80081a0:	bf00      	nop
  }
  return Status;
 80081a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3710      	adds	r7, #16
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	683a      	ldr	r2, [r7, #0]
 80081ba:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80081be:	bf00      	nop
 80081c0:	370c      	adds	r7, #12
 80081c2:	46bd      	mov	sp, r7
 80081c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c8:	4770      	bx	lr

080081ca <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b082      	sub	sp, #8
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80081d8:	1c5a      	adds	r2, r3, #1
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 f804 	bl	80081ee <USBH_HandleSof>
}
 80081e6:	bf00      	nop
 80081e8:	3708      	adds	r7, #8
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b082      	sub	sp, #8
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	2b0b      	cmp	r3, #11
 80081fe:	d10a      	bne.n	8008216 <USBH_HandleSof+0x28>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008206:	2b00      	cmp	r3, #0
 8008208:	d005      	beq.n	8008216 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	4798      	blx	r3
  }
}
 8008216:	bf00      	nop
 8008218:	3708      	adds	r7, #8
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}

0800821e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800821e:	b480      	push	{r7}
 8008220:	b083      	sub	sp, #12
 8008222:	af00      	add	r7, sp, #0
 8008224:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2201      	movs	r2, #1
 800822a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800822e:	bf00      	nop
}
 8008230:	370c      	adds	r7, #12
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr

0800823a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800823a:	b480      	push	{r7}
 800823c:	b083      	sub	sp, #12
 800823e:	af00      	add	r7, sp, #0
 8008240:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800824a:	bf00      	nop
}
 800824c:	370c      	adds	r7, #12
 800824e:	46bd      	mov	sp, r7
 8008250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008254:	4770      	bx	lr

08008256 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008256:	b480      	push	{r7}
 8008258:	b083      	sub	sp, #12
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2201      	movs	r2, #1
 8008262:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	370c      	adds	r7, #12
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f001 f8cc 	bl	8009442 <USBH_LL_Stop>

  /* Free Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	791b      	ldrb	r3, [r3, #4]
 80082ae:	4619      	mov	r1, r3
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 fee8 	bl	8009086 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	795b      	ldrb	r3, [r3, #5]
 80082ba:	4619      	mov	r1, r3
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 fee2 	bl	8009086 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3708      	adds	r7, #8
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b086      	sub	sp, #24
 80082d0:	af02      	add	r7, sp, #8
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	460b      	mov	r3, r1
 80082d6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80082d8:	887b      	ldrh	r3, [r7, #2]
 80082da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082de:	d901      	bls.n	80082e4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80082e0:	2303      	movs	r3, #3
 80082e2:	e01b      	b.n	800831c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80082ea:	887b      	ldrh	r3, [r7, #2]
 80082ec:	9300      	str	r3, [sp, #0]
 80082ee:	4613      	mov	r3, r2
 80082f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80082f4:	2100      	movs	r1, #0
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 f872 	bl	80083e0 <USBH_GetDescriptor>
 80082fc:	4603      	mov	r3, r0
 80082fe:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008300:	7bfb      	ldrb	r3, [r7, #15]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d109      	bne.n	800831a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800830c:	887a      	ldrh	r2, [r7, #2]
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 f929 	bl	8008568 <USBH_ParseDevDesc>
 8008316:	4603      	mov	r3, r0
 8008318:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800831a:	7bfb      	ldrb	r3, [r7, #15]
}
 800831c:	4618      	mov	r0, r3
 800831e:	3710      	adds	r7, #16
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af02      	add	r7, sp, #8
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	460b      	mov	r3, r1
 800832e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	331c      	adds	r3, #28
 8008334:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008336:	887b      	ldrh	r3, [r7, #2]
 8008338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800833c:	d901      	bls.n	8008342 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800833e:	2303      	movs	r3, #3
 8008340:	e016      	b.n	8008370 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008342:	887b      	ldrh	r3, [r7, #2]
 8008344:	9300      	str	r3, [sp, #0]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800834c:	2100      	movs	r1, #0
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f846 	bl	80083e0 <USBH_GetDescriptor>
 8008354:	4603      	mov	r3, r0
 8008356:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008358:	7bfb      	ldrb	r3, [r7, #15]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d107      	bne.n	800836e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800835e:	887b      	ldrh	r3, [r7, #2]
 8008360:	461a      	mov	r2, r3
 8008362:	68b9      	ldr	r1, [r7, #8]
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 f9af 	bl	80086c8 <USBH_ParseCfgDesc>
 800836a:	4603      	mov	r3, r0
 800836c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800836e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008370:	4618      	mov	r0, r3
 8008372:	3710      	adds	r7, #16
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b088      	sub	sp, #32
 800837c:	af02      	add	r7, sp, #8
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	607a      	str	r2, [r7, #4]
 8008382:	461a      	mov	r2, r3
 8008384:	460b      	mov	r3, r1
 8008386:	72fb      	strb	r3, [r7, #11]
 8008388:	4613      	mov	r3, r2
 800838a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800838c:	893b      	ldrh	r3, [r7, #8]
 800838e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008392:	d802      	bhi.n	800839a <USBH_Get_StringDesc+0x22>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d101      	bne.n	800839e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800839a:	2303      	movs	r3, #3
 800839c:	e01c      	b.n	80083d8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800839e:	7afb      	ldrb	r3, [r7, #11]
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80083a6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80083ae:	893b      	ldrh	r3, [r7, #8]
 80083b0:	9300      	str	r3, [sp, #0]
 80083b2:	460b      	mov	r3, r1
 80083b4:	2100      	movs	r1, #0
 80083b6:	68f8      	ldr	r0, [r7, #12]
 80083b8:	f000 f812 	bl	80083e0 <USBH_GetDescriptor>
 80083bc:	4603      	mov	r3, r0
 80083be:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80083c0:	7dfb      	ldrb	r3, [r7, #23]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d107      	bne.n	80083d6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80083cc:	893a      	ldrh	r2, [r7, #8]
 80083ce:	6879      	ldr	r1, [r7, #4]
 80083d0:	4618      	mov	r0, r3
 80083d2:	f000 fb8c 	bl	8008aee <USBH_ParseStringDesc>
  }

  return status;
 80083d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3718      	adds	r7, #24
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	607b      	str	r3, [r7, #4]
 80083ea:	460b      	mov	r3, r1
 80083ec:	72fb      	strb	r3, [r7, #11]
 80083ee:	4613      	mov	r3, r2
 80083f0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	789b      	ldrb	r3, [r3, #2]
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d11c      	bne.n	8008434 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80083fa:	7afb      	ldrb	r3, [r7, #11]
 80083fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008400:	b2da      	uxtb	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2206      	movs	r2, #6
 800840a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	893a      	ldrh	r2, [r7, #8]
 8008410:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008412:	893b      	ldrh	r3, [r7, #8]
 8008414:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008418:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800841c:	d104      	bne.n	8008428 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f240 4209 	movw	r2, #1033	@ 0x409
 8008424:	829a      	strh	r2, [r3, #20]
 8008426:	e002      	b.n	800842e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	8b3a      	ldrh	r2, [r7, #24]
 8008432:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008434:	8b3b      	ldrh	r3, [r7, #24]
 8008436:	461a      	mov	r2, r3
 8008438:	6879      	ldr	r1, [r7, #4]
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f000 fba4 	bl	8008b88 <USBH_CtlReq>
 8008440:	4603      	mov	r3, r0
}
 8008442:	4618      	mov	r0, r3
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b082      	sub	sp, #8
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
 8008452:	460b      	mov	r3, r1
 8008454:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	789b      	ldrb	r3, [r3, #2]
 800845a:	2b01      	cmp	r3, #1
 800845c:	d10f      	bne.n	800847e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2205      	movs	r2, #5
 8008468:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800846a:	78fb      	ldrb	r3, [r7, #3]
 800846c:	b29a      	uxth	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800847e:	2200      	movs	r2, #0
 8008480:	2100      	movs	r1, #0
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 fb80 	bl	8008b88 <USBH_CtlReq>
 8008488:	4603      	mov	r3, r0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b082      	sub	sp, #8
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
 800849a:	460b      	mov	r3, r1
 800849c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	789b      	ldrb	r3, [r3, #2]
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d10e      	bne.n	80084c4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2209      	movs	r2, #9
 80084b0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	887a      	ldrh	r2, [r7, #2]
 80084b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80084c4:	2200      	movs	r2, #0
 80084c6:	2100      	movs	r1, #0
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 fb5d 	bl	8008b88 <USBH_CtlReq>
 80084ce:	4603      	mov	r3, r0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3708      	adds	r7, #8
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	460b      	mov	r3, r1
 80084e2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	789b      	ldrb	r3, [r3, #2]
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d10f      	bne.n	800850c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2200      	movs	r2, #0
 80084f0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2203      	movs	r2, #3
 80084f6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80084f8:	78fb      	ldrb	r3, [r7, #3]
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800850c:	2200      	movs	r2, #0
 800850e:	2100      	movs	r1, #0
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 fb39 	bl	8008b88 <USBH_CtlReq>
 8008516:	4603      	mov	r3, r0
}
 8008518:	4618      	mov	r0, r3
 800851a:	3708      	adds	r7, #8
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b082      	sub	sp, #8
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	460b      	mov	r3, r1
 800852a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	789b      	ldrb	r3, [r3, #2]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d10f      	bne.n	8008554 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2202      	movs	r2, #2
 8008538:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2201      	movs	r2, #1
 800853e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008546:	78fb      	ldrb	r3, [r7, #3]
 8008548:	b29a      	uxth	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008554:	2200      	movs	r2, #0
 8008556:	2100      	movs	r1, #0
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f000 fb15 	bl	8008b88 <USBH_CtlReq>
 800855e:	4603      	mov	r3, r0
}
 8008560:	4618      	mov	r0, r3
 8008562:	3708      	adds	r7, #8
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008568:	b480      	push	{r7}
 800856a:	b087      	sub	sp, #28
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	60b9      	str	r1, [r7, #8]
 8008572:	4613      	mov	r3, r2
 8008574:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800857c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800857e:	2300      	movs	r3, #0
 8008580:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d101      	bne.n	800858c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008588:	2302      	movs	r3, #2
 800858a:	e094      	b.n	80086b6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	781a      	ldrb	r2, [r3, #0]
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	785a      	ldrb	r2, [r3, #1]
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	3302      	adds	r3, #2
 80085a0:	781b      	ldrb	r3, [r3, #0]
 80085a2:	461a      	mov	r2, r3
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	3303      	adds	r3, #3
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	021b      	lsls	r3, r3, #8
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	4313      	orrs	r3, r2
 80085b0:	b29a      	uxth	r2, r3
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	791a      	ldrb	r2, [r3, #4]
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	795a      	ldrb	r2, [r3, #5]
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	799a      	ldrb	r2, [r3, #6]
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	79da      	ldrb	r2, [r3, #7]
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d004      	beq.n	80085ea <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d11b      	bne.n	8008622 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	79db      	ldrb	r3, [r3, #7]
 80085ee:	2b20      	cmp	r3, #32
 80085f0:	dc0f      	bgt.n	8008612 <USBH_ParseDevDesc+0xaa>
 80085f2:	2b08      	cmp	r3, #8
 80085f4:	db0f      	blt.n	8008616 <USBH_ParseDevDesc+0xae>
 80085f6:	3b08      	subs	r3, #8
 80085f8:	4a32      	ldr	r2, [pc, #200]	@ (80086c4 <USBH_ParseDevDesc+0x15c>)
 80085fa:	fa22 f303 	lsr.w	r3, r2, r3
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	2b00      	cmp	r3, #0
 8008604:	bf14      	ite	ne
 8008606:	2301      	movne	r3, #1
 8008608:	2300      	moveq	r3, #0
 800860a:	b2db      	uxtb	r3, r3
 800860c:	2b00      	cmp	r3, #0
 800860e:	d106      	bne.n	800861e <USBH_ParseDevDesc+0xb6>
 8008610:	e001      	b.n	8008616 <USBH_ParseDevDesc+0xae>
 8008612:	2b40      	cmp	r3, #64	@ 0x40
 8008614:	d003      	beq.n	800861e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	2208      	movs	r2, #8
 800861a:	71da      	strb	r2, [r3, #7]
        break;
 800861c:	e000      	b.n	8008620 <USBH_ParseDevDesc+0xb8>
        break;
 800861e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008620:	e00e      	b.n	8008640 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008628:	2b02      	cmp	r3, #2
 800862a:	d107      	bne.n	800863c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	79db      	ldrb	r3, [r3, #7]
 8008630:	2b08      	cmp	r3, #8
 8008632:	d005      	beq.n	8008640 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	2208      	movs	r2, #8
 8008638:	71da      	strb	r2, [r3, #7]
 800863a:	e001      	b.n	8008640 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800863c:	2303      	movs	r3, #3
 800863e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008640:	88fb      	ldrh	r3, [r7, #6]
 8008642:	2b08      	cmp	r3, #8
 8008644:	d936      	bls.n	80086b4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	3308      	adds	r3, #8
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	461a      	mov	r2, r3
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	3309      	adds	r3, #9
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	021b      	lsls	r3, r3, #8
 8008656:	b29b      	uxth	r3, r3
 8008658:	4313      	orrs	r3, r2
 800865a:	b29a      	uxth	r2, r3
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	330a      	adds	r3, #10
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	461a      	mov	r2, r3
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	330b      	adds	r3, #11
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	021b      	lsls	r3, r3, #8
 8008670:	b29b      	uxth	r3, r3
 8008672:	4313      	orrs	r3, r2
 8008674:	b29a      	uxth	r2, r3
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	330c      	adds	r3, #12
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	461a      	mov	r2, r3
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	330d      	adds	r3, #13
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	021b      	lsls	r3, r3, #8
 800868a:	b29b      	uxth	r3, r3
 800868c:	4313      	orrs	r3, r2
 800868e:	b29a      	uxth	r2, r3
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	7b9a      	ldrb	r2, [r3, #14]
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	7bda      	ldrb	r2, [r3, #15]
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	7c1a      	ldrb	r2, [r3, #16]
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	7c5a      	ldrb	r2, [r3, #17]
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80086b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	371c      	adds	r7, #28
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	01000101 	.word	0x01000101

080086c8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08c      	sub	sp, #48	@ 0x30
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	4613      	mov	r3, r2
 80086d4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80086dc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80086de:	2300      	movs	r3, #0
 80086e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80086e4:	2300      	movs	r3, #0
 80086e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80086ea:	2300      	movs	r3, #0
 80086ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d101      	bne.n	80086fa <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80086f6:	2302      	movs	r3, #2
 80086f8:	e0de      	b.n	80088b8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80086fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	2b09      	cmp	r3, #9
 8008704:	d002      	beq.n	800870c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008708:	2209      	movs	r2, #9
 800870a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	781a      	ldrb	r2, [r3, #0]
 8008710:	6a3b      	ldr	r3, [r7, #32]
 8008712:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	785a      	ldrb	r2, [r3, #1]
 8008718:	6a3b      	ldr	r3, [r7, #32]
 800871a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	3302      	adds	r3, #2
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	461a      	mov	r2, r3
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	3303      	adds	r3, #3
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	021b      	lsls	r3, r3, #8
 800872c:	b29b      	uxth	r3, r3
 800872e:	4313      	orrs	r3, r2
 8008730:	b29b      	uxth	r3, r3
 8008732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008736:	bf28      	it	cs
 8008738:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800873c:	b29a      	uxth	r2, r3
 800873e:	6a3b      	ldr	r3, [r7, #32]
 8008740:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	791a      	ldrb	r2, [r3, #4]
 8008746:	6a3b      	ldr	r3, [r7, #32]
 8008748:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	795a      	ldrb	r2, [r3, #5]
 800874e:	6a3b      	ldr	r3, [r7, #32]
 8008750:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	799a      	ldrb	r2, [r3, #6]
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	79da      	ldrb	r2, [r3, #7]
 800875e:	6a3b      	ldr	r3, [r7, #32]
 8008760:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	7a1a      	ldrb	r2, [r3, #8]
 8008766:	6a3b      	ldr	r3, [r7, #32]
 8008768:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800876a:	88fb      	ldrh	r3, [r7, #6]
 800876c:	2b09      	cmp	r3, #9
 800876e:	f240 80a1 	bls.w	80088b4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008772:	2309      	movs	r3, #9
 8008774:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008776:	2300      	movs	r3, #0
 8008778:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800877a:	e085      	b.n	8008888 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800877c:	f107 0316 	add.w	r3, r7, #22
 8008780:	4619      	mov	r1, r3
 8008782:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008784:	f000 f9e6 	bl	8008b54 <USBH_GetNextDesc>
 8008788:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800878a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878c:	785b      	ldrb	r3, [r3, #1]
 800878e:	2b04      	cmp	r3, #4
 8008790:	d17a      	bne.n	8008888 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	2b09      	cmp	r3, #9
 8008798:	d002      	beq.n	80087a0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800879a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879c:	2209      	movs	r2, #9
 800879e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80087a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087a4:	221a      	movs	r2, #26
 80087a6:	fb02 f303 	mul.w	r3, r2, r3
 80087aa:	3308      	adds	r3, #8
 80087ac:	6a3a      	ldr	r2, [r7, #32]
 80087ae:	4413      	add	r3, r2
 80087b0:	3302      	adds	r3, #2
 80087b2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80087b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087b6:	69f8      	ldr	r0, [r7, #28]
 80087b8:	f000 f882 	bl	80088c0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80087bc:	2300      	movs	r3, #0
 80087be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80087c2:	2300      	movs	r3, #0
 80087c4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80087c6:	e043      	b.n	8008850 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80087c8:	f107 0316 	add.w	r3, r7, #22
 80087cc:	4619      	mov	r1, r3
 80087ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087d0:	f000 f9c0 	bl	8008b54 <USBH_GetNextDesc>
 80087d4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80087d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d8:	785b      	ldrb	r3, [r3, #1]
 80087da:	2b05      	cmp	r3, #5
 80087dc:	d138      	bne.n	8008850 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	795b      	ldrb	r3, [r3, #5]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d113      	bne.n	800880e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80087e6:	69fb      	ldr	r3, [r7, #28]
 80087e8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d003      	beq.n	80087f6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	799b      	ldrb	r3, [r3, #6]
 80087f2:	2b03      	cmp	r3, #3
 80087f4:	d10b      	bne.n	800880e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80087f6:	69fb      	ldr	r3, [r7, #28]
 80087f8:	79db      	ldrb	r3, [r3, #7]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d10b      	bne.n	8008816 <USBH_ParseCfgDesc+0x14e>
 80087fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	2b09      	cmp	r3, #9
 8008804:	d007      	beq.n	8008816 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008808:	2209      	movs	r2, #9
 800880a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800880c:	e003      	b.n	8008816 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800880e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008810:	2207      	movs	r2, #7
 8008812:	701a      	strb	r2, [r3, #0]
 8008814:	e000      	b.n	8008818 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008816:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008818:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800881c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008820:	3201      	adds	r2, #1
 8008822:	00d2      	lsls	r2, r2, #3
 8008824:	211a      	movs	r1, #26
 8008826:	fb01 f303 	mul.w	r3, r1, r3
 800882a:	4413      	add	r3, r2
 800882c:	3308      	adds	r3, #8
 800882e:	6a3a      	ldr	r2, [r7, #32]
 8008830:	4413      	add	r3, r2
 8008832:	3304      	adds	r3, #4
 8008834:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008836:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008838:	69b9      	ldr	r1, [r7, #24]
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f000 f86f 	bl	800891e <USBH_ParseEPDesc>
 8008840:	4603      	mov	r3, r0
 8008842:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008846:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800884a:	3301      	adds	r3, #1
 800884c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008850:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008854:	2b01      	cmp	r3, #1
 8008856:	d80a      	bhi.n	800886e <USBH_ParseCfgDesc+0x1a6>
 8008858:	69fb      	ldr	r3, [r7, #28]
 800885a:	791b      	ldrb	r3, [r3, #4]
 800885c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008860:	429a      	cmp	r2, r3
 8008862:	d204      	bcs.n	800886e <USBH_ParseCfgDesc+0x1a6>
 8008864:	6a3b      	ldr	r3, [r7, #32]
 8008866:	885a      	ldrh	r2, [r3, #2]
 8008868:	8afb      	ldrh	r3, [r7, #22]
 800886a:	429a      	cmp	r2, r3
 800886c:	d8ac      	bhi.n	80087c8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	791b      	ldrb	r3, [r3, #4]
 8008872:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008876:	429a      	cmp	r2, r3
 8008878:	d201      	bcs.n	800887e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800887a:	2303      	movs	r3, #3
 800887c:	e01c      	b.n	80088b8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800887e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008882:	3301      	adds	r3, #1
 8008884:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800888c:	2b01      	cmp	r3, #1
 800888e:	d805      	bhi.n	800889c <USBH_ParseCfgDesc+0x1d4>
 8008890:	6a3b      	ldr	r3, [r7, #32]
 8008892:	885a      	ldrh	r2, [r3, #2]
 8008894:	8afb      	ldrh	r3, [r7, #22]
 8008896:	429a      	cmp	r2, r3
 8008898:	f63f af70 	bhi.w	800877c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800889c:	6a3b      	ldr	r3, [r7, #32]
 800889e:	791b      	ldrb	r3, [r3, #4]
 80088a0:	2b02      	cmp	r3, #2
 80088a2:	bf28      	it	cs
 80088a4:	2302      	movcs	r3, #2
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d201      	bcs.n	80088b4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80088b0:	2303      	movs	r3, #3
 80088b2:	e001      	b.n	80088b8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80088b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3730      	adds	r7, #48	@ 0x30
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	781a      	ldrb	r2, [r3, #0]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	785a      	ldrb	r2, [r3, #1]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	789a      	ldrb	r2, [r3, #2]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	78da      	ldrb	r2, [r3, #3]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	791a      	ldrb	r2, [r3, #4]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	795a      	ldrb	r2, [r3, #5]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	799a      	ldrb	r2, [r3, #6]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	79da      	ldrb	r2, [r3, #7]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	7a1a      	ldrb	r2, [r3, #8]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	721a      	strb	r2, [r3, #8]
}
 8008912:	bf00      	nop
 8008914:	370c      	adds	r7, #12
 8008916:	46bd      	mov	sp, r7
 8008918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891c:	4770      	bx	lr

0800891e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800891e:	b480      	push	{r7}
 8008920:	b087      	sub	sp, #28
 8008922:	af00      	add	r7, sp, #0
 8008924:	60f8      	str	r0, [r7, #12]
 8008926:	60b9      	str	r1, [r7, #8]
 8008928:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800892a:	2300      	movs	r3, #0
 800892c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	781a      	ldrb	r2, [r3, #0]
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	785a      	ldrb	r2, [r3, #1]
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	789a      	ldrb	r2, [r3, #2]
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	78da      	ldrb	r2, [r3, #3]
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	3304      	adds	r3, #4
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	461a      	mov	r2, r3
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	3305      	adds	r3, #5
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	021b      	lsls	r3, r3, #8
 800895e:	b29b      	uxth	r3, r3
 8008960:	4313      	orrs	r3, r2
 8008962:	b29a      	uxth	r2, r3
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	799a      	ldrb	r2, [r3, #6]
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	889b      	ldrh	r3, [r3, #4]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d009      	beq.n	800898c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800897c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008980:	d804      	bhi.n	800898c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008986:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800898a:	d901      	bls.n	8008990 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800898c:	2303      	movs	r3, #3
 800898e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008996:	2b00      	cmp	r3, #0
 8008998:	d136      	bne.n	8008a08 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	78db      	ldrb	r3, [r3, #3]
 800899e:	f003 0303 	and.w	r3, r3, #3
 80089a2:	2b02      	cmp	r3, #2
 80089a4:	d108      	bne.n	80089b8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	889b      	ldrh	r3, [r3, #4]
 80089aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089ae:	f240 8097 	bls.w	8008ae0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80089b2:	2303      	movs	r3, #3
 80089b4:	75fb      	strb	r3, [r7, #23]
 80089b6:	e093      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	78db      	ldrb	r3, [r3, #3]
 80089bc:	f003 0303 	and.w	r3, r3, #3
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d107      	bne.n	80089d4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	889b      	ldrh	r3, [r3, #4]
 80089c8:	2b40      	cmp	r3, #64	@ 0x40
 80089ca:	f240 8089 	bls.w	8008ae0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80089ce:	2303      	movs	r3, #3
 80089d0:	75fb      	strb	r3, [r7, #23]
 80089d2:	e085      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	78db      	ldrb	r3, [r3, #3]
 80089d8:	f003 0303 	and.w	r3, r3, #3
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d005      	beq.n	80089ec <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	78db      	ldrb	r3, [r3, #3]
 80089e4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80089e8:	2b03      	cmp	r3, #3
 80089ea:	d10a      	bne.n	8008a02 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	799b      	ldrb	r3, [r3, #6]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d003      	beq.n	80089fc <USBH_ParseEPDesc+0xde>
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	799b      	ldrb	r3, [r3, #6]
 80089f8:	2b10      	cmp	r3, #16
 80089fa:	d970      	bls.n	8008ade <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80089fc:	2303      	movs	r3, #3
 80089fe:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008a00:	e06d      	b.n	8008ade <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008a02:	2303      	movs	r3, #3
 8008a04:	75fb      	strb	r3, [r7, #23]
 8008a06:	e06b      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d13c      	bne.n	8008a8c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	78db      	ldrb	r3, [r3, #3]
 8008a16:	f003 0303 	and.w	r3, r3, #3
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d005      	beq.n	8008a2a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	78db      	ldrb	r3, [r3, #3]
 8008a22:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d106      	bne.n	8008a38 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	889b      	ldrh	r3, [r3, #4]
 8008a2e:	2b40      	cmp	r3, #64	@ 0x40
 8008a30:	d956      	bls.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008a32:	2303      	movs	r3, #3
 8008a34:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008a36:	e053      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	78db      	ldrb	r3, [r3, #3]
 8008a3c:	f003 0303 	and.w	r3, r3, #3
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d10e      	bne.n	8008a62 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	799b      	ldrb	r3, [r3, #6]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d007      	beq.n	8008a5c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008a50:	2b10      	cmp	r3, #16
 8008a52:	d803      	bhi.n	8008a5c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008a58:	2b40      	cmp	r3, #64	@ 0x40
 8008a5a:	d941      	bls.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008a5c:	2303      	movs	r3, #3
 8008a5e:	75fb      	strb	r3, [r7, #23]
 8008a60:	e03e      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	78db      	ldrb	r3, [r3, #3]
 8008a66:	f003 0303 	and.w	r3, r3, #3
 8008a6a:	2b03      	cmp	r3, #3
 8008a6c:	d10b      	bne.n	8008a86 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	799b      	ldrb	r3, [r3, #6]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d004      	beq.n	8008a80 <USBH_ParseEPDesc+0x162>
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	889b      	ldrh	r3, [r3, #4]
 8008a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a7e:	d32f      	bcc.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008a80:	2303      	movs	r3, #3
 8008a82:	75fb      	strb	r3, [r7, #23]
 8008a84:	e02c      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008a86:	2303      	movs	r3, #3
 8008a88:	75fb      	strb	r3, [r7, #23]
 8008a8a:	e029      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d120      	bne.n	8008ad8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	78db      	ldrb	r3, [r3, #3]
 8008a9a:	f003 0303 	and.w	r3, r3, #3
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d106      	bne.n	8008ab0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	889b      	ldrh	r3, [r3, #4]
 8008aa6:	2b08      	cmp	r3, #8
 8008aa8:	d01a      	beq.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	75fb      	strb	r3, [r7, #23]
 8008aae:	e017      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	78db      	ldrb	r3, [r3, #3]
 8008ab4:	f003 0303 	and.w	r3, r3, #3
 8008ab8:	2b03      	cmp	r3, #3
 8008aba:	d10a      	bne.n	8008ad2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	799b      	ldrb	r3, [r3, #6]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d003      	beq.n	8008acc <USBH_ParseEPDesc+0x1ae>
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	889b      	ldrh	r3, [r3, #4]
 8008ac8:	2b08      	cmp	r3, #8
 8008aca:	d909      	bls.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008acc:	2303      	movs	r3, #3
 8008ace:	75fb      	strb	r3, [r7, #23]
 8008ad0:	e006      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008ad2:	2303      	movs	r3, #3
 8008ad4:	75fb      	strb	r3, [r7, #23]
 8008ad6:	e003      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008ad8:	2303      	movs	r3, #3
 8008ada:	75fb      	strb	r3, [r7, #23]
 8008adc:	e000      	b.n	8008ae0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008ade:	bf00      	nop
  }

  return status;
 8008ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	371c      	adds	r7, #28
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr

08008aee <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008aee:	b480      	push	{r7}
 8008af0:	b087      	sub	sp, #28
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	60f8      	str	r0, [r7, #12]
 8008af6:	60b9      	str	r1, [r7, #8]
 8008af8:	4613      	mov	r3, r2
 8008afa:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	3301      	adds	r3, #1
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	2b03      	cmp	r3, #3
 8008b04:	d120      	bne.n	8008b48 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	1e9a      	subs	r2, r3, #2
 8008b0c:	88fb      	ldrh	r3, [r7, #6]
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	bf28      	it	cs
 8008b12:	4613      	movcs	r3, r2
 8008b14:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3302      	adds	r3, #2
 8008b1a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	82fb      	strh	r3, [r7, #22]
 8008b20:	e00b      	b.n	8008b3a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008b22:	8afb      	ldrh	r3, [r7, #22]
 8008b24:	68fa      	ldr	r2, [r7, #12]
 8008b26:	4413      	add	r3, r2
 8008b28:	781a      	ldrb	r2, [r3, #0]
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	3301      	adds	r3, #1
 8008b32:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008b34:	8afb      	ldrh	r3, [r7, #22]
 8008b36:	3302      	adds	r3, #2
 8008b38:	82fb      	strh	r3, [r7, #22]
 8008b3a:	8afa      	ldrh	r2, [r7, #22]
 8008b3c:	8abb      	ldrh	r3, [r7, #20]
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d3ef      	bcc.n	8008b22 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	2200      	movs	r2, #0
 8008b46:	701a      	strb	r2, [r3, #0]
  }
}
 8008b48:	bf00      	nop
 8008b4a:	371c      	adds	r7, #28
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	881b      	ldrh	r3, [r3, #0]
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	7812      	ldrb	r2, [r2, #0]
 8008b66:	4413      	add	r3, r2
 8008b68:	b29a      	uxth	r2, r3
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4413      	add	r3, r2
 8008b78:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3714      	adds	r7, #20
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr

08008b88 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b086      	sub	sp, #24
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	4613      	mov	r3, r2
 8008b94:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008b96:	2301      	movs	r3, #1
 8008b98:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	789b      	ldrb	r3, [r3, #2]
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d002      	beq.n	8008ba8 <USBH_CtlReq+0x20>
 8008ba2:	2b02      	cmp	r3, #2
 8008ba4:	d00f      	beq.n	8008bc6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8008ba6:	e027      	b.n	8008bf8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	68ba      	ldr	r2, [r7, #8]
 8008bac:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	88fa      	ldrh	r2, [r7, #6]
 8008bb2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2202      	movs	r2, #2
 8008bbe:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	75fb      	strb	r3, [r7, #23]
      break;
 8008bc4:	e018      	b.n	8008bf8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008bc6:	68f8      	ldr	r0, [r7, #12]
 8008bc8:	f000 f81c 	bl	8008c04 <USBH_HandleControl>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008bd0:	7dfb      	ldrb	r3, [r7, #23]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d002      	beq.n	8008bdc <USBH_CtlReq+0x54>
 8008bd6:	7dfb      	ldrb	r3, [r7, #23]
 8008bd8:	2b03      	cmp	r3, #3
 8008bda:	d106      	bne.n	8008bea <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2201      	movs	r2, #1
 8008be0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2200      	movs	r2, #0
 8008be6:	761a      	strb	r2, [r3, #24]
      break;
 8008be8:	e005      	b.n	8008bf6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008bea:	7dfb      	ldrb	r3, [r7, #23]
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	d102      	bne.n	8008bf6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	709a      	strb	r2, [r3, #2]
      break;
 8008bf6:	bf00      	nop
  }
  return status;
 8008bf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3718      	adds	r7, #24
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
	...

08008c04 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b086      	sub	sp, #24
 8008c08:	af02      	add	r7, sp, #8
 8008c0a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008c10:	2300      	movs	r3, #0
 8008c12:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	7e1b      	ldrb	r3, [r3, #24]
 8008c18:	3b01      	subs	r3, #1
 8008c1a:	2b0a      	cmp	r3, #10
 8008c1c:	f200 8157 	bhi.w	8008ece <USBH_HandleControl+0x2ca>
 8008c20:	a201      	add	r2, pc, #4	@ (adr r2, 8008c28 <USBH_HandleControl+0x24>)
 8008c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c26:	bf00      	nop
 8008c28:	08008c55 	.word	0x08008c55
 8008c2c:	08008c6f 	.word	0x08008c6f
 8008c30:	08008cd9 	.word	0x08008cd9
 8008c34:	08008cff 	.word	0x08008cff
 8008c38:	08008d39 	.word	0x08008d39
 8008c3c:	08008d63 	.word	0x08008d63
 8008c40:	08008db5 	.word	0x08008db5
 8008c44:	08008dd7 	.word	0x08008dd7
 8008c48:	08008e13 	.word	0x08008e13
 8008c4c:	08008e39 	.word	0x08008e39
 8008c50:	08008e77 	.word	0x08008e77
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f103 0110 	add.w	r1, r3, #16
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	795b      	ldrb	r3, [r3, #5]
 8008c5e:	461a      	mov	r2, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f945 	bl	8008ef0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2202      	movs	r2, #2
 8008c6a:	761a      	strb	r2, [r3, #24]
      break;
 8008c6c:	e13a      	b.n	8008ee4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	795b      	ldrb	r3, [r3, #5]
 8008c72:	4619      	mov	r1, r3
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 fcd3 	bl	8009620 <USBH_LL_GetURBState>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008c7e:	7bbb      	ldrb	r3, [r7, #14]
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d11e      	bne.n	8008cc2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	7c1b      	ldrb	r3, [r3, #16]
 8008c88:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008c8c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	8adb      	ldrh	r3, [r3, #22]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00a      	beq.n	8008cac <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008c96:	7b7b      	ldrb	r3, [r7, #13]
 8008c98:	2b80      	cmp	r3, #128	@ 0x80
 8008c9a:	d103      	bne.n	8008ca4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2203      	movs	r2, #3
 8008ca0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008ca2:	e116      	b.n	8008ed2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2205      	movs	r2, #5
 8008ca8:	761a      	strb	r2, [r3, #24]
      break;
 8008caa:	e112      	b.n	8008ed2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8008cac:	7b7b      	ldrb	r3, [r7, #13]
 8008cae:	2b80      	cmp	r3, #128	@ 0x80
 8008cb0:	d103      	bne.n	8008cba <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2209      	movs	r2, #9
 8008cb6:	761a      	strb	r2, [r3, #24]
      break;
 8008cb8:	e10b      	b.n	8008ed2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2207      	movs	r2, #7
 8008cbe:	761a      	strb	r2, [r3, #24]
      break;
 8008cc0:	e107      	b.n	8008ed2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008cc2:	7bbb      	ldrb	r3, [r7, #14]
 8008cc4:	2b04      	cmp	r3, #4
 8008cc6:	d003      	beq.n	8008cd0 <USBH_HandleControl+0xcc>
 8008cc8:	7bbb      	ldrb	r3, [r7, #14]
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	f040 8101 	bne.w	8008ed2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	220b      	movs	r2, #11
 8008cd4:	761a      	strb	r2, [r3, #24]
      break;
 8008cd6:	e0fc      	b.n	8008ed2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008cde:	b29a      	uxth	r2, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6899      	ldr	r1, [r3, #8]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	899a      	ldrh	r2, [r3, #12]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	791b      	ldrb	r3, [r3, #4]
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f000 f93c 	bl	8008f6e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2204      	movs	r2, #4
 8008cfa:	761a      	strb	r2, [r3, #24]
      break;
 8008cfc:	e0f2      	b.n	8008ee4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	791b      	ldrb	r3, [r3, #4]
 8008d02:	4619      	mov	r1, r3
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 fc8b 	bl	8009620 <USBH_LL_GetURBState>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008d0e:	7bbb      	ldrb	r3, [r7, #14]
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d103      	bne.n	8008d1c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2209      	movs	r2, #9
 8008d18:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008d1a:	e0dc      	b.n	8008ed6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8008d1c:	7bbb      	ldrb	r3, [r7, #14]
 8008d1e:	2b05      	cmp	r3, #5
 8008d20:	d102      	bne.n	8008d28 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8008d22:	2303      	movs	r3, #3
 8008d24:	73fb      	strb	r3, [r7, #15]
      break;
 8008d26:	e0d6      	b.n	8008ed6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8008d28:	7bbb      	ldrb	r3, [r7, #14]
 8008d2a:	2b04      	cmp	r3, #4
 8008d2c:	f040 80d3 	bne.w	8008ed6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	220b      	movs	r2, #11
 8008d34:	761a      	strb	r2, [r3, #24]
      break;
 8008d36:	e0ce      	b.n	8008ed6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6899      	ldr	r1, [r3, #8]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	899a      	ldrh	r2, [r3, #12]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	795b      	ldrb	r3, [r3, #5]
 8008d44:	2001      	movs	r0, #1
 8008d46:	9000      	str	r0, [sp, #0]
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f000 f8eb 	bl	8008f24 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2206      	movs	r2, #6
 8008d5e:	761a      	strb	r2, [r3, #24]
      break;
 8008d60:	e0c0      	b.n	8008ee4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	795b      	ldrb	r3, [r3, #5]
 8008d66:	4619      	mov	r1, r3
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fc59 	bl	8009620 <USBH_LL_GetURBState>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008d72:	7bbb      	ldrb	r3, [r7, #14]
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d103      	bne.n	8008d80 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2207      	movs	r2, #7
 8008d7c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008d7e:	e0ac      	b.n	8008eda <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8008d80:	7bbb      	ldrb	r3, [r7, #14]
 8008d82:	2b05      	cmp	r3, #5
 8008d84:	d105      	bne.n	8008d92 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	220c      	movs	r2, #12
 8008d8a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8008d90:	e0a3      	b.n	8008eda <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008d92:	7bbb      	ldrb	r3, [r7, #14]
 8008d94:	2b02      	cmp	r3, #2
 8008d96:	d103      	bne.n	8008da0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2205      	movs	r2, #5
 8008d9c:	761a      	strb	r2, [r3, #24]
      break;
 8008d9e:	e09c      	b.n	8008eda <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8008da0:	7bbb      	ldrb	r3, [r7, #14]
 8008da2:	2b04      	cmp	r3, #4
 8008da4:	f040 8099 	bne.w	8008eda <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	220b      	movs	r2, #11
 8008dac:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008dae:	2302      	movs	r3, #2
 8008db0:	73fb      	strb	r3, [r7, #15]
      break;
 8008db2:	e092      	b.n	8008eda <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	791b      	ldrb	r3, [r3, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	2100      	movs	r1, #0
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 f8d6 	bl	8008f6e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008dc8:	b29a      	uxth	r2, r3
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2208      	movs	r2, #8
 8008dd2:	761a      	strb	r2, [r3, #24]

      break;
 8008dd4:	e086      	b.n	8008ee4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	791b      	ldrb	r3, [r3, #4]
 8008dda:	4619      	mov	r1, r3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 fc1f 	bl	8009620 <USBH_LL_GetURBState>
 8008de2:	4603      	mov	r3, r0
 8008de4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008de6:	7bbb      	ldrb	r3, [r7, #14]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d105      	bne.n	8008df8 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	220d      	movs	r2, #13
 8008df0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008df2:	2300      	movs	r3, #0
 8008df4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008df6:	e072      	b.n	8008ede <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8008df8:	7bbb      	ldrb	r3, [r7, #14]
 8008dfa:	2b04      	cmp	r3, #4
 8008dfc:	d103      	bne.n	8008e06 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	220b      	movs	r2, #11
 8008e02:	761a      	strb	r2, [r3, #24]
      break;
 8008e04:	e06b      	b.n	8008ede <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8008e06:	7bbb      	ldrb	r3, [r7, #14]
 8008e08:	2b05      	cmp	r3, #5
 8008e0a:	d168      	bne.n	8008ede <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8008e0c:	2303      	movs	r3, #3
 8008e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e10:	e065      	b.n	8008ede <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	795b      	ldrb	r3, [r3, #5]
 8008e16:	2201      	movs	r2, #1
 8008e18:	9200      	str	r2, [sp, #0]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 f880 	bl	8008f24 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e2a:	b29a      	uxth	r2, r3
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	220a      	movs	r2, #10
 8008e34:	761a      	strb	r2, [r3, #24]
      break;
 8008e36:	e055      	b.n	8008ee4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	795b      	ldrb	r3, [r3, #5]
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 fbee 	bl	8009620 <USBH_LL_GetURBState>
 8008e44:	4603      	mov	r3, r0
 8008e46:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008e48:	7bbb      	ldrb	r3, [r7, #14]
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d105      	bne.n	8008e5a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	220d      	movs	r2, #13
 8008e56:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008e58:	e043      	b.n	8008ee2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008e5a:	7bbb      	ldrb	r3, [r7, #14]
 8008e5c:	2b02      	cmp	r3, #2
 8008e5e:	d103      	bne.n	8008e68 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2209      	movs	r2, #9
 8008e64:	761a      	strb	r2, [r3, #24]
      break;
 8008e66:	e03c      	b.n	8008ee2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8008e68:	7bbb      	ldrb	r3, [r7, #14]
 8008e6a:	2b04      	cmp	r3, #4
 8008e6c:	d139      	bne.n	8008ee2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	220b      	movs	r2, #11
 8008e72:	761a      	strb	r2, [r3, #24]
      break;
 8008e74:	e035      	b.n	8008ee2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	7e5b      	ldrb	r3, [r3, #25]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	b2da      	uxtb	r2, r3
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	765a      	strb	r2, [r3, #25]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	7e5b      	ldrb	r3, [r3, #25]
 8008e86:	2b02      	cmp	r3, #2
 8008e88:	d806      	bhi.n	8008e98 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008e96:	e025      	b.n	8008ee4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008e9e:	2106      	movs	r1, #6
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	795b      	ldrb	r3, [r3, #5]
 8008eae:	4619      	mov	r1, r3
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 f8e8 	bl	8009086 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	791b      	ldrb	r3, [r3, #4]
 8008eba:	4619      	mov	r1, r3
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f000 f8e2 	bl	8009086 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008ec8:	2302      	movs	r3, #2
 8008eca:	73fb      	strb	r3, [r7, #15]
      break;
 8008ecc:	e00a      	b.n	8008ee4 <USBH_HandleControl+0x2e0>

    default:
      break;
 8008ece:	bf00      	nop
 8008ed0:	e008      	b.n	8008ee4 <USBH_HandleControl+0x2e0>
      break;
 8008ed2:	bf00      	nop
 8008ed4:	e006      	b.n	8008ee4 <USBH_HandleControl+0x2e0>
      break;
 8008ed6:	bf00      	nop
 8008ed8:	e004      	b.n	8008ee4 <USBH_HandleControl+0x2e0>
      break;
 8008eda:	bf00      	nop
 8008edc:	e002      	b.n	8008ee4 <USBH_HandleControl+0x2e0>
      break;
 8008ede:	bf00      	nop
 8008ee0:	e000      	b.n	8008ee4 <USBH_HandleControl+0x2e0>
      break;
 8008ee2:	bf00      	nop
  }

  return status;
 8008ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3710      	adds	r7, #16
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}
 8008eee:	bf00      	nop

08008ef0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b088      	sub	sp, #32
 8008ef4:	af04      	add	r7, sp, #16
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	4613      	mov	r3, r2
 8008efc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008efe:	79f9      	ldrb	r1, [r7, #7]
 8008f00:	2300      	movs	r3, #0
 8008f02:	9303      	str	r3, [sp, #12]
 8008f04:	2308      	movs	r3, #8
 8008f06:	9302      	str	r3, [sp, #8]
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	9301      	str	r3, [sp, #4]
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	9300      	str	r3, [sp, #0]
 8008f10:	2300      	movs	r3, #0
 8008f12:	2200      	movs	r2, #0
 8008f14:	68f8      	ldr	r0, [r7, #12]
 8008f16:	f000 fb52 	bl	80095be <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008f1a:	2300      	movs	r3, #0
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3710      	adds	r7, #16
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b088      	sub	sp, #32
 8008f28:	af04      	add	r7, sp, #16
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	4611      	mov	r1, r2
 8008f30:	461a      	mov	r2, r3
 8008f32:	460b      	mov	r3, r1
 8008f34:	80fb      	strh	r3, [r7, #6]
 8008f36:	4613      	mov	r3, r2
 8008f38:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d001      	beq.n	8008f48 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008f44:	2300      	movs	r3, #0
 8008f46:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008f48:	7979      	ldrb	r1, [r7, #5]
 8008f4a:	7e3b      	ldrb	r3, [r7, #24]
 8008f4c:	9303      	str	r3, [sp, #12]
 8008f4e:	88fb      	ldrh	r3, [r7, #6]
 8008f50:	9302      	str	r3, [sp, #8]
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	9301      	str	r3, [sp, #4]
 8008f56:	2301      	movs	r3, #1
 8008f58:	9300      	str	r3, [sp, #0]
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	68f8      	ldr	r0, [r7, #12]
 8008f60:	f000 fb2d 	bl	80095be <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008f64:	2300      	movs	r3, #0
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}

08008f6e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b088      	sub	sp, #32
 8008f72:	af04      	add	r7, sp, #16
 8008f74:	60f8      	str	r0, [r7, #12]
 8008f76:	60b9      	str	r1, [r7, #8]
 8008f78:	4611      	mov	r1, r2
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	460b      	mov	r3, r1
 8008f7e:	80fb      	strh	r3, [r7, #6]
 8008f80:	4613      	mov	r3, r2
 8008f82:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008f84:	7979      	ldrb	r1, [r7, #5]
 8008f86:	2300      	movs	r3, #0
 8008f88:	9303      	str	r3, [sp, #12]
 8008f8a:	88fb      	ldrh	r3, [r7, #6]
 8008f8c:	9302      	str	r3, [sp, #8]
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	9301      	str	r3, [sp, #4]
 8008f92:	2301      	movs	r3, #1
 8008f94:	9300      	str	r3, [sp, #0]
 8008f96:	2300      	movs	r3, #0
 8008f98:	2201      	movs	r2, #1
 8008f9a:	68f8      	ldr	r0, [r7, #12]
 8008f9c:	f000 fb0f 	bl	80095be <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008fa0:	2300      	movs	r3, #0

}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b088      	sub	sp, #32
 8008fae:	af04      	add	r7, sp, #16
 8008fb0:	60f8      	str	r0, [r7, #12]
 8008fb2:	60b9      	str	r1, [r7, #8]
 8008fb4:	4611      	mov	r1, r2
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	460b      	mov	r3, r1
 8008fba:	80fb      	strh	r3, [r7, #6]
 8008fbc:	4613      	mov	r3, r2
 8008fbe:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008fc0:	7979      	ldrb	r1, [r7, #5]
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	9303      	str	r3, [sp, #12]
 8008fc6:	88fb      	ldrh	r3, [r7, #6]
 8008fc8:	9302      	str	r3, [sp, #8]
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	9301      	str	r3, [sp, #4]
 8008fce:	2301      	movs	r3, #1
 8008fd0:	9300      	str	r3, [sp, #0]
 8008fd2:	2302      	movs	r3, #2
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	68f8      	ldr	r0, [r7, #12]
 8008fd8:	f000 faf1 	bl	80095be <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3710      	adds	r7, #16
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}

08008fe6 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008fe6:	b580      	push	{r7, lr}
 8008fe8:	b086      	sub	sp, #24
 8008fea:	af04      	add	r7, sp, #16
 8008fec:	6078      	str	r0, [r7, #4]
 8008fee:	4608      	mov	r0, r1
 8008ff0:	4611      	mov	r1, r2
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	70fb      	strb	r3, [r7, #3]
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	70bb      	strb	r3, [r7, #2]
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009000:	7878      	ldrb	r0, [r7, #1]
 8009002:	78ba      	ldrb	r2, [r7, #2]
 8009004:	78f9      	ldrb	r1, [r7, #3]
 8009006:	8b3b      	ldrh	r3, [r7, #24]
 8009008:	9302      	str	r3, [sp, #8]
 800900a:	7d3b      	ldrb	r3, [r7, #20]
 800900c:	9301      	str	r3, [sp, #4]
 800900e:	7c3b      	ldrb	r3, [r7, #16]
 8009010:	9300      	str	r3, [sp, #0]
 8009012:	4603      	mov	r3, r0
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 fa84 	bl	8009522 <USBH_LL_OpenPipe>

  return USBH_OK;
 800901a:	2300      	movs	r3, #0
}
 800901c:	4618      	mov	r0, r3
 800901e:	3708      	adds	r7, #8
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
 800902c:	460b      	mov	r3, r1
 800902e:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009030:	78fb      	ldrb	r3, [r7, #3]
 8009032:	4619      	mov	r1, r3
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 faa3 	bl	8009580 <USBH_LL_ClosePipe>

  return USBH_OK;
 800903a:	2300      	movs	r3, #0
}
 800903c:	4618      	mov	r0, r3
 800903e:	3708      	adds	r7, #8
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b084      	sub	sp, #16
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	460b      	mov	r3, r1
 800904e:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f000 f836 	bl	80090c2 <USBH_GetFreePipe>
 8009056:	4603      	mov	r3, r0
 8009058:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800905a:	89fb      	ldrh	r3, [r7, #14]
 800905c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009060:	4293      	cmp	r3, r2
 8009062:	d00a      	beq.n	800907a <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009064:	78fa      	ldrb	r2, [r7, #3]
 8009066:	89fb      	ldrh	r3, [r7, #14]
 8009068:	f003 030f 	and.w	r3, r3, #15
 800906c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009070:	6879      	ldr	r1, [r7, #4]
 8009072:	33e0      	adds	r3, #224	@ 0xe0
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	440b      	add	r3, r1
 8009078:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800907a:	89fb      	ldrh	r3, [r7, #14]
 800907c:	b2db      	uxtb	r3, r3
}
 800907e:	4618      	mov	r0, r3
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009086:	b480      	push	{r7}
 8009088:	b083      	sub	sp, #12
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	460b      	mov	r3, r1
 8009090:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009092:	78fb      	ldrb	r3, [r7, #3]
 8009094:	2b0f      	cmp	r3, #15
 8009096:	d80d      	bhi.n	80090b4 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009098:	78fb      	ldrb	r3, [r7, #3]
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	33e0      	adds	r3, #224	@ 0xe0
 800909e:	009b      	lsls	r3, r3, #2
 80090a0:	4413      	add	r3, r2
 80090a2:	685a      	ldr	r2, [r3, #4]
 80090a4:	78fb      	ldrb	r3, [r7, #3]
 80090a6:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80090aa:	6879      	ldr	r1, [r7, #4]
 80090ac:	33e0      	adds	r3, #224	@ 0xe0
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	440b      	add	r3, r1
 80090b2:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr

080090c2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80090c2:	b480      	push	{r7}
 80090c4:	b085      	sub	sp, #20
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80090ca:	2300      	movs	r3, #0
 80090cc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80090ce:	2300      	movs	r3, #0
 80090d0:	73fb      	strb	r3, [r7, #15]
 80090d2:	e00f      	b.n	80090f4 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80090d4:	7bfb      	ldrb	r3, [r7, #15]
 80090d6:	687a      	ldr	r2, [r7, #4]
 80090d8:	33e0      	adds	r3, #224	@ 0xe0
 80090da:	009b      	lsls	r3, r3, #2
 80090dc:	4413      	add	r3, r2
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d102      	bne.n	80090ee <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
 80090ea:	b29b      	uxth	r3, r3
 80090ec:	e007      	b.n	80090fe <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80090ee:	7bfb      	ldrb	r3, [r7, #15]
 80090f0:	3301      	adds	r3, #1
 80090f2:	73fb      	strb	r3, [r7, #15]
 80090f4:	7bfb      	ldrb	r3, [r7, #15]
 80090f6:	2b0f      	cmp	r3, #15
 80090f8:	d9ec      	bls.n	80090d4 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80090fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3714      	adds	r7, #20
 8009102:	46bd      	mov	sp, r7
 8009104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009108:	4770      	bx	lr
	...

0800910c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009110:	2201      	movs	r2, #1
 8009112:	490e      	ldr	r1, [pc, #56]	@ (800914c <MX_USB_HOST_Init+0x40>)
 8009114:	480e      	ldr	r0, [pc, #56]	@ (8009150 <MX_USB_HOST_Init+0x44>)
 8009116:	f7fe fb94 	bl	8007842 <USBH_Init>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d001      	beq.n	8009124 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009120:	f7f9 f85f 	bl	80021e2 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 8009124:	490b      	ldr	r1, [pc, #44]	@ (8009154 <MX_USB_HOST_Init+0x48>)
 8009126:	480a      	ldr	r0, [pc, #40]	@ (8009150 <MX_USB_HOST_Init+0x44>)
 8009128:	f7fe fc36 	bl	8007998 <USBH_RegisterClass>
 800912c:	4603      	mov	r3, r0
 800912e:	2b00      	cmp	r3, #0
 8009130:	d001      	beq.n	8009136 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009132:	f7f9 f856 	bl	80021e2 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009136:	4806      	ldr	r0, [pc, #24]	@ (8009150 <MX_USB_HOST_Init+0x44>)
 8009138:	f7fe fc58 	bl	80079ec <USBH_Start>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d001      	beq.n	8009146 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009142:	f7f9 f84e 	bl	80021e2 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009146:	bf00      	nop
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	0800916d 	.word	0x0800916d
 8009150:	200002dc 	.word	0x200002dc
 8009154:	20000188 	.word	0x20000188

08009158 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800915c:	4802      	ldr	r0, [pc, #8]	@ (8009168 <MX_USB_HOST_Process+0x10>)
 800915e:	f7fe fc55 	bl	8007a0c <USBH_Process>
}
 8009162:	bf00      	nop
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	200002dc 	.word	0x200002dc

0800916c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	460b      	mov	r3, r1
 8009176:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009178:	78fb      	ldrb	r3, [r7, #3]
 800917a:	3b01      	subs	r3, #1
 800917c:	2b04      	cmp	r3, #4
 800917e:	d819      	bhi.n	80091b4 <USBH_UserProcess+0x48>
 8009180:	a201      	add	r2, pc, #4	@ (adr r2, 8009188 <USBH_UserProcess+0x1c>)
 8009182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009186:	bf00      	nop
 8009188:	080091b5 	.word	0x080091b5
 800918c:	080091a5 	.word	0x080091a5
 8009190:	080091b5 	.word	0x080091b5
 8009194:	080091ad 	.word	0x080091ad
 8009198:	0800919d 	.word	0x0800919d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800919c:	4b09      	ldr	r3, [pc, #36]	@ (80091c4 <USBH_UserProcess+0x58>)
 800919e:	2203      	movs	r2, #3
 80091a0:	701a      	strb	r2, [r3, #0]
  break;
 80091a2:	e008      	b.n	80091b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80091a4:	4b07      	ldr	r3, [pc, #28]	@ (80091c4 <USBH_UserProcess+0x58>)
 80091a6:	2202      	movs	r2, #2
 80091a8:	701a      	strb	r2, [r3, #0]
  break;
 80091aa:	e004      	b.n	80091b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80091ac:	4b05      	ldr	r3, [pc, #20]	@ (80091c4 <USBH_UserProcess+0x58>)
 80091ae:	2201      	movs	r2, #1
 80091b0:	701a      	strb	r2, [r3, #0]
  break;
 80091b2:	e000      	b.n	80091b6 <USBH_UserProcess+0x4a>

  default:
  break;
 80091b4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80091b6:	bf00      	nop
 80091b8:	370c      	adds	r7, #12
 80091ba:	46bd      	mov	sp, r7
 80091bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c0:	4770      	bx	lr
 80091c2:	bf00      	nop
 80091c4:	200006b4 	.word	0x200006b4

080091c8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b0ac      	sub	sp, #176	@ 0xb0
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091d0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80091d4:	2200      	movs	r2, #0
 80091d6:	601a      	str	r2, [r3, #0]
 80091d8:	605a      	str	r2, [r3, #4]
 80091da:	609a      	str	r2, [r3, #8]
 80091dc:	60da      	str	r2, [r3, #12]
 80091de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80091e0:	f107 0314 	add.w	r3, r7, #20
 80091e4:	2288      	movs	r2, #136	@ 0x88
 80091e6:	2100      	movs	r1, #0
 80091e8:	4618      	mov	r0, r3
 80091ea:	f000 fd9f 	bl	8009d2c <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80091f6:	d173      	bne.n	80092e0 <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80091f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80091fc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80091fe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009202:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8009206:	2301      	movs	r3, #1
 8009208:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800920a:	2301      	movs	r3, #1
 800920c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800920e:	2318      	movs	r3, #24
 8009210:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8009212:	2307      	movs	r3, #7
 8009214:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8009216:	2302      	movs	r3, #2
 8009218:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800921a:	2302      	movs	r3, #2
 800921c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800921e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009222:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009224:	f107 0314 	add.w	r3, r7, #20
 8009228:	4618      	mov	r0, r3
 800922a:	f7fc fc3b 	bl	8005aa4 <HAL_RCCEx_PeriphCLKConfig>
 800922e:	4603      	mov	r3, r0
 8009230:	2b00      	cmp	r3, #0
 8009232:	d001      	beq.n	8009238 <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 8009234:	f7f8 ffd5 	bl	80021e2 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009238:	4b2b      	ldr	r3, [pc, #172]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 800923a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800923c:	4a2a      	ldr	r2, [pc, #168]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 800923e:	f043 0301 	orr.w	r3, r3, #1
 8009242:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009244:	4b28      	ldr	r3, [pc, #160]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 8009246:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009248:	f003 0301 	and.w	r3, r3, #1
 800924c:	613b      	str	r3, [r7, #16]
 800924e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009250:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009254:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009258:	2302      	movs	r3, #2
 800925a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800925e:	2300      	movs	r3, #0
 8009260:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009264:	2303      	movs	r3, #3
 8009266:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800926a:	230a      	movs	r3, #10
 800926c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009270:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8009274:	4619      	mov	r1, r3
 8009276:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800927a:	f7f9 fb07 	bl	800288c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800927e:	4b1a      	ldr	r3, [pc, #104]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 8009280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009282:	4a19      	ldr	r2, [pc, #100]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 8009284:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800928a:	4b17      	ldr	r3, [pc, #92]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 800928c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800928e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009292:	60fb      	str	r3, [r7, #12]
 8009294:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009296:	4b14      	ldr	r3, [pc, #80]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 8009298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800929a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d114      	bne.n	80092cc <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092a2:	4b11      	ldr	r3, [pc, #68]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 80092a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092a6:	4a10      	ldr	r2, [pc, #64]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 80092a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80092ae:	4b0e      	ldr	r3, [pc, #56]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 80092b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092b6:	60bb      	str	r3, [r7, #8]
 80092b8:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80092ba:	f7fb fe1b 	bl	8004ef4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80092be:	4b0a      	ldr	r3, [pc, #40]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 80092c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092c2:	4a09      	ldr	r2, [pc, #36]	@ (80092e8 <HAL_HCD_MspInit+0x120>)
 80092c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80092ca:	e001      	b.n	80092d0 <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80092cc:	f7fb fe12 	bl	8004ef4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80092d0:	2200      	movs	r2, #0
 80092d2:	2100      	movs	r1, #0
 80092d4:	2043      	movs	r0, #67	@ 0x43
 80092d6:	f7f9 faa2 	bl	800281e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80092da:	2043      	movs	r0, #67	@ 0x43
 80092dc:	f7f9 fabb 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80092e0:	bf00      	nop
 80092e2:	37b0      	adds	r7, #176	@ 0xb0
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	40021000 	.word	0x40021000

080092ec <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b082      	sub	sp, #8
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80092fa:	4618      	mov	r0, r3
 80092fc:	f7fe ff65 	bl	80081ca <USBH_LL_IncTimer>
}
 8009300:	bf00      	nop
 8009302:	3708      	adds	r7, #8
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b082      	sub	sp, #8
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8009316:	4618      	mov	r0, r3
 8009318:	f7fe ff9d 	bl	8008256 <USBH_LL_Connect>
}
 800931c:	bf00      	nop
 800931e:	3708      	adds	r7, #8
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b082      	sub	sp, #8
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8009332:	4618      	mov	r0, r3
 8009334:	f7fe ffa6 	bl	8008284 <USBH_LL_Disconnect>
}
 8009338:	bf00      	nop
 800933a:	3708      	adds	r7, #8
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	460b      	mov	r3, r1
 800934a:	70fb      	strb	r3, [r7, #3]
 800934c:	4613      	mov	r3, r2
 800934e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009350:	bf00      	nop
 8009352:	370c      	adds	r7, #12
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr

0800935c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800936a:	4618      	mov	r0, r3
 800936c:	f7fe ff57 	bl	800821e <USBH_LL_PortEnabled>
}
 8009370:	bf00      	nop
 8009372:	3708      	adds	r7, #8
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b082      	sub	sp, #8
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8009386:	4618      	mov	r0, r3
 8009388:	f7fe ff57 	bl	800823a <USBH_LL_PortDisabled>
}
 800938c:	bf00      	nop
 800938e:	3708      	adds	r7, #8
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d12a      	bne.n	80093fc <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80093a6:	4a18      	ldr	r2, [pc, #96]	@ (8009408 <USBH_LL_Init+0x74>)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
  phost->pData = &hhcd_USB_OTG_FS;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	4a15      	ldr	r2, [pc, #84]	@ (8009408 <USBH_LL_Init+0x74>)
 80093b2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80093b6:	4b14      	ldr	r3, [pc, #80]	@ (8009408 <USBH_LL_Init+0x74>)
 80093b8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80093bc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80093be:	4b12      	ldr	r3, [pc, #72]	@ (8009408 <USBH_LL_Init+0x74>)
 80093c0:	2208      	movs	r2, #8
 80093c2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80093c4:	4b10      	ldr	r3, [pc, #64]	@ (8009408 <USBH_LL_Init+0x74>)
 80093c6:	2201      	movs	r2, #1
 80093c8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80093ca:	4b0f      	ldr	r3, [pc, #60]	@ (8009408 <USBH_LL_Init+0x74>)
 80093cc:	2200      	movs	r2, #0
 80093ce:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80093d0:	4b0d      	ldr	r3, [pc, #52]	@ (8009408 <USBH_LL_Init+0x74>)
 80093d2:	2202      	movs	r2, #2
 80093d4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80093d6:	4b0c      	ldr	r3, [pc, #48]	@ (8009408 <USBH_LL_Init+0x74>)
 80093d8:	2200      	movs	r2, #0
 80093da:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80093dc:	480a      	ldr	r0, [pc, #40]	@ (8009408 <USBH_LL_Init+0x74>)
 80093de:	f7f9 fc2f 	bl	8002c40 <HAL_HCD_Init>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d001      	beq.n	80093ec <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80093e8:	f7f8 fefb 	bl	80021e2 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80093ec:	4806      	ldr	r0, [pc, #24]	@ (8009408 <USBH_LL_Init+0x74>)
 80093ee:	f7fa f81d 	bl	800342c <HAL_HCD_GetCurrentFrame>
 80093f2:	4603      	mov	r3, r0
 80093f4:	4619      	mov	r1, r3
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f7fe fed8 	bl	80081ac <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80093fc:	2300      	movs	r3, #0
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3708      	adds	r7, #8
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
 8009406:	bf00      	nop
 8009408:	200006b8 	.word	0x200006b8

0800940c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009414:	2300      	movs	r3, #0
 8009416:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009418:	2300      	movs	r3, #0
 800941a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009422:	4618      	mov	r0, r3
 8009424:	f7f9 ff8c 	bl	8003340 <HAL_HCD_Start>
 8009428:	4603      	mov	r3, r0
 800942a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800942c:	7bfb      	ldrb	r3, [r7, #15]
 800942e:	4618      	mov	r0, r3
 8009430:	f000 f952 	bl	80096d8 <USBH_Get_USB_Status>
 8009434:	4603      	mov	r3, r0
 8009436:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009438:	7bbb      	ldrb	r3, [r7, #14]
}
 800943a:	4618      	mov	r0, r3
 800943c:	3710      	adds	r7, #16
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}

08009442 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009442:	b580      	push	{r7, lr}
 8009444:	b084      	sub	sp, #16
 8009446:	af00      	add	r7, sp, #0
 8009448:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800944a:	2300      	movs	r3, #0
 800944c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800944e:	2300      	movs	r3, #0
 8009450:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009458:	4618      	mov	r0, r3
 800945a:	f7f9 ff94 	bl	8003386 <HAL_HCD_Stop>
 800945e:	4603      	mov	r3, r0
 8009460:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009462:	7bfb      	ldrb	r3, [r7, #15]
 8009464:	4618      	mov	r0, r3
 8009466:	f000 f937 	bl	80096d8 <USBH_Get_USB_Status>
 800946a:	4603      	mov	r3, r0
 800946c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800946e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009470:	4618      	mov	r0, r3
 8009472:	3710      	adds	r7, #16
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009480:	2301      	movs	r3, #1
 8009482:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800948a:	4618      	mov	r0, r3
 800948c:	f7f9 ffdc 	bl	8003448 <HAL_HCD_GetCurrentSpeed>
 8009490:	4603      	mov	r3, r0
 8009492:	2b02      	cmp	r3, #2
 8009494:	d00c      	beq.n	80094b0 <USBH_LL_GetSpeed+0x38>
 8009496:	2b02      	cmp	r3, #2
 8009498:	d80d      	bhi.n	80094b6 <USBH_LL_GetSpeed+0x3e>
 800949a:	2b00      	cmp	r3, #0
 800949c:	d002      	beq.n	80094a4 <USBH_LL_GetSpeed+0x2c>
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d003      	beq.n	80094aa <USBH_LL_GetSpeed+0x32>
 80094a2:	e008      	b.n	80094b6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80094a4:	2300      	movs	r3, #0
 80094a6:	73fb      	strb	r3, [r7, #15]
    break;
 80094a8:	e008      	b.n	80094bc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80094aa:	2301      	movs	r3, #1
 80094ac:	73fb      	strb	r3, [r7, #15]
    break;
 80094ae:	e005      	b.n	80094bc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80094b0:	2302      	movs	r3, #2
 80094b2:	73fb      	strb	r3, [r7, #15]
    break;
 80094b4:	e002      	b.n	80094bc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80094b6:	2301      	movs	r3, #1
 80094b8:	73fb      	strb	r3, [r7, #15]
    break;
 80094ba:	bf00      	nop
  }
  return  speed;
 80094bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3710      	adds	r7, #16
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}

080094c6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b084      	sub	sp, #16
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094ce:	2300      	movs	r3, #0
 80094d0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80094d2:	2300      	movs	r3, #0
 80094d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80094dc:	4618      	mov	r0, r3
 80094de:	f7f9 ff6f 	bl	80033c0 <HAL_HCD_ResetPort>
 80094e2:	4603      	mov	r3, r0
 80094e4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80094e6:	7bfb      	ldrb	r3, [r7, #15]
 80094e8:	4618      	mov	r0, r3
 80094ea:	f000 f8f5 	bl	80096d8 <USBH_Get_USB_Status>
 80094ee:	4603      	mov	r3, r0
 80094f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3710      	adds	r7, #16
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b082      	sub	sp, #8
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	460b      	mov	r3, r1
 8009506:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800950e:	78fa      	ldrb	r2, [r7, #3]
 8009510:	4611      	mov	r1, r2
 8009512:	4618      	mov	r0, r3
 8009514:	f7f9 ff76 	bl	8003404 <HAL_HCD_HC_GetXferCount>
 8009518:	4603      	mov	r3, r0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3708      	adds	r7, #8
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}

08009522 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009522:	b590      	push	{r4, r7, lr}
 8009524:	b089      	sub	sp, #36	@ 0x24
 8009526:	af04      	add	r7, sp, #16
 8009528:	6078      	str	r0, [r7, #4]
 800952a:	4608      	mov	r0, r1
 800952c:	4611      	mov	r1, r2
 800952e:	461a      	mov	r2, r3
 8009530:	4603      	mov	r3, r0
 8009532:	70fb      	strb	r3, [r7, #3]
 8009534:	460b      	mov	r3, r1
 8009536:	70bb      	strb	r3, [r7, #2]
 8009538:	4613      	mov	r3, r2
 800953a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800953c:	2300      	movs	r3, #0
 800953e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009540:	2300      	movs	r3, #0
 8009542:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800954a:	787c      	ldrb	r4, [r7, #1]
 800954c:	78ba      	ldrb	r2, [r7, #2]
 800954e:	78f9      	ldrb	r1, [r7, #3]
 8009550:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009552:	9302      	str	r3, [sp, #8]
 8009554:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009558:	9301      	str	r3, [sp, #4]
 800955a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800955e:	9300      	str	r3, [sp, #0]
 8009560:	4623      	mov	r3, r4
 8009562:	f7f9 fbcd 	bl	8002d00 <HAL_HCD_HC_Init>
 8009566:	4603      	mov	r3, r0
 8009568:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800956a:	7bfb      	ldrb	r3, [r7, #15]
 800956c:	4618      	mov	r0, r3
 800956e:	f000 f8b3 	bl	80096d8 <USBH_Get_USB_Status>
 8009572:	4603      	mov	r3, r0
 8009574:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009576:	7bbb      	ldrb	r3, [r7, #14]
}
 8009578:	4618      	mov	r0, r3
 800957a:	3714      	adds	r7, #20
 800957c:	46bd      	mov	sp, r7
 800957e:	bd90      	pop	{r4, r7, pc}

08009580 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b084      	sub	sp, #16
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	460b      	mov	r3, r1
 800958a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800958c:	2300      	movs	r3, #0
 800958e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800959a:	78fa      	ldrb	r2, [r7, #3]
 800959c:	4611      	mov	r1, r2
 800959e:	4618      	mov	r0, r3
 80095a0:	f7f9 fc47 	bl	8002e32 <HAL_HCD_HC_Halt>
 80095a4:	4603      	mov	r3, r0
 80095a6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80095a8:	7bfb      	ldrb	r3, [r7, #15]
 80095aa:	4618      	mov	r0, r3
 80095ac:	f000 f894 	bl	80096d8 <USBH_Get_USB_Status>
 80095b0:	4603      	mov	r3, r0
 80095b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3710      	adds	r7, #16
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}

080095be <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80095be:	b590      	push	{r4, r7, lr}
 80095c0:	b089      	sub	sp, #36	@ 0x24
 80095c2:	af04      	add	r7, sp, #16
 80095c4:	6078      	str	r0, [r7, #4]
 80095c6:	4608      	mov	r0, r1
 80095c8:	4611      	mov	r1, r2
 80095ca:	461a      	mov	r2, r3
 80095cc:	4603      	mov	r3, r0
 80095ce:	70fb      	strb	r3, [r7, #3]
 80095d0:	460b      	mov	r3, r1
 80095d2:	70bb      	strb	r3, [r7, #2]
 80095d4:	4613      	mov	r3, r2
 80095d6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095d8:	2300      	movs	r3, #0
 80095da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80095dc:	2300      	movs	r3, #0
 80095de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80095e6:	787c      	ldrb	r4, [r7, #1]
 80095e8:	78ba      	ldrb	r2, [r7, #2]
 80095ea:	78f9      	ldrb	r1, [r7, #3]
 80095ec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80095f0:	9303      	str	r3, [sp, #12]
 80095f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80095f4:	9302      	str	r3, [sp, #8]
 80095f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f8:	9301      	str	r3, [sp, #4]
 80095fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	4623      	mov	r3, r4
 8009602:	f7f9 fc39 	bl	8002e78 <HAL_HCD_HC_SubmitRequest>
 8009606:	4603      	mov	r3, r0
 8009608:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800960a:	7bfb      	ldrb	r3, [r7, #15]
 800960c:	4618      	mov	r0, r3
 800960e:	f000 f863 	bl	80096d8 <USBH_Get_USB_Status>
 8009612:	4603      	mov	r3, r0
 8009614:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009616:	7bbb      	ldrb	r3, [r7, #14]
}
 8009618:	4618      	mov	r0, r3
 800961a:	3714      	adds	r7, #20
 800961c:	46bd      	mov	sp, r7
 800961e:	bd90      	pop	{r4, r7, pc}

08009620 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b082      	sub	sp, #8
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
 8009628:	460b      	mov	r3, r1
 800962a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009632:	78fa      	ldrb	r2, [r7, #3]
 8009634:	4611      	mov	r1, r2
 8009636:	4618      	mov	r0, r3
 8009638:	f7f9 fed0 	bl	80033dc <HAL_HCD_HC_GetURBState>
 800963c:	4603      	mov	r3, r0
}
 800963e:	4618      	mov	r0, r3
 8009640:	3708      	adds	r7, #8
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}

08009646 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009646:	b580      	push	{r7, lr}
 8009648:	b082      	sub	sp, #8
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
 800964e:	460b      	mov	r3, r1
 8009650:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8009652:	20c8      	movs	r0, #200	@ 0xc8
 8009654:	f7f8 ffe4 	bl	8002620 <HAL_Delay>
  return USBH_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009662:	b480      	push	{r7}
 8009664:	b085      	sub	sp, #20
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
 800966a:	460b      	mov	r3, r1
 800966c:	70fb      	strb	r3, [r7, #3]
 800966e:	4613      	mov	r3, r2
 8009670:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009678:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800967a:	78fb      	ldrb	r3, [r7, #3]
 800967c:	68fa      	ldr	r2, [r7, #12]
 800967e:	2134      	movs	r1, #52	@ 0x34
 8009680:	fb01 f303 	mul.w	r3, r1, r3
 8009684:	4413      	add	r3, r2
 8009686:	3317      	adds	r3, #23
 8009688:	781b      	ldrb	r3, [r3, #0]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d009      	beq.n	80096a2 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800968e:	78fb      	ldrb	r3, [r7, #3]
 8009690:	68fa      	ldr	r2, [r7, #12]
 8009692:	2134      	movs	r1, #52	@ 0x34
 8009694:	fb01 f303 	mul.w	r3, r1, r3
 8009698:	4413      	add	r3, r2
 800969a:	3334      	adds	r3, #52	@ 0x34
 800969c:	78ba      	ldrb	r2, [r7, #2]
 800969e:	701a      	strb	r2, [r3, #0]
 80096a0:	e008      	b.n	80096b4 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80096a2:	78fb      	ldrb	r3, [r7, #3]
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	2134      	movs	r1, #52	@ 0x34
 80096a8:	fb01 f303 	mul.w	r3, r1, r3
 80096ac:	4413      	add	r3, r2
 80096ae:	3335      	adds	r3, #53	@ 0x35
 80096b0:	78ba      	ldrb	r2, [r7, #2]
 80096b2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80096b4:	2300      	movs	r3, #0
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3714      	adds	r7, #20
 80096ba:	46bd      	mov	sp, r7
 80096bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c0:	4770      	bx	lr

080096c2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b082      	sub	sp, #8
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f7f8 ffa8 	bl	8002620 <HAL_Delay>
}
 80096d0:	bf00      	nop
 80096d2:	3708      	adds	r7, #8
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
 80096de:	4603      	mov	r3, r0
 80096e0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80096e2:	2300      	movs	r3, #0
 80096e4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80096e6:	79fb      	ldrb	r3, [r7, #7]
 80096e8:	2b03      	cmp	r3, #3
 80096ea:	d817      	bhi.n	800971c <USBH_Get_USB_Status+0x44>
 80096ec:	a201      	add	r2, pc, #4	@ (adr r2, 80096f4 <USBH_Get_USB_Status+0x1c>)
 80096ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f2:	bf00      	nop
 80096f4:	08009705 	.word	0x08009705
 80096f8:	0800970b 	.word	0x0800970b
 80096fc:	08009711 	.word	0x08009711
 8009700:	08009717 	.word	0x08009717
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009704:	2300      	movs	r3, #0
 8009706:	73fb      	strb	r3, [r7, #15]
    break;
 8009708:	e00b      	b.n	8009722 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800970a:	2302      	movs	r3, #2
 800970c:	73fb      	strb	r3, [r7, #15]
    break;
 800970e:	e008      	b.n	8009722 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009710:	2301      	movs	r3, #1
 8009712:	73fb      	strb	r3, [r7, #15]
    break;
 8009714:	e005      	b.n	8009722 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009716:	2302      	movs	r3, #2
 8009718:	73fb      	strb	r3, [r7, #15]
    break;
 800971a:	e002      	b.n	8009722 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800971c:	2302      	movs	r3, #2
 800971e:	73fb      	strb	r3, [r7, #15]
    break;
 8009720:	bf00      	nop
  }
  return usb_status;
 8009722:	7bfb      	ldrb	r3, [r7, #15]
}
 8009724:	4618      	mov	r0, r3
 8009726:	3714      	adds	r7, #20
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr

08009730 <malloc>:
 8009730:	4b02      	ldr	r3, [pc, #8]	@ (800973c <malloc+0xc>)
 8009732:	4601      	mov	r1, r0
 8009734:	6818      	ldr	r0, [r3, #0]
 8009736:	f000 b82d 	b.w	8009794 <_malloc_r>
 800973a:	bf00      	nop
 800973c:	200001b4 	.word	0x200001b4

08009740 <free>:
 8009740:	4b02      	ldr	r3, [pc, #8]	@ (800974c <free+0xc>)
 8009742:	4601      	mov	r1, r0
 8009744:	6818      	ldr	r0, [r3, #0]
 8009746:	f000 bb7d 	b.w	8009e44 <_free_r>
 800974a:	bf00      	nop
 800974c:	200001b4 	.word	0x200001b4

08009750 <sbrk_aligned>:
 8009750:	b570      	push	{r4, r5, r6, lr}
 8009752:	4e0f      	ldr	r6, [pc, #60]	@ (8009790 <sbrk_aligned+0x40>)
 8009754:	460c      	mov	r4, r1
 8009756:	6831      	ldr	r1, [r6, #0]
 8009758:	4605      	mov	r5, r0
 800975a:	b911      	cbnz	r1, 8009762 <sbrk_aligned+0x12>
 800975c:	f000 fb22 	bl	8009da4 <_sbrk_r>
 8009760:	6030      	str	r0, [r6, #0]
 8009762:	4621      	mov	r1, r4
 8009764:	4628      	mov	r0, r5
 8009766:	f000 fb1d 	bl	8009da4 <_sbrk_r>
 800976a:	1c43      	adds	r3, r0, #1
 800976c:	d103      	bne.n	8009776 <sbrk_aligned+0x26>
 800976e:	f04f 34ff 	mov.w	r4, #4294967295
 8009772:	4620      	mov	r0, r4
 8009774:	bd70      	pop	{r4, r5, r6, pc}
 8009776:	1cc4      	adds	r4, r0, #3
 8009778:	f024 0403 	bic.w	r4, r4, #3
 800977c:	42a0      	cmp	r0, r4
 800977e:	d0f8      	beq.n	8009772 <sbrk_aligned+0x22>
 8009780:	1a21      	subs	r1, r4, r0
 8009782:	4628      	mov	r0, r5
 8009784:	f000 fb0e 	bl	8009da4 <_sbrk_r>
 8009788:	3001      	adds	r0, #1
 800978a:	d1f2      	bne.n	8009772 <sbrk_aligned+0x22>
 800978c:	e7ef      	b.n	800976e <sbrk_aligned+0x1e>
 800978e:	bf00      	nop
 8009790:	20000a18 	.word	0x20000a18

08009794 <_malloc_r>:
 8009794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009798:	1ccd      	adds	r5, r1, #3
 800979a:	f025 0503 	bic.w	r5, r5, #3
 800979e:	3508      	adds	r5, #8
 80097a0:	2d0c      	cmp	r5, #12
 80097a2:	bf38      	it	cc
 80097a4:	250c      	movcc	r5, #12
 80097a6:	2d00      	cmp	r5, #0
 80097a8:	4606      	mov	r6, r0
 80097aa:	db01      	blt.n	80097b0 <_malloc_r+0x1c>
 80097ac:	42a9      	cmp	r1, r5
 80097ae:	d904      	bls.n	80097ba <_malloc_r+0x26>
 80097b0:	230c      	movs	r3, #12
 80097b2:	6033      	str	r3, [r6, #0]
 80097b4:	2000      	movs	r0, #0
 80097b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009890 <_malloc_r+0xfc>
 80097be:	f000 f869 	bl	8009894 <__malloc_lock>
 80097c2:	f8d8 3000 	ldr.w	r3, [r8]
 80097c6:	461c      	mov	r4, r3
 80097c8:	bb44      	cbnz	r4, 800981c <_malloc_r+0x88>
 80097ca:	4629      	mov	r1, r5
 80097cc:	4630      	mov	r0, r6
 80097ce:	f7ff ffbf 	bl	8009750 <sbrk_aligned>
 80097d2:	1c43      	adds	r3, r0, #1
 80097d4:	4604      	mov	r4, r0
 80097d6:	d158      	bne.n	800988a <_malloc_r+0xf6>
 80097d8:	f8d8 4000 	ldr.w	r4, [r8]
 80097dc:	4627      	mov	r7, r4
 80097de:	2f00      	cmp	r7, #0
 80097e0:	d143      	bne.n	800986a <_malloc_r+0xd6>
 80097e2:	2c00      	cmp	r4, #0
 80097e4:	d04b      	beq.n	800987e <_malloc_r+0xea>
 80097e6:	6823      	ldr	r3, [r4, #0]
 80097e8:	4639      	mov	r1, r7
 80097ea:	4630      	mov	r0, r6
 80097ec:	eb04 0903 	add.w	r9, r4, r3
 80097f0:	f000 fad8 	bl	8009da4 <_sbrk_r>
 80097f4:	4581      	cmp	r9, r0
 80097f6:	d142      	bne.n	800987e <_malloc_r+0xea>
 80097f8:	6821      	ldr	r1, [r4, #0]
 80097fa:	1a6d      	subs	r5, r5, r1
 80097fc:	4629      	mov	r1, r5
 80097fe:	4630      	mov	r0, r6
 8009800:	f7ff ffa6 	bl	8009750 <sbrk_aligned>
 8009804:	3001      	adds	r0, #1
 8009806:	d03a      	beq.n	800987e <_malloc_r+0xea>
 8009808:	6823      	ldr	r3, [r4, #0]
 800980a:	442b      	add	r3, r5
 800980c:	6023      	str	r3, [r4, #0]
 800980e:	f8d8 3000 	ldr.w	r3, [r8]
 8009812:	685a      	ldr	r2, [r3, #4]
 8009814:	bb62      	cbnz	r2, 8009870 <_malloc_r+0xdc>
 8009816:	f8c8 7000 	str.w	r7, [r8]
 800981a:	e00f      	b.n	800983c <_malloc_r+0xa8>
 800981c:	6822      	ldr	r2, [r4, #0]
 800981e:	1b52      	subs	r2, r2, r5
 8009820:	d420      	bmi.n	8009864 <_malloc_r+0xd0>
 8009822:	2a0b      	cmp	r2, #11
 8009824:	d917      	bls.n	8009856 <_malloc_r+0xc2>
 8009826:	1961      	adds	r1, r4, r5
 8009828:	42a3      	cmp	r3, r4
 800982a:	6025      	str	r5, [r4, #0]
 800982c:	bf18      	it	ne
 800982e:	6059      	strne	r1, [r3, #4]
 8009830:	6863      	ldr	r3, [r4, #4]
 8009832:	bf08      	it	eq
 8009834:	f8c8 1000 	streq.w	r1, [r8]
 8009838:	5162      	str	r2, [r4, r5]
 800983a:	604b      	str	r3, [r1, #4]
 800983c:	4630      	mov	r0, r6
 800983e:	f000 f82f 	bl	80098a0 <__malloc_unlock>
 8009842:	f104 000b 	add.w	r0, r4, #11
 8009846:	1d23      	adds	r3, r4, #4
 8009848:	f020 0007 	bic.w	r0, r0, #7
 800984c:	1ac2      	subs	r2, r0, r3
 800984e:	bf1c      	itt	ne
 8009850:	1a1b      	subne	r3, r3, r0
 8009852:	50a3      	strne	r3, [r4, r2]
 8009854:	e7af      	b.n	80097b6 <_malloc_r+0x22>
 8009856:	6862      	ldr	r2, [r4, #4]
 8009858:	42a3      	cmp	r3, r4
 800985a:	bf0c      	ite	eq
 800985c:	f8c8 2000 	streq.w	r2, [r8]
 8009860:	605a      	strne	r2, [r3, #4]
 8009862:	e7eb      	b.n	800983c <_malloc_r+0xa8>
 8009864:	4623      	mov	r3, r4
 8009866:	6864      	ldr	r4, [r4, #4]
 8009868:	e7ae      	b.n	80097c8 <_malloc_r+0x34>
 800986a:	463c      	mov	r4, r7
 800986c:	687f      	ldr	r7, [r7, #4]
 800986e:	e7b6      	b.n	80097de <_malloc_r+0x4a>
 8009870:	461a      	mov	r2, r3
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	42a3      	cmp	r3, r4
 8009876:	d1fb      	bne.n	8009870 <_malloc_r+0xdc>
 8009878:	2300      	movs	r3, #0
 800987a:	6053      	str	r3, [r2, #4]
 800987c:	e7de      	b.n	800983c <_malloc_r+0xa8>
 800987e:	230c      	movs	r3, #12
 8009880:	6033      	str	r3, [r6, #0]
 8009882:	4630      	mov	r0, r6
 8009884:	f000 f80c 	bl	80098a0 <__malloc_unlock>
 8009888:	e794      	b.n	80097b4 <_malloc_r+0x20>
 800988a:	6005      	str	r5, [r0, #0]
 800988c:	e7d6      	b.n	800983c <_malloc_r+0xa8>
 800988e:	bf00      	nop
 8009890:	20000a1c 	.word	0x20000a1c

08009894 <__malloc_lock>:
 8009894:	4801      	ldr	r0, [pc, #4]	@ (800989c <__malloc_lock+0x8>)
 8009896:	f000 bad2 	b.w	8009e3e <__retarget_lock_acquire_recursive>
 800989a:	bf00      	nop
 800989c:	20000b60 	.word	0x20000b60

080098a0 <__malloc_unlock>:
 80098a0:	4801      	ldr	r0, [pc, #4]	@ (80098a8 <__malloc_unlock+0x8>)
 80098a2:	f000 bacd 	b.w	8009e40 <__retarget_lock_release_recursive>
 80098a6:	bf00      	nop
 80098a8:	20000b60 	.word	0x20000b60

080098ac <std>:
 80098ac:	2300      	movs	r3, #0
 80098ae:	b510      	push	{r4, lr}
 80098b0:	4604      	mov	r4, r0
 80098b2:	e9c0 3300 	strd	r3, r3, [r0]
 80098b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80098ba:	6083      	str	r3, [r0, #8]
 80098bc:	8181      	strh	r1, [r0, #12]
 80098be:	6643      	str	r3, [r0, #100]	@ 0x64
 80098c0:	81c2      	strh	r2, [r0, #14]
 80098c2:	6183      	str	r3, [r0, #24]
 80098c4:	4619      	mov	r1, r3
 80098c6:	2208      	movs	r2, #8
 80098c8:	305c      	adds	r0, #92	@ 0x5c
 80098ca:	f000 fa2f 	bl	8009d2c <memset>
 80098ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009904 <std+0x58>)
 80098d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80098d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009908 <std+0x5c>)
 80098d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80098d6:	4b0d      	ldr	r3, [pc, #52]	@ (800990c <std+0x60>)
 80098d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80098da:	4b0d      	ldr	r3, [pc, #52]	@ (8009910 <std+0x64>)
 80098dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80098de:	4b0d      	ldr	r3, [pc, #52]	@ (8009914 <std+0x68>)
 80098e0:	6224      	str	r4, [r4, #32]
 80098e2:	429c      	cmp	r4, r3
 80098e4:	d006      	beq.n	80098f4 <std+0x48>
 80098e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80098ea:	4294      	cmp	r4, r2
 80098ec:	d002      	beq.n	80098f4 <std+0x48>
 80098ee:	33d0      	adds	r3, #208	@ 0xd0
 80098f0:	429c      	cmp	r4, r3
 80098f2:	d105      	bne.n	8009900 <std+0x54>
 80098f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80098f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098fc:	f000 ba9e 	b.w	8009e3c <__retarget_lock_init_recursive>
 8009900:	bd10      	pop	{r4, pc}
 8009902:	bf00      	nop
 8009904:	08009b7d 	.word	0x08009b7d
 8009908:	08009b9f 	.word	0x08009b9f
 800990c:	08009bd7 	.word	0x08009bd7
 8009910:	08009bfb 	.word	0x08009bfb
 8009914:	20000a20 	.word	0x20000a20

08009918 <stdio_exit_handler>:
 8009918:	4a02      	ldr	r2, [pc, #8]	@ (8009924 <stdio_exit_handler+0xc>)
 800991a:	4903      	ldr	r1, [pc, #12]	@ (8009928 <stdio_exit_handler+0x10>)
 800991c:	4803      	ldr	r0, [pc, #12]	@ (800992c <stdio_exit_handler+0x14>)
 800991e:	f000 b869 	b.w	80099f4 <_fwalk_sglue>
 8009922:	bf00      	nop
 8009924:	200001a8 	.word	0x200001a8
 8009928:	0800a82d 	.word	0x0800a82d
 800992c:	200001b8 	.word	0x200001b8

08009930 <cleanup_stdio>:
 8009930:	6841      	ldr	r1, [r0, #4]
 8009932:	4b0c      	ldr	r3, [pc, #48]	@ (8009964 <cleanup_stdio+0x34>)
 8009934:	4299      	cmp	r1, r3
 8009936:	b510      	push	{r4, lr}
 8009938:	4604      	mov	r4, r0
 800993a:	d001      	beq.n	8009940 <cleanup_stdio+0x10>
 800993c:	f000 ff76 	bl	800a82c <_fflush_r>
 8009940:	68a1      	ldr	r1, [r4, #8]
 8009942:	4b09      	ldr	r3, [pc, #36]	@ (8009968 <cleanup_stdio+0x38>)
 8009944:	4299      	cmp	r1, r3
 8009946:	d002      	beq.n	800994e <cleanup_stdio+0x1e>
 8009948:	4620      	mov	r0, r4
 800994a:	f000 ff6f 	bl	800a82c <_fflush_r>
 800994e:	68e1      	ldr	r1, [r4, #12]
 8009950:	4b06      	ldr	r3, [pc, #24]	@ (800996c <cleanup_stdio+0x3c>)
 8009952:	4299      	cmp	r1, r3
 8009954:	d004      	beq.n	8009960 <cleanup_stdio+0x30>
 8009956:	4620      	mov	r0, r4
 8009958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800995c:	f000 bf66 	b.w	800a82c <_fflush_r>
 8009960:	bd10      	pop	{r4, pc}
 8009962:	bf00      	nop
 8009964:	20000a20 	.word	0x20000a20
 8009968:	20000a88 	.word	0x20000a88
 800996c:	20000af0 	.word	0x20000af0

08009970 <global_stdio_init.part.0>:
 8009970:	b510      	push	{r4, lr}
 8009972:	4b0b      	ldr	r3, [pc, #44]	@ (80099a0 <global_stdio_init.part.0+0x30>)
 8009974:	4c0b      	ldr	r4, [pc, #44]	@ (80099a4 <global_stdio_init.part.0+0x34>)
 8009976:	4a0c      	ldr	r2, [pc, #48]	@ (80099a8 <global_stdio_init.part.0+0x38>)
 8009978:	601a      	str	r2, [r3, #0]
 800997a:	4620      	mov	r0, r4
 800997c:	2200      	movs	r2, #0
 800997e:	2104      	movs	r1, #4
 8009980:	f7ff ff94 	bl	80098ac <std>
 8009984:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009988:	2201      	movs	r2, #1
 800998a:	2109      	movs	r1, #9
 800998c:	f7ff ff8e 	bl	80098ac <std>
 8009990:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009994:	2202      	movs	r2, #2
 8009996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800999a:	2112      	movs	r1, #18
 800999c:	f7ff bf86 	b.w	80098ac <std>
 80099a0:	20000b58 	.word	0x20000b58
 80099a4:	20000a20 	.word	0x20000a20
 80099a8:	08009919 	.word	0x08009919

080099ac <__sfp_lock_acquire>:
 80099ac:	4801      	ldr	r0, [pc, #4]	@ (80099b4 <__sfp_lock_acquire+0x8>)
 80099ae:	f000 ba46 	b.w	8009e3e <__retarget_lock_acquire_recursive>
 80099b2:	bf00      	nop
 80099b4:	20000b61 	.word	0x20000b61

080099b8 <__sfp_lock_release>:
 80099b8:	4801      	ldr	r0, [pc, #4]	@ (80099c0 <__sfp_lock_release+0x8>)
 80099ba:	f000 ba41 	b.w	8009e40 <__retarget_lock_release_recursive>
 80099be:	bf00      	nop
 80099c0:	20000b61 	.word	0x20000b61

080099c4 <__sinit>:
 80099c4:	b510      	push	{r4, lr}
 80099c6:	4604      	mov	r4, r0
 80099c8:	f7ff fff0 	bl	80099ac <__sfp_lock_acquire>
 80099cc:	6a23      	ldr	r3, [r4, #32]
 80099ce:	b11b      	cbz	r3, 80099d8 <__sinit+0x14>
 80099d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099d4:	f7ff bff0 	b.w	80099b8 <__sfp_lock_release>
 80099d8:	4b04      	ldr	r3, [pc, #16]	@ (80099ec <__sinit+0x28>)
 80099da:	6223      	str	r3, [r4, #32]
 80099dc:	4b04      	ldr	r3, [pc, #16]	@ (80099f0 <__sinit+0x2c>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d1f5      	bne.n	80099d0 <__sinit+0xc>
 80099e4:	f7ff ffc4 	bl	8009970 <global_stdio_init.part.0>
 80099e8:	e7f2      	b.n	80099d0 <__sinit+0xc>
 80099ea:	bf00      	nop
 80099ec:	08009931 	.word	0x08009931
 80099f0:	20000b58 	.word	0x20000b58

080099f4 <_fwalk_sglue>:
 80099f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f8:	4607      	mov	r7, r0
 80099fa:	4688      	mov	r8, r1
 80099fc:	4614      	mov	r4, r2
 80099fe:	2600      	movs	r6, #0
 8009a00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a04:	f1b9 0901 	subs.w	r9, r9, #1
 8009a08:	d505      	bpl.n	8009a16 <_fwalk_sglue+0x22>
 8009a0a:	6824      	ldr	r4, [r4, #0]
 8009a0c:	2c00      	cmp	r4, #0
 8009a0e:	d1f7      	bne.n	8009a00 <_fwalk_sglue+0xc>
 8009a10:	4630      	mov	r0, r6
 8009a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a16:	89ab      	ldrh	r3, [r5, #12]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d907      	bls.n	8009a2c <_fwalk_sglue+0x38>
 8009a1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a20:	3301      	adds	r3, #1
 8009a22:	d003      	beq.n	8009a2c <_fwalk_sglue+0x38>
 8009a24:	4629      	mov	r1, r5
 8009a26:	4638      	mov	r0, r7
 8009a28:	47c0      	blx	r8
 8009a2a:	4306      	orrs	r6, r0
 8009a2c:	3568      	adds	r5, #104	@ 0x68
 8009a2e:	e7e9      	b.n	8009a04 <_fwalk_sglue+0x10>

08009a30 <iprintf>:
 8009a30:	b40f      	push	{r0, r1, r2, r3}
 8009a32:	b507      	push	{r0, r1, r2, lr}
 8009a34:	4906      	ldr	r1, [pc, #24]	@ (8009a50 <iprintf+0x20>)
 8009a36:	ab04      	add	r3, sp, #16
 8009a38:	6808      	ldr	r0, [r1, #0]
 8009a3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a3e:	6881      	ldr	r1, [r0, #8]
 8009a40:	9301      	str	r3, [sp, #4]
 8009a42:	f000 fbcb 	bl	800a1dc <_vfiprintf_r>
 8009a46:	b003      	add	sp, #12
 8009a48:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a4c:	b004      	add	sp, #16
 8009a4e:	4770      	bx	lr
 8009a50:	200001b4 	.word	0x200001b4

08009a54 <_puts_r>:
 8009a54:	6a03      	ldr	r3, [r0, #32]
 8009a56:	b570      	push	{r4, r5, r6, lr}
 8009a58:	6884      	ldr	r4, [r0, #8]
 8009a5a:	4605      	mov	r5, r0
 8009a5c:	460e      	mov	r6, r1
 8009a5e:	b90b      	cbnz	r3, 8009a64 <_puts_r+0x10>
 8009a60:	f7ff ffb0 	bl	80099c4 <__sinit>
 8009a64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a66:	07db      	lsls	r3, r3, #31
 8009a68:	d405      	bmi.n	8009a76 <_puts_r+0x22>
 8009a6a:	89a3      	ldrh	r3, [r4, #12]
 8009a6c:	0598      	lsls	r0, r3, #22
 8009a6e:	d402      	bmi.n	8009a76 <_puts_r+0x22>
 8009a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a72:	f000 f9e4 	bl	8009e3e <__retarget_lock_acquire_recursive>
 8009a76:	89a3      	ldrh	r3, [r4, #12]
 8009a78:	0719      	lsls	r1, r3, #28
 8009a7a:	d502      	bpl.n	8009a82 <_puts_r+0x2e>
 8009a7c:	6923      	ldr	r3, [r4, #16]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d135      	bne.n	8009aee <_puts_r+0x9a>
 8009a82:	4621      	mov	r1, r4
 8009a84:	4628      	mov	r0, r5
 8009a86:	f000 f8fb 	bl	8009c80 <__swsetup_r>
 8009a8a:	b380      	cbz	r0, 8009aee <_puts_r+0x9a>
 8009a8c:	f04f 35ff 	mov.w	r5, #4294967295
 8009a90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a92:	07da      	lsls	r2, r3, #31
 8009a94:	d405      	bmi.n	8009aa2 <_puts_r+0x4e>
 8009a96:	89a3      	ldrh	r3, [r4, #12]
 8009a98:	059b      	lsls	r3, r3, #22
 8009a9a:	d402      	bmi.n	8009aa2 <_puts_r+0x4e>
 8009a9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a9e:	f000 f9cf 	bl	8009e40 <__retarget_lock_release_recursive>
 8009aa2:	4628      	mov	r0, r5
 8009aa4:	bd70      	pop	{r4, r5, r6, pc}
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	da04      	bge.n	8009ab4 <_puts_r+0x60>
 8009aaa:	69a2      	ldr	r2, [r4, #24]
 8009aac:	429a      	cmp	r2, r3
 8009aae:	dc17      	bgt.n	8009ae0 <_puts_r+0x8c>
 8009ab0:	290a      	cmp	r1, #10
 8009ab2:	d015      	beq.n	8009ae0 <_puts_r+0x8c>
 8009ab4:	6823      	ldr	r3, [r4, #0]
 8009ab6:	1c5a      	adds	r2, r3, #1
 8009ab8:	6022      	str	r2, [r4, #0]
 8009aba:	7019      	strb	r1, [r3, #0]
 8009abc:	68a3      	ldr	r3, [r4, #8]
 8009abe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	60a3      	str	r3, [r4, #8]
 8009ac6:	2900      	cmp	r1, #0
 8009ac8:	d1ed      	bne.n	8009aa6 <_puts_r+0x52>
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	da11      	bge.n	8009af2 <_puts_r+0x9e>
 8009ace:	4622      	mov	r2, r4
 8009ad0:	210a      	movs	r1, #10
 8009ad2:	4628      	mov	r0, r5
 8009ad4:	f000 f895 	bl	8009c02 <__swbuf_r>
 8009ad8:	3001      	adds	r0, #1
 8009ada:	d0d7      	beq.n	8009a8c <_puts_r+0x38>
 8009adc:	250a      	movs	r5, #10
 8009ade:	e7d7      	b.n	8009a90 <_puts_r+0x3c>
 8009ae0:	4622      	mov	r2, r4
 8009ae2:	4628      	mov	r0, r5
 8009ae4:	f000 f88d 	bl	8009c02 <__swbuf_r>
 8009ae8:	3001      	adds	r0, #1
 8009aea:	d1e7      	bne.n	8009abc <_puts_r+0x68>
 8009aec:	e7ce      	b.n	8009a8c <_puts_r+0x38>
 8009aee:	3e01      	subs	r6, #1
 8009af0:	e7e4      	b.n	8009abc <_puts_r+0x68>
 8009af2:	6823      	ldr	r3, [r4, #0]
 8009af4:	1c5a      	adds	r2, r3, #1
 8009af6:	6022      	str	r2, [r4, #0]
 8009af8:	220a      	movs	r2, #10
 8009afa:	701a      	strb	r2, [r3, #0]
 8009afc:	e7ee      	b.n	8009adc <_puts_r+0x88>
	...

08009b00 <puts>:
 8009b00:	4b02      	ldr	r3, [pc, #8]	@ (8009b0c <puts+0xc>)
 8009b02:	4601      	mov	r1, r0
 8009b04:	6818      	ldr	r0, [r3, #0]
 8009b06:	f7ff bfa5 	b.w	8009a54 <_puts_r>
 8009b0a:	bf00      	nop
 8009b0c:	200001b4 	.word	0x200001b4

08009b10 <sniprintf>:
 8009b10:	b40c      	push	{r2, r3}
 8009b12:	b530      	push	{r4, r5, lr}
 8009b14:	4b18      	ldr	r3, [pc, #96]	@ (8009b78 <sniprintf+0x68>)
 8009b16:	1e0c      	subs	r4, r1, #0
 8009b18:	681d      	ldr	r5, [r3, #0]
 8009b1a:	b09d      	sub	sp, #116	@ 0x74
 8009b1c:	da08      	bge.n	8009b30 <sniprintf+0x20>
 8009b1e:	238b      	movs	r3, #139	@ 0x8b
 8009b20:	602b      	str	r3, [r5, #0]
 8009b22:	f04f 30ff 	mov.w	r0, #4294967295
 8009b26:	b01d      	add	sp, #116	@ 0x74
 8009b28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009b2c:	b002      	add	sp, #8
 8009b2e:	4770      	bx	lr
 8009b30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009b34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009b38:	f04f 0300 	mov.w	r3, #0
 8009b3c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009b3e:	bf14      	ite	ne
 8009b40:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009b44:	4623      	moveq	r3, r4
 8009b46:	9304      	str	r3, [sp, #16]
 8009b48:	9307      	str	r3, [sp, #28]
 8009b4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009b4e:	9002      	str	r0, [sp, #8]
 8009b50:	9006      	str	r0, [sp, #24]
 8009b52:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009b56:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009b58:	ab21      	add	r3, sp, #132	@ 0x84
 8009b5a:	a902      	add	r1, sp, #8
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	9301      	str	r3, [sp, #4]
 8009b60:	f000 fa16 	bl	8009f90 <_svfiprintf_r>
 8009b64:	1c43      	adds	r3, r0, #1
 8009b66:	bfbc      	itt	lt
 8009b68:	238b      	movlt	r3, #139	@ 0x8b
 8009b6a:	602b      	strlt	r3, [r5, #0]
 8009b6c:	2c00      	cmp	r4, #0
 8009b6e:	d0da      	beq.n	8009b26 <sniprintf+0x16>
 8009b70:	9b02      	ldr	r3, [sp, #8]
 8009b72:	2200      	movs	r2, #0
 8009b74:	701a      	strb	r2, [r3, #0]
 8009b76:	e7d6      	b.n	8009b26 <sniprintf+0x16>
 8009b78:	200001b4 	.word	0x200001b4

08009b7c <__sread>:
 8009b7c:	b510      	push	{r4, lr}
 8009b7e:	460c      	mov	r4, r1
 8009b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b84:	f000 f8fc 	bl	8009d80 <_read_r>
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	bfab      	itete	ge
 8009b8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009b8e:	89a3      	ldrhlt	r3, [r4, #12]
 8009b90:	181b      	addge	r3, r3, r0
 8009b92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009b96:	bfac      	ite	ge
 8009b98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009b9a:	81a3      	strhlt	r3, [r4, #12]
 8009b9c:	bd10      	pop	{r4, pc}

08009b9e <__swrite>:
 8009b9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba2:	461f      	mov	r7, r3
 8009ba4:	898b      	ldrh	r3, [r1, #12]
 8009ba6:	05db      	lsls	r3, r3, #23
 8009ba8:	4605      	mov	r5, r0
 8009baa:	460c      	mov	r4, r1
 8009bac:	4616      	mov	r6, r2
 8009bae:	d505      	bpl.n	8009bbc <__swrite+0x1e>
 8009bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb4:	2302      	movs	r3, #2
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f000 f8d0 	bl	8009d5c <_lseek_r>
 8009bbc:	89a3      	ldrh	r3, [r4, #12]
 8009bbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009bc6:	81a3      	strh	r3, [r4, #12]
 8009bc8:	4632      	mov	r2, r6
 8009bca:	463b      	mov	r3, r7
 8009bcc:	4628      	mov	r0, r5
 8009bce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd2:	f000 b8f7 	b.w	8009dc4 <_write_r>

08009bd6 <__sseek>:
 8009bd6:	b510      	push	{r4, lr}
 8009bd8:	460c      	mov	r4, r1
 8009bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bde:	f000 f8bd 	bl	8009d5c <_lseek_r>
 8009be2:	1c43      	adds	r3, r0, #1
 8009be4:	89a3      	ldrh	r3, [r4, #12]
 8009be6:	bf15      	itete	ne
 8009be8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009bea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009bee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009bf2:	81a3      	strheq	r3, [r4, #12]
 8009bf4:	bf18      	it	ne
 8009bf6:	81a3      	strhne	r3, [r4, #12]
 8009bf8:	bd10      	pop	{r4, pc}

08009bfa <__sclose>:
 8009bfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bfe:	f000 b89d 	b.w	8009d3c <_close_r>

08009c02 <__swbuf_r>:
 8009c02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c04:	460e      	mov	r6, r1
 8009c06:	4614      	mov	r4, r2
 8009c08:	4605      	mov	r5, r0
 8009c0a:	b118      	cbz	r0, 8009c14 <__swbuf_r+0x12>
 8009c0c:	6a03      	ldr	r3, [r0, #32]
 8009c0e:	b90b      	cbnz	r3, 8009c14 <__swbuf_r+0x12>
 8009c10:	f7ff fed8 	bl	80099c4 <__sinit>
 8009c14:	69a3      	ldr	r3, [r4, #24]
 8009c16:	60a3      	str	r3, [r4, #8]
 8009c18:	89a3      	ldrh	r3, [r4, #12]
 8009c1a:	071a      	lsls	r2, r3, #28
 8009c1c:	d501      	bpl.n	8009c22 <__swbuf_r+0x20>
 8009c1e:	6923      	ldr	r3, [r4, #16]
 8009c20:	b943      	cbnz	r3, 8009c34 <__swbuf_r+0x32>
 8009c22:	4621      	mov	r1, r4
 8009c24:	4628      	mov	r0, r5
 8009c26:	f000 f82b 	bl	8009c80 <__swsetup_r>
 8009c2a:	b118      	cbz	r0, 8009c34 <__swbuf_r+0x32>
 8009c2c:	f04f 37ff 	mov.w	r7, #4294967295
 8009c30:	4638      	mov	r0, r7
 8009c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c34:	6823      	ldr	r3, [r4, #0]
 8009c36:	6922      	ldr	r2, [r4, #16]
 8009c38:	1a98      	subs	r0, r3, r2
 8009c3a:	6963      	ldr	r3, [r4, #20]
 8009c3c:	b2f6      	uxtb	r6, r6
 8009c3e:	4283      	cmp	r3, r0
 8009c40:	4637      	mov	r7, r6
 8009c42:	dc05      	bgt.n	8009c50 <__swbuf_r+0x4e>
 8009c44:	4621      	mov	r1, r4
 8009c46:	4628      	mov	r0, r5
 8009c48:	f000 fdf0 	bl	800a82c <_fflush_r>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d1ed      	bne.n	8009c2c <__swbuf_r+0x2a>
 8009c50:	68a3      	ldr	r3, [r4, #8]
 8009c52:	3b01      	subs	r3, #1
 8009c54:	60a3      	str	r3, [r4, #8]
 8009c56:	6823      	ldr	r3, [r4, #0]
 8009c58:	1c5a      	adds	r2, r3, #1
 8009c5a:	6022      	str	r2, [r4, #0]
 8009c5c:	701e      	strb	r6, [r3, #0]
 8009c5e:	6962      	ldr	r2, [r4, #20]
 8009c60:	1c43      	adds	r3, r0, #1
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d004      	beq.n	8009c70 <__swbuf_r+0x6e>
 8009c66:	89a3      	ldrh	r3, [r4, #12]
 8009c68:	07db      	lsls	r3, r3, #31
 8009c6a:	d5e1      	bpl.n	8009c30 <__swbuf_r+0x2e>
 8009c6c:	2e0a      	cmp	r6, #10
 8009c6e:	d1df      	bne.n	8009c30 <__swbuf_r+0x2e>
 8009c70:	4621      	mov	r1, r4
 8009c72:	4628      	mov	r0, r5
 8009c74:	f000 fdda 	bl	800a82c <_fflush_r>
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	d0d9      	beq.n	8009c30 <__swbuf_r+0x2e>
 8009c7c:	e7d6      	b.n	8009c2c <__swbuf_r+0x2a>
	...

08009c80 <__swsetup_r>:
 8009c80:	b538      	push	{r3, r4, r5, lr}
 8009c82:	4b29      	ldr	r3, [pc, #164]	@ (8009d28 <__swsetup_r+0xa8>)
 8009c84:	4605      	mov	r5, r0
 8009c86:	6818      	ldr	r0, [r3, #0]
 8009c88:	460c      	mov	r4, r1
 8009c8a:	b118      	cbz	r0, 8009c94 <__swsetup_r+0x14>
 8009c8c:	6a03      	ldr	r3, [r0, #32]
 8009c8e:	b90b      	cbnz	r3, 8009c94 <__swsetup_r+0x14>
 8009c90:	f7ff fe98 	bl	80099c4 <__sinit>
 8009c94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c98:	0719      	lsls	r1, r3, #28
 8009c9a:	d422      	bmi.n	8009ce2 <__swsetup_r+0x62>
 8009c9c:	06da      	lsls	r2, r3, #27
 8009c9e:	d407      	bmi.n	8009cb0 <__swsetup_r+0x30>
 8009ca0:	2209      	movs	r2, #9
 8009ca2:	602a      	str	r2, [r5, #0]
 8009ca4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ca8:	81a3      	strh	r3, [r4, #12]
 8009caa:	f04f 30ff 	mov.w	r0, #4294967295
 8009cae:	e033      	b.n	8009d18 <__swsetup_r+0x98>
 8009cb0:	0758      	lsls	r0, r3, #29
 8009cb2:	d512      	bpl.n	8009cda <__swsetup_r+0x5a>
 8009cb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cb6:	b141      	cbz	r1, 8009cca <__swsetup_r+0x4a>
 8009cb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cbc:	4299      	cmp	r1, r3
 8009cbe:	d002      	beq.n	8009cc6 <__swsetup_r+0x46>
 8009cc0:	4628      	mov	r0, r5
 8009cc2:	f000 f8bf 	bl	8009e44 <_free_r>
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cca:	89a3      	ldrh	r3, [r4, #12]
 8009ccc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cd0:	81a3      	strh	r3, [r4, #12]
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	6063      	str	r3, [r4, #4]
 8009cd6:	6923      	ldr	r3, [r4, #16]
 8009cd8:	6023      	str	r3, [r4, #0]
 8009cda:	89a3      	ldrh	r3, [r4, #12]
 8009cdc:	f043 0308 	orr.w	r3, r3, #8
 8009ce0:	81a3      	strh	r3, [r4, #12]
 8009ce2:	6923      	ldr	r3, [r4, #16]
 8009ce4:	b94b      	cbnz	r3, 8009cfa <__swsetup_r+0x7a>
 8009ce6:	89a3      	ldrh	r3, [r4, #12]
 8009ce8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009cec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cf0:	d003      	beq.n	8009cfa <__swsetup_r+0x7a>
 8009cf2:	4621      	mov	r1, r4
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	f000 fde7 	bl	800a8c8 <__smakebuf_r>
 8009cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cfe:	f013 0201 	ands.w	r2, r3, #1
 8009d02:	d00a      	beq.n	8009d1a <__swsetup_r+0x9a>
 8009d04:	2200      	movs	r2, #0
 8009d06:	60a2      	str	r2, [r4, #8]
 8009d08:	6962      	ldr	r2, [r4, #20]
 8009d0a:	4252      	negs	r2, r2
 8009d0c:	61a2      	str	r2, [r4, #24]
 8009d0e:	6922      	ldr	r2, [r4, #16]
 8009d10:	b942      	cbnz	r2, 8009d24 <__swsetup_r+0xa4>
 8009d12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d16:	d1c5      	bne.n	8009ca4 <__swsetup_r+0x24>
 8009d18:	bd38      	pop	{r3, r4, r5, pc}
 8009d1a:	0799      	lsls	r1, r3, #30
 8009d1c:	bf58      	it	pl
 8009d1e:	6962      	ldrpl	r2, [r4, #20]
 8009d20:	60a2      	str	r2, [r4, #8]
 8009d22:	e7f4      	b.n	8009d0e <__swsetup_r+0x8e>
 8009d24:	2000      	movs	r0, #0
 8009d26:	e7f7      	b.n	8009d18 <__swsetup_r+0x98>
 8009d28:	200001b4 	.word	0x200001b4

08009d2c <memset>:
 8009d2c:	4402      	add	r2, r0
 8009d2e:	4603      	mov	r3, r0
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d100      	bne.n	8009d36 <memset+0xa>
 8009d34:	4770      	bx	lr
 8009d36:	f803 1b01 	strb.w	r1, [r3], #1
 8009d3a:	e7f9      	b.n	8009d30 <memset+0x4>

08009d3c <_close_r>:
 8009d3c:	b538      	push	{r3, r4, r5, lr}
 8009d3e:	4d06      	ldr	r5, [pc, #24]	@ (8009d58 <_close_r+0x1c>)
 8009d40:	2300      	movs	r3, #0
 8009d42:	4604      	mov	r4, r0
 8009d44:	4608      	mov	r0, r1
 8009d46:	602b      	str	r3, [r5, #0]
 8009d48:	f7f8 fb47 	bl	80023da <_close>
 8009d4c:	1c43      	adds	r3, r0, #1
 8009d4e:	d102      	bne.n	8009d56 <_close_r+0x1a>
 8009d50:	682b      	ldr	r3, [r5, #0]
 8009d52:	b103      	cbz	r3, 8009d56 <_close_r+0x1a>
 8009d54:	6023      	str	r3, [r4, #0]
 8009d56:	bd38      	pop	{r3, r4, r5, pc}
 8009d58:	20000b5c 	.word	0x20000b5c

08009d5c <_lseek_r>:
 8009d5c:	b538      	push	{r3, r4, r5, lr}
 8009d5e:	4d07      	ldr	r5, [pc, #28]	@ (8009d7c <_lseek_r+0x20>)
 8009d60:	4604      	mov	r4, r0
 8009d62:	4608      	mov	r0, r1
 8009d64:	4611      	mov	r1, r2
 8009d66:	2200      	movs	r2, #0
 8009d68:	602a      	str	r2, [r5, #0]
 8009d6a:	461a      	mov	r2, r3
 8009d6c:	f7f8 fb5c 	bl	8002428 <_lseek>
 8009d70:	1c43      	adds	r3, r0, #1
 8009d72:	d102      	bne.n	8009d7a <_lseek_r+0x1e>
 8009d74:	682b      	ldr	r3, [r5, #0]
 8009d76:	b103      	cbz	r3, 8009d7a <_lseek_r+0x1e>
 8009d78:	6023      	str	r3, [r4, #0]
 8009d7a:	bd38      	pop	{r3, r4, r5, pc}
 8009d7c:	20000b5c 	.word	0x20000b5c

08009d80 <_read_r>:
 8009d80:	b538      	push	{r3, r4, r5, lr}
 8009d82:	4d07      	ldr	r5, [pc, #28]	@ (8009da0 <_read_r+0x20>)
 8009d84:	4604      	mov	r4, r0
 8009d86:	4608      	mov	r0, r1
 8009d88:	4611      	mov	r1, r2
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	602a      	str	r2, [r5, #0]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	f7f8 faea 	bl	8002368 <_read>
 8009d94:	1c43      	adds	r3, r0, #1
 8009d96:	d102      	bne.n	8009d9e <_read_r+0x1e>
 8009d98:	682b      	ldr	r3, [r5, #0]
 8009d9a:	b103      	cbz	r3, 8009d9e <_read_r+0x1e>
 8009d9c:	6023      	str	r3, [r4, #0]
 8009d9e:	bd38      	pop	{r3, r4, r5, pc}
 8009da0:	20000b5c 	.word	0x20000b5c

08009da4 <_sbrk_r>:
 8009da4:	b538      	push	{r3, r4, r5, lr}
 8009da6:	4d06      	ldr	r5, [pc, #24]	@ (8009dc0 <_sbrk_r+0x1c>)
 8009da8:	2300      	movs	r3, #0
 8009daa:	4604      	mov	r4, r0
 8009dac:	4608      	mov	r0, r1
 8009dae:	602b      	str	r3, [r5, #0]
 8009db0:	f7f8 fb48 	bl	8002444 <_sbrk>
 8009db4:	1c43      	adds	r3, r0, #1
 8009db6:	d102      	bne.n	8009dbe <_sbrk_r+0x1a>
 8009db8:	682b      	ldr	r3, [r5, #0]
 8009dba:	b103      	cbz	r3, 8009dbe <_sbrk_r+0x1a>
 8009dbc:	6023      	str	r3, [r4, #0]
 8009dbe:	bd38      	pop	{r3, r4, r5, pc}
 8009dc0:	20000b5c 	.word	0x20000b5c

08009dc4 <_write_r>:
 8009dc4:	b538      	push	{r3, r4, r5, lr}
 8009dc6:	4d07      	ldr	r5, [pc, #28]	@ (8009de4 <_write_r+0x20>)
 8009dc8:	4604      	mov	r4, r0
 8009dca:	4608      	mov	r0, r1
 8009dcc:	4611      	mov	r1, r2
 8009dce:	2200      	movs	r2, #0
 8009dd0:	602a      	str	r2, [r5, #0]
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	f7f8 fae5 	bl	80023a2 <_write>
 8009dd8:	1c43      	adds	r3, r0, #1
 8009dda:	d102      	bne.n	8009de2 <_write_r+0x1e>
 8009ddc:	682b      	ldr	r3, [r5, #0]
 8009dde:	b103      	cbz	r3, 8009de2 <_write_r+0x1e>
 8009de0:	6023      	str	r3, [r4, #0]
 8009de2:	bd38      	pop	{r3, r4, r5, pc}
 8009de4:	20000b5c 	.word	0x20000b5c

08009de8 <__errno>:
 8009de8:	4b01      	ldr	r3, [pc, #4]	@ (8009df0 <__errno+0x8>)
 8009dea:	6818      	ldr	r0, [r3, #0]
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	200001b4 	.word	0x200001b4

08009df4 <__libc_init_array>:
 8009df4:	b570      	push	{r4, r5, r6, lr}
 8009df6:	4d0d      	ldr	r5, [pc, #52]	@ (8009e2c <__libc_init_array+0x38>)
 8009df8:	4c0d      	ldr	r4, [pc, #52]	@ (8009e30 <__libc_init_array+0x3c>)
 8009dfa:	1b64      	subs	r4, r4, r5
 8009dfc:	10a4      	asrs	r4, r4, #2
 8009dfe:	2600      	movs	r6, #0
 8009e00:	42a6      	cmp	r6, r4
 8009e02:	d109      	bne.n	8009e18 <__libc_init_array+0x24>
 8009e04:	4d0b      	ldr	r5, [pc, #44]	@ (8009e34 <__libc_init_array+0x40>)
 8009e06:	4c0c      	ldr	r4, [pc, #48]	@ (8009e38 <__libc_init_array+0x44>)
 8009e08:	f000 fe1a 	bl	800aa40 <_init>
 8009e0c:	1b64      	subs	r4, r4, r5
 8009e0e:	10a4      	asrs	r4, r4, #2
 8009e10:	2600      	movs	r6, #0
 8009e12:	42a6      	cmp	r6, r4
 8009e14:	d105      	bne.n	8009e22 <__libc_init_array+0x2e>
 8009e16:	bd70      	pop	{r4, r5, r6, pc}
 8009e18:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e1c:	4798      	blx	r3
 8009e1e:	3601      	adds	r6, #1
 8009e20:	e7ee      	b.n	8009e00 <__libc_init_array+0xc>
 8009e22:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e26:	4798      	blx	r3
 8009e28:	3601      	adds	r6, #1
 8009e2a:	e7f2      	b.n	8009e12 <__libc_init_array+0x1e>
 8009e2c:	0800b210 	.word	0x0800b210
 8009e30:	0800b210 	.word	0x0800b210
 8009e34:	0800b210 	.word	0x0800b210
 8009e38:	0800b214 	.word	0x0800b214

08009e3c <__retarget_lock_init_recursive>:
 8009e3c:	4770      	bx	lr

08009e3e <__retarget_lock_acquire_recursive>:
 8009e3e:	4770      	bx	lr

08009e40 <__retarget_lock_release_recursive>:
 8009e40:	4770      	bx	lr
	...

08009e44 <_free_r>:
 8009e44:	b538      	push	{r3, r4, r5, lr}
 8009e46:	4605      	mov	r5, r0
 8009e48:	2900      	cmp	r1, #0
 8009e4a:	d041      	beq.n	8009ed0 <_free_r+0x8c>
 8009e4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e50:	1f0c      	subs	r4, r1, #4
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	bfb8      	it	lt
 8009e56:	18e4      	addlt	r4, r4, r3
 8009e58:	f7ff fd1c 	bl	8009894 <__malloc_lock>
 8009e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8009ed4 <_free_r+0x90>)
 8009e5e:	6813      	ldr	r3, [r2, #0]
 8009e60:	b933      	cbnz	r3, 8009e70 <_free_r+0x2c>
 8009e62:	6063      	str	r3, [r4, #4]
 8009e64:	6014      	str	r4, [r2, #0]
 8009e66:	4628      	mov	r0, r5
 8009e68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e6c:	f7ff bd18 	b.w	80098a0 <__malloc_unlock>
 8009e70:	42a3      	cmp	r3, r4
 8009e72:	d908      	bls.n	8009e86 <_free_r+0x42>
 8009e74:	6820      	ldr	r0, [r4, #0]
 8009e76:	1821      	adds	r1, r4, r0
 8009e78:	428b      	cmp	r3, r1
 8009e7a:	bf01      	itttt	eq
 8009e7c:	6819      	ldreq	r1, [r3, #0]
 8009e7e:	685b      	ldreq	r3, [r3, #4]
 8009e80:	1809      	addeq	r1, r1, r0
 8009e82:	6021      	streq	r1, [r4, #0]
 8009e84:	e7ed      	b.n	8009e62 <_free_r+0x1e>
 8009e86:	461a      	mov	r2, r3
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	b10b      	cbz	r3, 8009e90 <_free_r+0x4c>
 8009e8c:	42a3      	cmp	r3, r4
 8009e8e:	d9fa      	bls.n	8009e86 <_free_r+0x42>
 8009e90:	6811      	ldr	r1, [r2, #0]
 8009e92:	1850      	adds	r0, r2, r1
 8009e94:	42a0      	cmp	r0, r4
 8009e96:	d10b      	bne.n	8009eb0 <_free_r+0x6c>
 8009e98:	6820      	ldr	r0, [r4, #0]
 8009e9a:	4401      	add	r1, r0
 8009e9c:	1850      	adds	r0, r2, r1
 8009e9e:	4283      	cmp	r3, r0
 8009ea0:	6011      	str	r1, [r2, #0]
 8009ea2:	d1e0      	bne.n	8009e66 <_free_r+0x22>
 8009ea4:	6818      	ldr	r0, [r3, #0]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	6053      	str	r3, [r2, #4]
 8009eaa:	4408      	add	r0, r1
 8009eac:	6010      	str	r0, [r2, #0]
 8009eae:	e7da      	b.n	8009e66 <_free_r+0x22>
 8009eb0:	d902      	bls.n	8009eb8 <_free_r+0x74>
 8009eb2:	230c      	movs	r3, #12
 8009eb4:	602b      	str	r3, [r5, #0]
 8009eb6:	e7d6      	b.n	8009e66 <_free_r+0x22>
 8009eb8:	6820      	ldr	r0, [r4, #0]
 8009eba:	1821      	adds	r1, r4, r0
 8009ebc:	428b      	cmp	r3, r1
 8009ebe:	bf04      	itt	eq
 8009ec0:	6819      	ldreq	r1, [r3, #0]
 8009ec2:	685b      	ldreq	r3, [r3, #4]
 8009ec4:	6063      	str	r3, [r4, #4]
 8009ec6:	bf04      	itt	eq
 8009ec8:	1809      	addeq	r1, r1, r0
 8009eca:	6021      	streq	r1, [r4, #0]
 8009ecc:	6054      	str	r4, [r2, #4]
 8009ece:	e7ca      	b.n	8009e66 <_free_r+0x22>
 8009ed0:	bd38      	pop	{r3, r4, r5, pc}
 8009ed2:	bf00      	nop
 8009ed4:	20000a1c 	.word	0x20000a1c

08009ed8 <__ssputs_r>:
 8009ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009edc:	688e      	ldr	r6, [r1, #8]
 8009ede:	461f      	mov	r7, r3
 8009ee0:	42be      	cmp	r6, r7
 8009ee2:	680b      	ldr	r3, [r1, #0]
 8009ee4:	4682      	mov	sl, r0
 8009ee6:	460c      	mov	r4, r1
 8009ee8:	4690      	mov	r8, r2
 8009eea:	d82d      	bhi.n	8009f48 <__ssputs_r+0x70>
 8009eec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ef0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ef4:	d026      	beq.n	8009f44 <__ssputs_r+0x6c>
 8009ef6:	6965      	ldr	r5, [r4, #20]
 8009ef8:	6909      	ldr	r1, [r1, #16]
 8009efa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009efe:	eba3 0901 	sub.w	r9, r3, r1
 8009f02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009f06:	1c7b      	adds	r3, r7, #1
 8009f08:	444b      	add	r3, r9
 8009f0a:	106d      	asrs	r5, r5, #1
 8009f0c:	429d      	cmp	r5, r3
 8009f0e:	bf38      	it	cc
 8009f10:	461d      	movcc	r5, r3
 8009f12:	0553      	lsls	r3, r2, #21
 8009f14:	d527      	bpl.n	8009f66 <__ssputs_r+0x8e>
 8009f16:	4629      	mov	r1, r5
 8009f18:	f7ff fc3c 	bl	8009794 <_malloc_r>
 8009f1c:	4606      	mov	r6, r0
 8009f1e:	b360      	cbz	r0, 8009f7a <__ssputs_r+0xa2>
 8009f20:	6921      	ldr	r1, [r4, #16]
 8009f22:	464a      	mov	r2, r9
 8009f24:	f000 fd48 	bl	800a9b8 <memcpy>
 8009f28:	89a3      	ldrh	r3, [r4, #12]
 8009f2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f32:	81a3      	strh	r3, [r4, #12]
 8009f34:	6126      	str	r6, [r4, #16]
 8009f36:	6165      	str	r5, [r4, #20]
 8009f38:	444e      	add	r6, r9
 8009f3a:	eba5 0509 	sub.w	r5, r5, r9
 8009f3e:	6026      	str	r6, [r4, #0]
 8009f40:	60a5      	str	r5, [r4, #8]
 8009f42:	463e      	mov	r6, r7
 8009f44:	42be      	cmp	r6, r7
 8009f46:	d900      	bls.n	8009f4a <__ssputs_r+0x72>
 8009f48:	463e      	mov	r6, r7
 8009f4a:	6820      	ldr	r0, [r4, #0]
 8009f4c:	4632      	mov	r2, r6
 8009f4e:	4641      	mov	r1, r8
 8009f50:	f000 fcf6 	bl	800a940 <memmove>
 8009f54:	68a3      	ldr	r3, [r4, #8]
 8009f56:	1b9b      	subs	r3, r3, r6
 8009f58:	60a3      	str	r3, [r4, #8]
 8009f5a:	6823      	ldr	r3, [r4, #0]
 8009f5c:	4433      	add	r3, r6
 8009f5e:	6023      	str	r3, [r4, #0]
 8009f60:	2000      	movs	r0, #0
 8009f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f66:	462a      	mov	r2, r5
 8009f68:	f000 fd34 	bl	800a9d4 <_realloc_r>
 8009f6c:	4606      	mov	r6, r0
 8009f6e:	2800      	cmp	r0, #0
 8009f70:	d1e0      	bne.n	8009f34 <__ssputs_r+0x5c>
 8009f72:	6921      	ldr	r1, [r4, #16]
 8009f74:	4650      	mov	r0, sl
 8009f76:	f7ff ff65 	bl	8009e44 <_free_r>
 8009f7a:	230c      	movs	r3, #12
 8009f7c:	f8ca 3000 	str.w	r3, [sl]
 8009f80:	89a3      	ldrh	r3, [r4, #12]
 8009f82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f86:	81a3      	strh	r3, [r4, #12]
 8009f88:	f04f 30ff 	mov.w	r0, #4294967295
 8009f8c:	e7e9      	b.n	8009f62 <__ssputs_r+0x8a>
	...

08009f90 <_svfiprintf_r>:
 8009f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f94:	4698      	mov	r8, r3
 8009f96:	898b      	ldrh	r3, [r1, #12]
 8009f98:	061b      	lsls	r3, r3, #24
 8009f9a:	b09d      	sub	sp, #116	@ 0x74
 8009f9c:	4607      	mov	r7, r0
 8009f9e:	460d      	mov	r5, r1
 8009fa0:	4614      	mov	r4, r2
 8009fa2:	d510      	bpl.n	8009fc6 <_svfiprintf_r+0x36>
 8009fa4:	690b      	ldr	r3, [r1, #16]
 8009fa6:	b973      	cbnz	r3, 8009fc6 <_svfiprintf_r+0x36>
 8009fa8:	2140      	movs	r1, #64	@ 0x40
 8009faa:	f7ff fbf3 	bl	8009794 <_malloc_r>
 8009fae:	6028      	str	r0, [r5, #0]
 8009fb0:	6128      	str	r0, [r5, #16]
 8009fb2:	b930      	cbnz	r0, 8009fc2 <_svfiprintf_r+0x32>
 8009fb4:	230c      	movs	r3, #12
 8009fb6:	603b      	str	r3, [r7, #0]
 8009fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fbc:	b01d      	add	sp, #116	@ 0x74
 8009fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fc2:	2340      	movs	r3, #64	@ 0x40
 8009fc4:	616b      	str	r3, [r5, #20]
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fca:	2320      	movs	r3, #32
 8009fcc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009fd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fd4:	2330      	movs	r3, #48	@ 0x30
 8009fd6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a174 <_svfiprintf_r+0x1e4>
 8009fda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009fde:	f04f 0901 	mov.w	r9, #1
 8009fe2:	4623      	mov	r3, r4
 8009fe4:	469a      	mov	sl, r3
 8009fe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fea:	b10a      	cbz	r2, 8009ff0 <_svfiprintf_r+0x60>
 8009fec:	2a25      	cmp	r2, #37	@ 0x25
 8009fee:	d1f9      	bne.n	8009fe4 <_svfiprintf_r+0x54>
 8009ff0:	ebba 0b04 	subs.w	fp, sl, r4
 8009ff4:	d00b      	beq.n	800a00e <_svfiprintf_r+0x7e>
 8009ff6:	465b      	mov	r3, fp
 8009ff8:	4622      	mov	r2, r4
 8009ffa:	4629      	mov	r1, r5
 8009ffc:	4638      	mov	r0, r7
 8009ffe:	f7ff ff6b 	bl	8009ed8 <__ssputs_r>
 800a002:	3001      	adds	r0, #1
 800a004:	f000 80a7 	beq.w	800a156 <_svfiprintf_r+0x1c6>
 800a008:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a00a:	445a      	add	r2, fp
 800a00c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a00e:	f89a 3000 	ldrb.w	r3, [sl]
 800a012:	2b00      	cmp	r3, #0
 800a014:	f000 809f 	beq.w	800a156 <_svfiprintf_r+0x1c6>
 800a018:	2300      	movs	r3, #0
 800a01a:	f04f 32ff 	mov.w	r2, #4294967295
 800a01e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a022:	f10a 0a01 	add.w	sl, sl, #1
 800a026:	9304      	str	r3, [sp, #16]
 800a028:	9307      	str	r3, [sp, #28]
 800a02a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a02e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a030:	4654      	mov	r4, sl
 800a032:	2205      	movs	r2, #5
 800a034:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a038:	484e      	ldr	r0, [pc, #312]	@ (800a174 <_svfiprintf_r+0x1e4>)
 800a03a:	f7f6 f8c9 	bl	80001d0 <memchr>
 800a03e:	9a04      	ldr	r2, [sp, #16]
 800a040:	b9d8      	cbnz	r0, 800a07a <_svfiprintf_r+0xea>
 800a042:	06d0      	lsls	r0, r2, #27
 800a044:	bf44      	itt	mi
 800a046:	2320      	movmi	r3, #32
 800a048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a04c:	0711      	lsls	r1, r2, #28
 800a04e:	bf44      	itt	mi
 800a050:	232b      	movmi	r3, #43	@ 0x2b
 800a052:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a056:	f89a 3000 	ldrb.w	r3, [sl]
 800a05a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a05c:	d015      	beq.n	800a08a <_svfiprintf_r+0xfa>
 800a05e:	9a07      	ldr	r2, [sp, #28]
 800a060:	4654      	mov	r4, sl
 800a062:	2000      	movs	r0, #0
 800a064:	f04f 0c0a 	mov.w	ip, #10
 800a068:	4621      	mov	r1, r4
 800a06a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a06e:	3b30      	subs	r3, #48	@ 0x30
 800a070:	2b09      	cmp	r3, #9
 800a072:	d94b      	bls.n	800a10c <_svfiprintf_r+0x17c>
 800a074:	b1b0      	cbz	r0, 800a0a4 <_svfiprintf_r+0x114>
 800a076:	9207      	str	r2, [sp, #28]
 800a078:	e014      	b.n	800a0a4 <_svfiprintf_r+0x114>
 800a07a:	eba0 0308 	sub.w	r3, r0, r8
 800a07e:	fa09 f303 	lsl.w	r3, r9, r3
 800a082:	4313      	orrs	r3, r2
 800a084:	9304      	str	r3, [sp, #16]
 800a086:	46a2      	mov	sl, r4
 800a088:	e7d2      	b.n	800a030 <_svfiprintf_r+0xa0>
 800a08a:	9b03      	ldr	r3, [sp, #12]
 800a08c:	1d19      	adds	r1, r3, #4
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	9103      	str	r1, [sp, #12]
 800a092:	2b00      	cmp	r3, #0
 800a094:	bfbb      	ittet	lt
 800a096:	425b      	neglt	r3, r3
 800a098:	f042 0202 	orrlt.w	r2, r2, #2
 800a09c:	9307      	strge	r3, [sp, #28]
 800a09e:	9307      	strlt	r3, [sp, #28]
 800a0a0:	bfb8      	it	lt
 800a0a2:	9204      	strlt	r2, [sp, #16]
 800a0a4:	7823      	ldrb	r3, [r4, #0]
 800a0a6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0a8:	d10a      	bne.n	800a0c0 <_svfiprintf_r+0x130>
 800a0aa:	7863      	ldrb	r3, [r4, #1]
 800a0ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0ae:	d132      	bne.n	800a116 <_svfiprintf_r+0x186>
 800a0b0:	9b03      	ldr	r3, [sp, #12]
 800a0b2:	1d1a      	adds	r2, r3, #4
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	9203      	str	r2, [sp, #12]
 800a0b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0bc:	3402      	adds	r4, #2
 800a0be:	9305      	str	r3, [sp, #20]
 800a0c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a184 <_svfiprintf_r+0x1f4>
 800a0c4:	7821      	ldrb	r1, [r4, #0]
 800a0c6:	2203      	movs	r2, #3
 800a0c8:	4650      	mov	r0, sl
 800a0ca:	f7f6 f881 	bl	80001d0 <memchr>
 800a0ce:	b138      	cbz	r0, 800a0e0 <_svfiprintf_r+0x150>
 800a0d0:	9b04      	ldr	r3, [sp, #16]
 800a0d2:	eba0 000a 	sub.w	r0, r0, sl
 800a0d6:	2240      	movs	r2, #64	@ 0x40
 800a0d8:	4082      	lsls	r2, r0
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	3401      	adds	r4, #1
 800a0de:	9304      	str	r3, [sp, #16]
 800a0e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0e4:	4824      	ldr	r0, [pc, #144]	@ (800a178 <_svfiprintf_r+0x1e8>)
 800a0e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a0ea:	2206      	movs	r2, #6
 800a0ec:	f7f6 f870 	bl	80001d0 <memchr>
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	d036      	beq.n	800a162 <_svfiprintf_r+0x1d2>
 800a0f4:	4b21      	ldr	r3, [pc, #132]	@ (800a17c <_svfiprintf_r+0x1ec>)
 800a0f6:	bb1b      	cbnz	r3, 800a140 <_svfiprintf_r+0x1b0>
 800a0f8:	9b03      	ldr	r3, [sp, #12]
 800a0fa:	3307      	adds	r3, #7
 800a0fc:	f023 0307 	bic.w	r3, r3, #7
 800a100:	3308      	adds	r3, #8
 800a102:	9303      	str	r3, [sp, #12]
 800a104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a106:	4433      	add	r3, r6
 800a108:	9309      	str	r3, [sp, #36]	@ 0x24
 800a10a:	e76a      	b.n	8009fe2 <_svfiprintf_r+0x52>
 800a10c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a110:	460c      	mov	r4, r1
 800a112:	2001      	movs	r0, #1
 800a114:	e7a8      	b.n	800a068 <_svfiprintf_r+0xd8>
 800a116:	2300      	movs	r3, #0
 800a118:	3401      	adds	r4, #1
 800a11a:	9305      	str	r3, [sp, #20]
 800a11c:	4619      	mov	r1, r3
 800a11e:	f04f 0c0a 	mov.w	ip, #10
 800a122:	4620      	mov	r0, r4
 800a124:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a128:	3a30      	subs	r2, #48	@ 0x30
 800a12a:	2a09      	cmp	r2, #9
 800a12c:	d903      	bls.n	800a136 <_svfiprintf_r+0x1a6>
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d0c6      	beq.n	800a0c0 <_svfiprintf_r+0x130>
 800a132:	9105      	str	r1, [sp, #20]
 800a134:	e7c4      	b.n	800a0c0 <_svfiprintf_r+0x130>
 800a136:	fb0c 2101 	mla	r1, ip, r1, r2
 800a13a:	4604      	mov	r4, r0
 800a13c:	2301      	movs	r3, #1
 800a13e:	e7f0      	b.n	800a122 <_svfiprintf_r+0x192>
 800a140:	ab03      	add	r3, sp, #12
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	462a      	mov	r2, r5
 800a146:	4b0e      	ldr	r3, [pc, #56]	@ (800a180 <_svfiprintf_r+0x1f0>)
 800a148:	a904      	add	r1, sp, #16
 800a14a:	4638      	mov	r0, r7
 800a14c:	f3af 8000 	nop.w
 800a150:	1c42      	adds	r2, r0, #1
 800a152:	4606      	mov	r6, r0
 800a154:	d1d6      	bne.n	800a104 <_svfiprintf_r+0x174>
 800a156:	89ab      	ldrh	r3, [r5, #12]
 800a158:	065b      	lsls	r3, r3, #25
 800a15a:	f53f af2d 	bmi.w	8009fb8 <_svfiprintf_r+0x28>
 800a15e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a160:	e72c      	b.n	8009fbc <_svfiprintf_r+0x2c>
 800a162:	ab03      	add	r3, sp, #12
 800a164:	9300      	str	r3, [sp, #0]
 800a166:	462a      	mov	r2, r5
 800a168:	4b05      	ldr	r3, [pc, #20]	@ (800a180 <_svfiprintf_r+0x1f0>)
 800a16a:	a904      	add	r1, sp, #16
 800a16c:	4638      	mov	r0, r7
 800a16e:	f000 f9bb 	bl	800a4e8 <_printf_i>
 800a172:	e7ed      	b.n	800a150 <_svfiprintf_r+0x1c0>
 800a174:	0800b1d4 	.word	0x0800b1d4
 800a178:	0800b1de 	.word	0x0800b1de
 800a17c:	00000000 	.word	0x00000000
 800a180:	08009ed9 	.word	0x08009ed9
 800a184:	0800b1da 	.word	0x0800b1da

0800a188 <__sfputc_r>:
 800a188:	6893      	ldr	r3, [r2, #8]
 800a18a:	3b01      	subs	r3, #1
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	b410      	push	{r4}
 800a190:	6093      	str	r3, [r2, #8]
 800a192:	da08      	bge.n	800a1a6 <__sfputc_r+0x1e>
 800a194:	6994      	ldr	r4, [r2, #24]
 800a196:	42a3      	cmp	r3, r4
 800a198:	db01      	blt.n	800a19e <__sfputc_r+0x16>
 800a19a:	290a      	cmp	r1, #10
 800a19c:	d103      	bne.n	800a1a6 <__sfputc_r+0x1e>
 800a19e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1a2:	f7ff bd2e 	b.w	8009c02 <__swbuf_r>
 800a1a6:	6813      	ldr	r3, [r2, #0]
 800a1a8:	1c58      	adds	r0, r3, #1
 800a1aa:	6010      	str	r0, [r2, #0]
 800a1ac:	7019      	strb	r1, [r3, #0]
 800a1ae:	4608      	mov	r0, r1
 800a1b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1b4:	4770      	bx	lr

0800a1b6 <__sfputs_r>:
 800a1b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1b8:	4606      	mov	r6, r0
 800a1ba:	460f      	mov	r7, r1
 800a1bc:	4614      	mov	r4, r2
 800a1be:	18d5      	adds	r5, r2, r3
 800a1c0:	42ac      	cmp	r4, r5
 800a1c2:	d101      	bne.n	800a1c8 <__sfputs_r+0x12>
 800a1c4:	2000      	movs	r0, #0
 800a1c6:	e007      	b.n	800a1d8 <__sfputs_r+0x22>
 800a1c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1cc:	463a      	mov	r2, r7
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	f7ff ffda 	bl	800a188 <__sfputc_r>
 800a1d4:	1c43      	adds	r3, r0, #1
 800a1d6:	d1f3      	bne.n	800a1c0 <__sfputs_r+0xa>
 800a1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a1dc <_vfiprintf_r>:
 800a1dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1e0:	460d      	mov	r5, r1
 800a1e2:	b09d      	sub	sp, #116	@ 0x74
 800a1e4:	4614      	mov	r4, r2
 800a1e6:	4698      	mov	r8, r3
 800a1e8:	4606      	mov	r6, r0
 800a1ea:	b118      	cbz	r0, 800a1f4 <_vfiprintf_r+0x18>
 800a1ec:	6a03      	ldr	r3, [r0, #32]
 800a1ee:	b90b      	cbnz	r3, 800a1f4 <_vfiprintf_r+0x18>
 800a1f0:	f7ff fbe8 	bl	80099c4 <__sinit>
 800a1f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1f6:	07d9      	lsls	r1, r3, #31
 800a1f8:	d405      	bmi.n	800a206 <_vfiprintf_r+0x2a>
 800a1fa:	89ab      	ldrh	r3, [r5, #12]
 800a1fc:	059a      	lsls	r2, r3, #22
 800a1fe:	d402      	bmi.n	800a206 <_vfiprintf_r+0x2a>
 800a200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a202:	f7ff fe1c 	bl	8009e3e <__retarget_lock_acquire_recursive>
 800a206:	89ab      	ldrh	r3, [r5, #12]
 800a208:	071b      	lsls	r3, r3, #28
 800a20a:	d501      	bpl.n	800a210 <_vfiprintf_r+0x34>
 800a20c:	692b      	ldr	r3, [r5, #16]
 800a20e:	b99b      	cbnz	r3, 800a238 <_vfiprintf_r+0x5c>
 800a210:	4629      	mov	r1, r5
 800a212:	4630      	mov	r0, r6
 800a214:	f7ff fd34 	bl	8009c80 <__swsetup_r>
 800a218:	b170      	cbz	r0, 800a238 <_vfiprintf_r+0x5c>
 800a21a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a21c:	07dc      	lsls	r4, r3, #31
 800a21e:	d504      	bpl.n	800a22a <_vfiprintf_r+0x4e>
 800a220:	f04f 30ff 	mov.w	r0, #4294967295
 800a224:	b01d      	add	sp, #116	@ 0x74
 800a226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22a:	89ab      	ldrh	r3, [r5, #12]
 800a22c:	0598      	lsls	r0, r3, #22
 800a22e:	d4f7      	bmi.n	800a220 <_vfiprintf_r+0x44>
 800a230:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a232:	f7ff fe05 	bl	8009e40 <__retarget_lock_release_recursive>
 800a236:	e7f3      	b.n	800a220 <_vfiprintf_r+0x44>
 800a238:	2300      	movs	r3, #0
 800a23a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a23c:	2320      	movs	r3, #32
 800a23e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a242:	f8cd 800c 	str.w	r8, [sp, #12]
 800a246:	2330      	movs	r3, #48	@ 0x30
 800a248:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a3f8 <_vfiprintf_r+0x21c>
 800a24c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a250:	f04f 0901 	mov.w	r9, #1
 800a254:	4623      	mov	r3, r4
 800a256:	469a      	mov	sl, r3
 800a258:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a25c:	b10a      	cbz	r2, 800a262 <_vfiprintf_r+0x86>
 800a25e:	2a25      	cmp	r2, #37	@ 0x25
 800a260:	d1f9      	bne.n	800a256 <_vfiprintf_r+0x7a>
 800a262:	ebba 0b04 	subs.w	fp, sl, r4
 800a266:	d00b      	beq.n	800a280 <_vfiprintf_r+0xa4>
 800a268:	465b      	mov	r3, fp
 800a26a:	4622      	mov	r2, r4
 800a26c:	4629      	mov	r1, r5
 800a26e:	4630      	mov	r0, r6
 800a270:	f7ff ffa1 	bl	800a1b6 <__sfputs_r>
 800a274:	3001      	adds	r0, #1
 800a276:	f000 80a7 	beq.w	800a3c8 <_vfiprintf_r+0x1ec>
 800a27a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a27c:	445a      	add	r2, fp
 800a27e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a280:	f89a 3000 	ldrb.w	r3, [sl]
 800a284:	2b00      	cmp	r3, #0
 800a286:	f000 809f 	beq.w	800a3c8 <_vfiprintf_r+0x1ec>
 800a28a:	2300      	movs	r3, #0
 800a28c:	f04f 32ff 	mov.w	r2, #4294967295
 800a290:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a294:	f10a 0a01 	add.w	sl, sl, #1
 800a298:	9304      	str	r3, [sp, #16]
 800a29a:	9307      	str	r3, [sp, #28]
 800a29c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2a0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2a2:	4654      	mov	r4, sl
 800a2a4:	2205      	movs	r2, #5
 800a2a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2aa:	4853      	ldr	r0, [pc, #332]	@ (800a3f8 <_vfiprintf_r+0x21c>)
 800a2ac:	f7f5 ff90 	bl	80001d0 <memchr>
 800a2b0:	9a04      	ldr	r2, [sp, #16]
 800a2b2:	b9d8      	cbnz	r0, 800a2ec <_vfiprintf_r+0x110>
 800a2b4:	06d1      	lsls	r1, r2, #27
 800a2b6:	bf44      	itt	mi
 800a2b8:	2320      	movmi	r3, #32
 800a2ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2be:	0713      	lsls	r3, r2, #28
 800a2c0:	bf44      	itt	mi
 800a2c2:	232b      	movmi	r3, #43	@ 0x2b
 800a2c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a2cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2ce:	d015      	beq.n	800a2fc <_vfiprintf_r+0x120>
 800a2d0:	9a07      	ldr	r2, [sp, #28]
 800a2d2:	4654      	mov	r4, sl
 800a2d4:	2000      	movs	r0, #0
 800a2d6:	f04f 0c0a 	mov.w	ip, #10
 800a2da:	4621      	mov	r1, r4
 800a2dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2e0:	3b30      	subs	r3, #48	@ 0x30
 800a2e2:	2b09      	cmp	r3, #9
 800a2e4:	d94b      	bls.n	800a37e <_vfiprintf_r+0x1a2>
 800a2e6:	b1b0      	cbz	r0, 800a316 <_vfiprintf_r+0x13a>
 800a2e8:	9207      	str	r2, [sp, #28]
 800a2ea:	e014      	b.n	800a316 <_vfiprintf_r+0x13a>
 800a2ec:	eba0 0308 	sub.w	r3, r0, r8
 800a2f0:	fa09 f303 	lsl.w	r3, r9, r3
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	9304      	str	r3, [sp, #16]
 800a2f8:	46a2      	mov	sl, r4
 800a2fa:	e7d2      	b.n	800a2a2 <_vfiprintf_r+0xc6>
 800a2fc:	9b03      	ldr	r3, [sp, #12]
 800a2fe:	1d19      	adds	r1, r3, #4
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	9103      	str	r1, [sp, #12]
 800a304:	2b00      	cmp	r3, #0
 800a306:	bfbb      	ittet	lt
 800a308:	425b      	neglt	r3, r3
 800a30a:	f042 0202 	orrlt.w	r2, r2, #2
 800a30e:	9307      	strge	r3, [sp, #28]
 800a310:	9307      	strlt	r3, [sp, #28]
 800a312:	bfb8      	it	lt
 800a314:	9204      	strlt	r2, [sp, #16]
 800a316:	7823      	ldrb	r3, [r4, #0]
 800a318:	2b2e      	cmp	r3, #46	@ 0x2e
 800a31a:	d10a      	bne.n	800a332 <_vfiprintf_r+0x156>
 800a31c:	7863      	ldrb	r3, [r4, #1]
 800a31e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a320:	d132      	bne.n	800a388 <_vfiprintf_r+0x1ac>
 800a322:	9b03      	ldr	r3, [sp, #12]
 800a324:	1d1a      	adds	r2, r3, #4
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	9203      	str	r2, [sp, #12]
 800a32a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a32e:	3402      	adds	r4, #2
 800a330:	9305      	str	r3, [sp, #20]
 800a332:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a408 <_vfiprintf_r+0x22c>
 800a336:	7821      	ldrb	r1, [r4, #0]
 800a338:	2203      	movs	r2, #3
 800a33a:	4650      	mov	r0, sl
 800a33c:	f7f5 ff48 	bl	80001d0 <memchr>
 800a340:	b138      	cbz	r0, 800a352 <_vfiprintf_r+0x176>
 800a342:	9b04      	ldr	r3, [sp, #16]
 800a344:	eba0 000a 	sub.w	r0, r0, sl
 800a348:	2240      	movs	r2, #64	@ 0x40
 800a34a:	4082      	lsls	r2, r0
 800a34c:	4313      	orrs	r3, r2
 800a34e:	3401      	adds	r4, #1
 800a350:	9304      	str	r3, [sp, #16]
 800a352:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a356:	4829      	ldr	r0, [pc, #164]	@ (800a3fc <_vfiprintf_r+0x220>)
 800a358:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a35c:	2206      	movs	r2, #6
 800a35e:	f7f5 ff37 	bl	80001d0 <memchr>
 800a362:	2800      	cmp	r0, #0
 800a364:	d03f      	beq.n	800a3e6 <_vfiprintf_r+0x20a>
 800a366:	4b26      	ldr	r3, [pc, #152]	@ (800a400 <_vfiprintf_r+0x224>)
 800a368:	bb1b      	cbnz	r3, 800a3b2 <_vfiprintf_r+0x1d6>
 800a36a:	9b03      	ldr	r3, [sp, #12]
 800a36c:	3307      	adds	r3, #7
 800a36e:	f023 0307 	bic.w	r3, r3, #7
 800a372:	3308      	adds	r3, #8
 800a374:	9303      	str	r3, [sp, #12]
 800a376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a378:	443b      	add	r3, r7
 800a37a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a37c:	e76a      	b.n	800a254 <_vfiprintf_r+0x78>
 800a37e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a382:	460c      	mov	r4, r1
 800a384:	2001      	movs	r0, #1
 800a386:	e7a8      	b.n	800a2da <_vfiprintf_r+0xfe>
 800a388:	2300      	movs	r3, #0
 800a38a:	3401      	adds	r4, #1
 800a38c:	9305      	str	r3, [sp, #20]
 800a38e:	4619      	mov	r1, r3
 800a390:	f04f 0c0a 	mov.w	ip, #10
 800a394:	4620      	mov	r0, r4
 800a396:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a39a:	3a30      	subs	r2, #48	@ 0x30
 800a39c:	2a09      	cmp	r2, #9
 800a39e:	d903      	bls.n	800a3a8 <_vfiprintf_r+0x1cc>
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d0c6      	beq.n	800a332 <_vfiprintf_r+0x156>
 800a3a4:	9105      	str	r1, [sp, #20]
 800a3a6:	e7c4      	b.n	800a332 <_vfiprintf_r+0x156>
 800a3a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3ac:	4604      	mov	r4, r0
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e7f0      	b.n	800a394 <_vfiprintf_r+0x1b8>
 800a3b2:	ab03      	add	r3, sp, #12
 800a3b4:	9300      	str	r3, [sp, #0]
 800a3b6:	462a      	mov	r2, r5
 800a3b8:	4b12      	ldr	r3, [pc, #72]	@ (800a404 <_vfiprintf_r+0x228>)
 800a3ba:	a904      	add	r1, sp, #16
 800a3bc:	4630      	mov	r0, r6
 800a3be:	f3af 8000 	nop.w
 800a3c2:	4607      	mov	r7, r0
 800a3c4:	1c78      	adds	r0, r7, #1
 800a3c6:	d1d6      	bne.n	800a376 <_vfiprintf_r+0x19a>
 800a3c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3ca:	07d9      	lsls	r1, r3, #31
 800a3cc:	d405      	bmi.n	800a3da <_vfiprintf_r+0x1fe>
 800a3ce:	89ab      	ldrh	r3, [r5, #12]
 800a3d0:	059a      	lsls	r2, r3, #22
 800a3d2:	d402      	bmi.n	800a3da <_vfiprintf_r+0x1fe>
 800a3d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3d6:	f7ff fd33 	bl	8009e40 <__retarget_lock_release_recursive>
 800a3da:	89ab      	ldrh	r3, [r5, #12]
 800a3dc:	065b      	lsls	r3, r3, #25
 800a3de:	f53f af1f 	bmi.w	800a220 <_vfiprintf_r+0x44>
 800a3e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3e4:	e71e      	b.n	800a224 <_vfiprintf_r+0x48>
 800a3e6:	ab03      	add	r3, sp, #12
 800a3e8:	9300      	str	r3, [sp, #0]
 800a3ea:	462a      	mov	r2, r5
 800a3ec:	4b05      	ldr	r3, [pc, #20]	@ (800a404 <_vfiprintf_r+0x228>)
 800a3ee:	a904      	add	r1, sp, #16
 800a3f0:	4630      	mov	r0, r6
 800a3f2:	f000 f879 	bl	800a4e8 <_printf_i>
 800a3f6:	e7e4      	b.n	800a3c2 <_vfiprintf_r+0x1e6>
 800a3f8:	0800b1d4 	.word	0x0800b1d4
 800a3fc:	0800b1de 	.word	0x0800b1de
 800a400:	00000000 	.word	0x00000000
 800a404:	0800a1b7 	.word	0x0800a1b7
 800a408:	0800b1da 	.word	0x0800b1da

0800a40c <_printf_common>:
 800a40c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a410:	4616      	mov	r6, r2
 800a412:	4698      	mov	r8, r3
 800a414:	688a      	ldr	r2, [r1, #8]
 800a416:	690b      	ldr	r3, [r1, #16]
 800a418:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a41c:	4293      	cmp	r3, r2
 800a41e:	bfb8      	it	lt
 800a420:	4613      	movlt	r3, r2
 800a422:	6033      	str	r3, [r6, #0]
 800a424:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a428:	4607      	mov	r7, r0
 800a42a:	460c      	mov	r4, r1
 800a42c:	b10a      	cbz	r2, 800a432 <_printf_common+0x26>
 800a42e:	3301      	adds	r3, #1
 800a430:	6033      	str	r3, [r6, #0]
 800a432:	6823      	ldr	r3, [r4, #0]
 800a434:	0699      	lsls	r1, r3, #26
 800a436:	bf42      	ittt	mi
 800a438:	6833      	ldrmi	r3, [r6, #0]
 800a43a:	3302      	addmi	r3, #2
 800a43c:	6033      	strmi	r3, [r6, #0]
 800a43e:	6825      	ldr	r5, [r4, #0]
 800a440:	f015 0506 	ands.w	r5, r5, #6
 800a444:	d106      	bne.n	800a454 <_printf_common+0x48>
 800a446:	f104 0a19 	add.w	sl, r4, #25
 800a44a:	68e3      	ldr	r3, [r4, #12]
 800a44c:	6832      	ldr	r2, [r6, #0]
 800a44e:	1a9b      	subs	r3, r3, r2
 800a450:	42ab      	cmp	r3, r5
 800a452:	dc26      	bgt.n	800a4a2 <_printf_common+0x96>
 800a454:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a458:	6822      	ldr	r2, [r4, #0]
 800a45a:	3b00      	subs	r3, #0
 800a45c:	bf18      	it	ne
 800a45e:	2301      	movne	r3, #1
 800a460:	0692      	lsls	r2, r2, #26
 800a462:	d42b      	bmi.n	800a4bc <_printf_common+0xb0>
 800a464:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a468:	4641      	mov	r1, r8
 800a46a:	4638      	mov	r0, r7
 800a46c:	47c8      	blx	r9
 800a46e:	3001      	adds	r0, #1
 800a470:	d01e      	beq.n	800a4b0 <_printf_common+0xa4>
 800a472:	6823      	ldr	r3, [r4, #0]
 800a474:	6922      	ldr	r2, [r4, #16]
 800a476:	f003 0306 	and.w	r3, r3, #6
 800a47a:	2b04      	cmp	r3, #4
 800a47c:	bf02      	ittt	eq
 800a47e:	68e5      	ldreq	r5, [r4, #12]
 800a480:	6833      	ldreq	r3, [r6, #0]
 800a482:	1aed      	subeq	r5, r5, r3
 800a484:	68a3      	ldr	r3, [r4, #8]
 800a486:	bf0c      	ite	eq
 800a488:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a48c:	2500      	movne	r5, #0
 800a48e:	4293      	cmp	r3, r2
 800a490:	bfc4      	itt	gt
 800a492:	1a9b      	subgt	r3, r3, r2
 800a494:	18ed      	addgt	r5, r5, r3
 800a496:	2600      	movs	r6, #0
 800a498:	341a      	adds	r4, #26
 800a49a:	42b5      	cmp	r5, r6
 800a49c:	d11a      	bne.n	800a4d4 <_printf_common+0xc8>
 800a49e:	2000      	movs	r0, #0
 800a4a0:	e008      	b.n	800a4b4 <_printf_common+0xa8>
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	4652      	mov	r2, sl
 800a4a6:	4641      	mov	r1, r8
 800a4a8:	4638      	mov	r0, r7
 800a4aa:	47c8      	blx	r9
 800a4ac:	3001      	adds	r0, #1
 800a4ae:	d103      	bne.n	800a4b8 <_printf_common+0xac>
 800a4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4b8:	3501      	adds	r5, #1
 800a4ba:	e7c6      	b.n	800a44a <_printf_common+0x3e>
 800a4bc:	18e1      	adds	r1, r4, r3
 800a4be:	1c5a      	adds	r2, r3, #1
 800a4c0:	2030      	movs	r0, #48	@ 0x30
 800a4c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a4c6:	4422      	add	r2, r4
 800a4c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a4cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a4d0:	3302      	adds	r3, #2
 800a4d2:	e7c7      	b.n	800a464 <_printf_common+0x58>
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	4622      	mov	r2, r4
 800a4d8:	4641      	mov	r1, r8
 800a4da:	4638      	mov	r0, r7
 800a4dc:	47c8      	blx	r9
 800a4de:	3001      	adds	r0, #1
 800a4e0:	d0e6      	beq.n	800a4b0 <_printf_common+0xa4>
 800a4e2:	3601      	adds	r6, #1
 800a4e4:	e7d9      	b.n	800a49a <_printf_common+0x8e>
	...

0800a4e8 <_printf_i>:
 800a4e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ec:	7e0f      	ldrb	r7, [r1, #24]
 800a4ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a4f0:	2f78      	cmp	r7, #120	@ 0x78
 800a4f2:	4691      	mov	r9, r2
 800a4f4:	4680      	mov	r8, r0
 800a4f6:	460c      	mov	r4, r1
 800a4f8:	469a      	mov	sl, r3
 800a4fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a4fe:	d807      	bhi.n	800a510 <_printf_i+0x28>
 800a500:	2f62      	cmp	r7, #98	@ 0x62
 800a502:	d80a      	bhi.n	800a51a <_printf_i+0x32>
 800a504:	2f00      	cmp	r7, #0
 800a506:	f000 80d1 	beq.w	800a6ac <_printf_i+0x1c4>
 800a50a:	2f58      	cmp	r7, #88	@ 0x58
 800a50c:	f000 80b8 	beq.w	800a680 <_printf_i+0x198>
 800a510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a514:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a518:	e03a      	b.n	800a590 <_printf_i+0xa8>
 800a51a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a51e:	2b15      	cmp	r3, #21
 800a520:	d8f6      	bhi.n	800a510 <_printf_i+0x28>
 800a522:	a101      	add	r1, pc, #4	@ (adr r1, 800a528 <_printf_i+0x40>)
 800a524:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a528:	0800a581 	.word	0x0800a581
 800a52c:	0800a595 	.word	0x0800a595
 800a530:	0800a511 	.word	0x0800a511
 800a534:	0800a511 	.word	0x0800a511
 800a538:	0800a511 	.word	0x0800a511
 800a53c:	0800a511 	.word	0x0800a511
 800a540:	0800a595 	.word	0x0800a595
 800a544:	0800a511 	.word	0x0800a511
 800a548:	0800a511 	.word	0x0800a511
 800a54c:	0800a511 	.word	0x0800a511
 800a550:	0800a511 	.word	0x0800a511
 800a554:	0800a693 	.word	0x0800a693
 800a558:	0800a5bf 	.word	0x0800a5bf
 800a55c:	0800a64d 	.word	0x0800a64d
 800a560:	0800a511 	.word	0x0800a511
 800a564:	0800a511 	.word	0x0800a511
 800a568:	0800a6b5 	.word	0x0800a6b5
 800a56c:	0800a511 	.word	0x0800a511
 800a570:	0800a5bf 	.word	0x0800a5bf
 800a574:	0800a511 	.word	0x0800a511
 800a578:	0800a511 	.word	0x0800a511
 800a57c:	0800a655 	.word	0x0800a655
 800a580:	6833      	ldr	r3, [r6, #0]
 800a582:	1d1a      	adds	r2, r3, #4
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	6032      	str	r2, [r6, #0]
 800a588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a58c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a590:	2301      	movs	r3, #1
 800a592:	e09c      	b.n	800a6ce <_printf_i+0x1e6>
 800a594:	6833      	ldr	r3, [r6, #0]
 800a596:	6820      	ldr	r0, [r4, #0]
 800a598:	1d19      	adds	r1, r3, #4
 800a59a:	6031      	str	r1, [r6, #0]
 800a59c:	0606      	lsls	r6, r0, #24
 800a59e:	d501      	bpl.n	800a5a4 <_printf_i+0xbc>
 800a5a0:	681d      	ldr	r5, [r3, #0]
 800a5a2:	e003      	b.n	800a5ac <_printf_i+0xc4>
 800a5a4:	0645      	lsls	r5, r0, #25
 800a5a6:	d5fb      	bpl.n	800a5a0 <_printf_i+0xb8>
 800a5a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a5ac:	2d00      	cmp	r5, #0
 800a5ae:	da03      	bge.n	800a5b8 <_printf_i+0xd0>
 800a5b0:	232d      	movs	r3, #45	@ 0x2d
 800a5b2:	426d      	negs	r5, r5
 800a5b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5b8:	4858      	ldr	r0, [pc, #352]	@ (800a71c <_printf_i+0x234>)
 800a5ba:	230a      	movs	r3, #10
 800a5bc:	e011      	b.n	800a5e2 <_printf_i+0xfa>
 800a5be:	6821      	ldr	r1, [r4, #0]
 800a5c0:	6833      	ldr	r3, [r6, #0]
 800a5c2:	0608      	lsls	r0, r1, #24
 800a5c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a5c8:	d402      	bmi.n	800a5d0 <_printf_i+0xe8>
 800a5ca:	0649      	lsls	r1, r1, #25
 800a5cc:	bf48      	it	mi
 800a5ce:	b2ad      	uxthmi	r5, r5
 800a5d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a5d2:	4852      	ldr	r0, [pc, #328]	@ (800a71c <_printf_i+0x234>)
 800a5d4:	6033      	str	r3, [r6, #0]
 800a5d6:	bf14      	ite	ne
 800a5d8:	230a      	movne	r3, #10
 800a5da:	2308      	moveq	r3, #8
 800a5dc:	2100      	movs	r1, #0
 800a5de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a5e2:	6866      	ldr	r6, [r4, #4]
 800a5e4:	60a6      	str	r6, [r4, #8]
 800a5e6:	2e00      	cmp	r6, #0
 800a5e8:	db05      	blt.n	800a5f6 <_printf_i+0x10e>
 800a5ea:	6821      	ldr	r1, [r4, #0]
 800a5ec:	432e      	orrs	r6, r5
 800a5ee:	f021 0104 	bic.w	r1, r1, #4
 800a5f2:	6021      	str	r1, [r4, #0]
 800a5f4:	d04b      	beq.n	800a68e <_printf_i+0x1a6>
 800a5f6:	4616      	mov	r6, r2
 800a5f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a5fc:	fb03 5711 	mls	r7, r3, r1, r5
 800a600:	5dc7      	ldrb	r7, [r0, r7]
 800a602:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a606:	462f      	mov	r7, r5
 800a608:	42bb      	cmp	r3, r7
 800a60a:	460d      	mov	r5, r1
 800a60c:	d9f4      	bls.n	800a5f8 <_printf_i+0x110>
 800a60e:	2b08      	cmp	r3, #8
 800a610:	d10b      	bne.n	800a62a <_printf_i+0x142>
 800a612:	6823      	ldr	r3, [r4, #0]
 800a614:	07df      	lsls	r7, r3, #31
 800a616:	d508      	bpl.n	800a62a <_printf_i+0x142>
 800a618:	6923      	ldr	r3, [r4, #16]
 800a61a:	6861      	ldr	r1, [r4, #4]
 800a61c:	4299      	cmp	r1, r3
 800a61e:	bfde      	ittt	le
 800a620:	2330      	movle	r3, #48	@ 0x30
 800a622:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a626:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a62a:	1b92      	subs	r2, r2, r6
 800a62c:	6122      	str	r2, [r4, #16]
 800a62e:	f8cd a000 	str.w	sl, [sp]
 800a632:	464b      	mov	r3, r9
 800a634:	aa03      	add	r2, sp, #12
 800a636:	4621      	mov	r1, r4
 800a638:	4640      	mov	r0, r8
 800a63a:	f7ff fee7 	bl	800a40c <_printf_common>
 800a63e:	3001      	adds	r0, #1
 800a640:	d14a      	bne.n	800a6d8 <_printf_i+0x1f0>
 800a642:	f04f 30ff 	mov.w	r0, #4294967295
 800a646:	b004      	add	sp, #16
 800a648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a64c:	6823      	ldr	r3, [r4, #0]
 800a64e:	f043 0320 	orr.w	r3, r3, #32
 800a652:	6023      	str	r3, [r4, #0]
 800a654:	4832      	ldr	r0, [pc, #200]	@ (800a720 <_printf_i+0x238>)
 800a656:	2778      	movs	r7, #120	@ 0x78
 800a658:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	6831      	ldr	r1, [r6, #0]
 800a660:	061f      	lsls	r7, r3, #24
 800a662:	f851 5b04 	ldr.w	r5, [r1], #4
 800a666:	d402      	bmi.n	800a66e <_printf_i+0x186>
 800a668:	065f      	lsls	r7, r3, #25
 800a66a:	bf48      	it	mi
 800a66c:	b2ad      	uxthmi	r5, r5
 800a66e:	6031      	str	r1, [r6, #0]
 800a670:	07d9      	lsls	r1, r3, #31
 800a672:	bf44      	itt	mi
 800a674:	f043 0320 	orrmi.w	r3, r3, #32
 800a678:	6023      	strmi	r3, [r4, #0]
 800a67a:	b11d      	cbz	r5, 800a684 <_printf_i+0x19c>
 800a67c:	2310      	movs	r3, #16
 800a67e:	e7ad      	b.n	800a5dc <_printf_i+0xf4>
 800a680:	4826      	ldr	r0, [pc, #152]	@ (800a71c <_printf_i+0x234>)
 800a682:	e7e9      	b.n	800a658 <_printf_i+0x170>
 800a684:	6823      	ldr	r3, [r4, #0]
 800a686:	f023 0320 	bic.w	r3, r3, #32
 800a68a:	6023      	str	r3, [r4, #0]
 800a68c:	e7f6      	b.n	800a67c <_printf_i+0x194>
 800a68e:	4616      	mov	r6, r2
 800a690:	e7bd      	b.n	800a60e <_printf_i+0x126>
 800a692:	6833      	ldr	r3, [r6, #0]
 800a694:	6825      	ldr	r5, [r4, #0]
 800a696:	6961      	ldr	r1, [r4, #20]
 800a698:	1d18      	adds	r0, r3, #4
 800a69a:	6030      	str	r0, [r6, #0]
 800a69c:	062e      	lsls	r6, r5, #24
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	d501      	bpl.n	800a6a6 <_printf_i+0x1be>
 800a6a2:	6019      	str	r1, [r3, #0]
 800a6a4:	e002      	b.n	800a6ac <_printf_i+0x1c4>
 800a6a6:	0668      	lsls	r0, r5, #25
 800a6a8:	d5fb      	bpl.n	800a6a2 <_printf_i+0x1ba>
 800a6aa:	8019      	strh	r1, [r3, #0]
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	6123      	str	r3, [r4, #16]
 800a6b0:	4616      	mov	r6, r2
 800a6b2:	e7bc      	b.n	800a62e <_printf_i+0x146>
 800a6b4:	6833      	ldr	r3, [r6, #0]
 800a6b6:	1d1a      	adds	r2, r3, #4
 800a6b8:	6032      	str	r2, [r6, #0]
 800a6ba:	681e      	ldr	r6, [r3, #0]
 800a6bc:	6862      	ldr	r2, [r4, #4]
 800a6be:	2100      	movs	r1, #0
 800a6c0:	4630      	mov	r0, r6
 800a6c2:	f7f5 fd85 	bl	80001d0 <memchr>
 800a6c6:	b108      	cbz	r0, 800a6cc <_printf_i+0x1e4>
 800a6c8:	1b80      	subs	r0, r0, r6
 800a6ca:	6060      	str	r0, [r4, #4]
 800a6cc:	6863      	ldr	r3, [r4, #4]
 800a6ce:	6123      	str	r3, [r4, #16]
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6d6:	e7aa      	b.n	800a62e <_printf_i+0x146>
 800a6d8:	6923      	ldr	r3, [r4, #16]
 800a6da:	4632      	mov	r2, r6
 800a6dc:	4649      	mov	r1, r9
 800a6de:	4640      	mov	r0, r8
 800a6e0:	47d0      	blx	sl
 800a6e2:	3001      	adds	r0, #1
 800a6e4:	d0ad      	beq.n	800a642 <_printf_i+0x15a>
 800a6e6:	6823      	ldr	r3, [r4, #0]
 800a6e8:	079b      	lsls	r3, r3, #30
 800a6ea:	d413      	bmi.n	800a714 <_printf_i+0x22c>
 800a6ec:	68e0      	ldr	r0, [r4, #12]
 800a6ee:	9b03      	ldr	r3, [sp, #12]
 800a6f0:	4298      	cmp	r0, r3
 800a6f2:	bfb8      	it	lt
 800a6f4:	4618      	movlt	r0, r3
 800a6f6:	e7a6      	b.n	800a646 <_printf_i+0x15e>
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	4632      	mov	r2, r6
 800a6fc:	4649      	mov	r1, r9
 800a6fe:	4640      	mov	r0, r8
 800a700:	47d0      	blx	sl
 800a702:	3001      	adds	r0, #1
 800a704:	d09d      	beq.n	800a642 <_printf_i+0x15a>
 800a706:	3501      	adds	r5, #1
 800a708:	68e3      	ldr	r3, [r4, #12]
 800a70a:	9903      	ldr	r1, [sp, #12]
 800a70c:	1a5b      	subs	r3, r3, r1
 800a70e:	42ab      	cmp	r3, r5
 800a710:	dcf2      	bgt.n	800a6f8 <_printf_i+0x210>
 800a712:	e7eb      	b.n	800a6ec <_printf_i+0x204>
 800a714:	2500      	movs	r5, #0
 800a716:	f104 0619 	add.w	r6, r4, #25
 800a71a:	e7f5      	b.n	800a708 <_printf_i+0x220>
 800a71c:	0800b1e5 	.word	0x0800b1e5
 800a720:	0800b1f6 	.word	0x0800b1f6

0800a724 <__sflush_r>:
 800a724:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a72c:	0716      	lsls	r6, r2, #28
 800a72e:	4605      	mov	r5, r0
 800a730:	460c      	mov	r4, r1
 800a732:	d454      	bmi.n	800a7de <__sflush_r+0xba>
 800a734:	684b      	ldr	r3, [r1, #4]
 800a736:	2b00      	cmp	r3, #0
 800a738:	dc02      	bgt.n	800a740 <__sflush_r+0x1c>
 800a73a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	dd48      	ble.n	800a7d2 <__sflush_r+0xae>
 800a740:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a742:	2e00      	cmp	r6, #0
 800a744:	d045      	beq.n	800a7d2 <__sflush_r+0xae>
 800a746:	2300      	movs	r3, #0
 800a748:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a74c:	682f      	ldr	r7, [r5, #0]
 800a74e:	6a21      	ldr	r1, [r4, #32]
 800a750:	602b      	str	r3, [r5, #0]
 800a752:	d030      	beq.n	800a7b6 <__sflush_r+0x92>
 800a754:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a756:	89a3      	ldrh	r3, [r4, #12]
 800a758:	0759      	lsls	r1, r3, #29
 800a75a:	d505      	bpl.n	800a768 <__sflush_r+0x44>
 800a75c:	6863      	ldr	r3, [r4, #4]
 800a75e:	1ad2      	subs	r2, r2, r3
 800a760:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a762:	b10b      	cbz	r3, 800a768 <__sflush_r+0x44>
 800a764:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a766:	1ad2      	subs	r2, r2, r3
 800a768:	2300      	movs	r3, #0
 800a76a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a76c:	6a21      	ldr	r1, [r4, #32]
 800a76e:	4628      	mov	r0, r5
 800a770:	47b0      	blx	r6
 800a772:	1c43      	adds	r3, r0, #1
 800a774:	89a3      	ldrh	r3, [r4, #12]
 800a776:	d106      	bne.n	800a786 <__sflush_r+0x62>
 800a778:	6829      	ldr	r1, [r5, #0]
 800a77a:	291d      	cmp	r1, #29
 800a77c:	d82b      	bhi.n	800a7d6 <__sflush_r+0xb2>
 800a77e:	4a2a      	ldr	r2, [pc, #168]	@ (800a828 <__sflush_r+0x104>)
 800a780:	40ca      	lsrs	r2, r1
 800a782:	07d6      	lsls	r6, r2, #31
 800a784:	d527      	bpl.n	800a7d6 <__sflush_r+0xb2>
 800a786:	2200      	movs	r2, #0
 800a788:	6062      	str	r2, [r4, #4]
 800a78a:	04d9      	lsls	r1, r3, #19
 800a78c:	6922      	ldr	r2, [r4, #16]
 800a78e:	6022      	str	r2, [r4, #0]
 800a790:	d504      	bpl.n	800a79c <__sflush_r+0x78>
 800a792:	1c42      	adds	r2, r0, #1
 800a794:	d101      	bne.n	800a79a <__sflush_r+0x76>
 800a796:	682b      	ldr	r3, [r5, #0]
 800a798:	b903      	cbnz	r3, 800a79c <__sflush_r+0x78>
 800a79a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a79c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a79e:	602f      	str	r7, [r5, #0]
 800a7a0:	b1b9      	cbz	r1, 800a7d2 <__sflush_r+0xae>
 800a7a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7a6:	4299      	cmp	r1, r3
 800a7a8:	d002      	beq.n	800a7b0 <__sflush_r+0x8c>
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	f7ff fb4a 	bl	8009e44 <_free_r>
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7b4:	e00d      	b.n	800a7d2 <__sflush_r+0xae>
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	47b0      	blx	r6
 800a7bc:	4602      	mov	r2, r0
 800a7be:	1c50      	adds	r0, r2, #1
 800a7c0:	d1c9      	bne.n	800a756 <__sflush_r+0x32>
 800a7c2:	682b      	ldr	r3, [r5, #0]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d0c6      	beq.n	800a756 <__sflush_r+0x32>
 800a7c8:	2b1d      	cmp	r3, #29
 800a7ca:	d001      	beq.n	800a7d0 <__sflush_r+0xac>
 800a7cc:	2b16      	cmp	r3, #22
 800a7ce:	d11e      	bne.n	800a80e <__sflush_r+0xea>
 800a7d0:	602f      	str	r7, [r5, #0]
 800a7d2:	2000      	movs	r0, #0
 800a7d4:	e022      	b.n	800a81c <__sflush_r+0xf8>
 800a7d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7da:	b21b      	sxth	r3, r3
 800a7dc:	e01b      	b.n	800a816 <__sflush_r+0xf2>
 800a7de:	690f      	ldr	r7, [r1, #16]
 800a7e0:	2f00      	cmp	r7, #0
 800a7e2:	d0f6      	beq.n	800a7d2 <__sflush_r+0xae>
 800a7e4:	0793      	lsls	r3, r2, #30
 800a7e6:	680e      	ldr	r6, [r1, #0]
 800a7e8:	bf08      	it	eq
 800a7ea:	694b      	ldreq	r3, [r1, #20]
 800a7ec:	600f      	str	r7, [r1, #0]
 800a7ee:	bf18      	it	ne
 800a7f0:	2300      	movne	r3, #0
 800a7f2:	eba6 0807 	sub.w	r8, r6, r7
 800a7f6:	608b      	str	r3, [r1, #8]
 800a7f8:	f1b8 0f00 	cmp.w	r8, #0
 800a7fc:	dde9      	ble.n	800a7d2 <__sflush_r+0xae>
 800a7fe:	6a21      	ldr	r1, [r4, #32]
 800a800:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a802:	4643      	mov	r3, r8
 800a804:	463a      	mov	r2, r7
 800a806:	4628      	mov	r0, r5
 800a808:	47b0      	blx	r6
 800a80a:	2800      	cmp	r0, #0
 800a80c:	dc08      	bgt.n	800a820 <__sflush_r+0xfc>
 800a80e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a816:	81a3      	strh	r3, [r4, #12]
 800a818:	f04f 30ff 	mov.w	r0, #4294967295
 800a81c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a820:	4407      	add	r7, r0
 800a822:	eba8 0800 	sub.w	r8, r8, r0
 800a826:	e7e7      	b.n	800a7f8 <__sflush_r+0xd4>
 800a828:	20400001 	.word	0x20400001

0800a82c <_fflush_r>:
 800a82c:	b538      	push	{r3, r4, r5, lr}
 800a82e:	690b      	ldr	r3, [r1, #16]
 800a830:	4605      	mov	r5, r0
 800a832:	460c      	mov	r4, r1
 800a834:	b913      	cbnz	r3, 800a83c <_fflush_r+0x10>
 800a836:	2500      	movs	r5, #0
 800a838:	4628      	mov	r0, r5
 800a83a:	bd38      	pop	{r3, r4, r5, pc}
 800a83c:	b118      	cbz	r0, 800a846 <_fflush_r+0x1a>
 800a83e:	6a03      	ldr	r3, [r0, #32]
 800a840:	b90b      	cbnz	r3, 800a846 <_fflush_r+0x1a>
 800a842:	f7ff f8bf 	bl	80099c4 <__sinit>
 800a846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d0f3      	beq.n	800a836 <_fflush_r+0xa>
 800a84e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a850:	07d0      	lsls	r0, r2, #31
 800a852:	d404      	bmi.n	800a85e <_fflush_r+0x32>
 800a854:	0599      	lsls	r1, r3, #22
 800a856:	d402      	bmi.n	800a85e <_fflush_r+0x32>
 800a858:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a85a:	f7ff faf0 	bl	8009e3e <__retarget_lock_acquire_recursive>
 800a85e:	4628      	mov	r0, r5
 800a860:	4621      	mov	r1, r4
 800a862:	f7ff ff5f 	bl	800a724 <__sflush_r>
 800a866:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a868:	07da      	lsls	r2, r3, #31
 800a86a:	4605      	mov	r5, r0
 800a86c:	d4e4      	bmi.n	800a838 <_fflush_r+0xc>
 800a86e:	89a3      	ldrh	r3, [r4, #12]
 800a870:	059b      	lsls	r3, r3, #22
 800a872:	d4e1      	bmi.n	800a838 <_fflush_r+0xc>
 800a874:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a876:	f7ff fae3 	bl	8009e40 <__retarget_lock_release_recursive>
 800a87a:	e7dd      	b.n	800a838 <_fflush_r+0xc>

0800a87c <__swhatbuf_r>:
 800a87c:	b570      	push	{r4, r5, r6, lr}
 800a87e:	460c      	mov	r4, r1
 800a880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a884:	2900      	cmp	r1, #0
 800a886:	b096      	sub	sp, #88	@ 0x58
 800a888:	4615      	mov	r5, r2
 800a88a:	461e      	mov	r6, r3
 800a88c:	da0d      	bge.n	800a8aa <__swhatbuf_r+0x2e>
 800a88e:	89a3      	ldrh	r3, [r4, #12]
 800a890:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a894:	f04f 0100 	mov.w	r1, #0
 800a898:	bf14      	ite	ne
 800a89a:	2340      	movne	r3, #64	@ 0x40
 800a89c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a8a0:	2000      	movs	r0, #0
 800a8a2:	6031      	str	r1, [r6, #0]
 800a8a4:	602b      	str	r3, [r5, #0]
 800a8a6:	b016      	add	sp, #88	@ 0x58
 800a8a8:	bd70      	pop	{r4, r5, r6, pc}
 800a8aa:	466a      	mov	r2, sp
 800a8ac:	f000 f862 	bl	800a974 <_fstat_r>
 800a8b0:	2800      	cmp	r0, #0
 800a8b2:	dbec      	blt.n	800a88e <__swhatbuf_r+0x12>
 800a8b4:	9901      	ldr	r1, [sp, #4]
 800a8b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a8ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a8be:	4259      	negs	r1, r3
 800a8c0:	4159      	adcs	r1, r3
 800a8c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8c6:	e7eb      	b.n	800a8a0 <__swhatbuf_r+0x24>

0800a8c8 <__smakebuf_r>:
 800a8c8:	898b      	ldrh	r3, [r1, #12]
 800a8ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8cc:	079d      	lsls	r5, r3, #30
 800a8ce:	4606      	mov	r6, r0
 800a8d0:	460c      	mov	r4, r1
 800a8d2:	d507      	bpl.n	800a8e4 <__smakebuf_r+0x1c>
 800a8d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a8d8:	6023      	str	r3, [r4, #0]
 800a8da:	6123      	str	r3, [r4, #16]
 800a8dc:	2301      	movs	r3, #1
 800a8de:	6163      	str	r3, [r4, #20]
 800a8e0:	b003      	add	sp, #12
 800a8e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8e4:	ab01      	add	r3, sp, #4
 800a8e6:	466a      	mov	r2, sp
 800a8e8:	f7ff ffc8 	bl	800a87c <__swhatbuf_r>
 800a8ec:	9f00      	ldr	r7, [sp, #0]
 800a8ee:	4605      	mov	r5, r0
 800a8f0:	4639      	mov	r1, r7
 800a8f2:	4630      	mov	r0, r6
 800a8f4:	f7fe ff4e 	bl	8009794 <_malloc_r>
 800a8f8:	b948      	cbnz	r0, 800a90e <__smakebuf_r+0x46>
 800a8fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8fe:	059a      	lsls	r2, r3, #22
 800a900:	d4ee      	bmi.n	800a8e0 <__smakebuf_r+0x18>
 800a902:	f023 0303 	bic.w	r3, r3, #3
 800a906:	f043 0302 	orr.w	r3, r3, #2
 800a90a:	81a3      	strh	r3, [r4, #12]
 800a90c:	e7e2      	b.n	800a8d4 <__smakebuf_r+0xc>
 800a90e:	89a3      	ldrh	r3, [r4, #12]
 800a910:	6020      	str	r0, [r4, #0]
 800a912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a916:	81a3      	strh	r3, [r4, #12]
 800a918:	9b01      	ldr	r3, [sp, #4]
 800a91a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a91e:	b15b      	cbz	r3, 800a938 <__smakebuf_r+0x70>
 800a920:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a924:	4630      	mov	r0, r6
 800a926:	f000 f837 	bl	800a998 <_isatty_r>
 800a92a:	b128      	cbz	r0, 800a938 <__smakebuf_r+0x70>
 800a92c:	89a3      	ldrh	r3, [r4, #12]
 800a92e:	f023 0303 	bic.w	r3, r3, #3
 800a932:	f043 0301 	orr.w	r3, r3, #1
 800a936:	81a3      	strh	r3, [r4, #12]
 800a938:	89a3      	ldrh	r3, [r4, #12]
 800a93a:	431d      	orrs	r5, r3
 800a93c:	81a5      	strh	r5, [r4, #12]
 800a93e:	e7cf      	b.n	800a8e0 <__smakebuf_r+0x18>

0800a940 <memmove>:
 800a940:	4288      	cmp	r0, r1
 800a942:	b510      	push	{r4, lr}
 800a944:	eb01 0402 	add.w	r4, r1, r2
 800a948:	d902      	bls.n	800a950 <memmove+0x10>
 800a94a:	4284      	cmp	r4, r0
 800a94c:	4623      	mov	r3, r4
 800a94e:	d807      	bhi.n	800a960 <memmove+0x20>
 800a950:	1e43      	subs	r3, r0, #1
 800a952:	42a1      	cmp	r1, r4
 800a954:	d008      	beq.n	800a968 <memmove+0x28>
 800a956:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a95a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a95e:	e7f8      	b.n	800a952 <memmove+0x12>
 800a960:	4402      	add	r2, r0
 800a962:	4601      	mov	r1, r0
 800a964:	428a      	cmp	r2, r1
 800a966:	d100      	bne.n	800a96a <memmove+0x2a>
 800a968:	bd10      	pop	{r4, pc}
 800a96a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a96e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a972:	e7f7      	b.n	800a964 <memmove+0x24>

0800a974 <_fstat_r>:
 800a974:	b538      	push	{r3, r4, r5, lr}
 800a976:	4d07      	ldr	r5, [pc, #28]	@ (800a994 <_fstat_r+0x20>)
 800a978:	2300      	movs	r3, #0
 800a97a:	4604      	mov	r4, r0
 800a97c:	4608      	mov	r0, r1
 800a97e:	4611      	mov	r1, r2
 800a980:	602b      	str	r3, [r5, #0]
 800a982:	f7f7 fd36 	bl	80023f2 <_fstat>
 800a986:	1c43      	adds	r3, r0, #1
 800a988:	d102      	bne.n	800a990 <_fstat_r+0x1c>
 800a98a:	682b      	ldr	r3, [r5, #0]
 800a98c:	b103      	cbz	r3, 800a990 <_fstat_r+0x1c>
 800a98e:	6023      	str	r3, [r4, #0]
 800a990:	bd38      	pop	{r3, r4, r5, pc}
 800a992:	bf00      	nop
 800a994:	20000b5c 	.word	0x20000b5c

0800a998 <_isatty_r>:
 800a998:	b538      	push	{r3, r4, r5, lr}
 800a99a:	4d06      	ldr	r5, [pc, #24]	@ (800a9b4 <_isatty_r+0x1c>)
 800a99c:	2300      	movs	r3, #0
 800a99e:	4604      	mov	r4, r0
 800a9a0:	4608      	mov	r0, r1
 800a9a2:	602b      	str	r3, [r5, #0]
 800a9a4:	f7f7 fd35 	bl	8002412 <_isatty>
 800a9a8:	1c43      	adds	r3, r0, #1
 800a9aa:	d102      	bne.n	800a9b2 <_isatty_r+0x1a>
 800a9ac:	682b      	ldr	r3, [r5, #0]
 800a9ae:	b103      	cbz	r3, 800a9b2 <_isatty_r+0x1a>
 800a9b0:	6023      	str	r3, [r4, #0]
 800a9b2:	bd38      	pop	{r3, r4, r5, pc}
 800a9b4:	20000b5c 	.word	0x20000b5c

0800a9b8 <memcpy>:
 800a9b8:	440a      	add	r2, r1
 800a9ba:	4291      	cmp	r1, r2
 800a9bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9c0:	d100      	bne.n	800a9c4 <memcpy+0xc>
 800a9c2:	4770      	bx	lr
 800a9c4:	b510      	push	{r4, lr}
 800a9c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9ce:	4291      	cmp	r1, r2
 800a9d0:	d1f9      	bne.n	800a9c6 <memcpy+0xe>
 800a9d2:	bd10      	pop	{r4, pc}

0800a9d4 <_realloc_r>:
 800a9d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d8:	4607      	mov	r7, r0
 800a9da:	4614      	mov	r4, r2
 800a9dc:	460d      	mov	r5, r1
 800a9de:	b921      	cbnz	r1, 800a9ea <_realloc_r+0x16>
 800a9e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e4:	4611      	mov	r1, r2
 800a9e6:	f7fe bed5 	b.w	8009794 <_malloc_r>
 800a9ea:	b92a      	cbnz	r2, 800a9f8 <_realloc_r+0x24>
 800a9ec:	f7ff fa2a 	bl	8009e44 <_free_r>
 800a9f0:	4625      	mov	r5, r4
 800a9f2:	4628      	mov	r0, r5
 800a9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9f8:	f000 f81a 	bl	800aa30 <_malloc_usable_size_r>
 800a9fc:	4284      	cmp	r4, r0
 800a9fe:	4606      	mov	r6, r0
 800aa00:	d802      	bhi.n	800aa08 <_realloc_r+0x34>
 800aa02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa06:	d8f4      	bhi.n	800a9f2 <_realloc_r+0x1e>
 800aa08:	4621      	mov	r1, r4
 800aa0a:	4638      	mov	r0, r7
 800aa0c:	f7fe fec2 	bl	8009794 <_malloc_r>
 800aa10:	4680      	mov	r8, r0
 800aa12:	b908      	cbnz	r0, 800aa18 <_realloc_r+0x44>
 800aa14:	4645      	mov	r5, r8
 800aa16:	e7ec      	b.n	800a9f2 <_realloc_r+0x1e>
 800aa18:	42b4      	cmp	r4, r6
 800aa1a:	4622      	mov	r2, r4
 800aa1c:	4629      	mov	r1, r5
 800aa1e:	bf28      	it	cs
 800aa20:	4632      	movcs	r2, r6
 800aa22:	f7ff ffc9 	bl	800a9b8 <memcpy>
 800aa26:	4629      	mov	r1, r5
 800aa28:	4638      	mov	r0, r7
 800aa2a:	f7ff fa0b 	bl	8009e44 <_free_r>
 800aa2e:	e7f1      	b.n	800aa14 <_realloc_r+0x40>

0800aa30 <_malloc_usable_size_r>:
 800aa30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa34:	1f18      	subs	r0, r3, #4
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	bfbc      	itt	lt
 800aa3a:	580b      	ldrlt	r3, [r1, r0]
 800aa3c:	18c0      	addlt	r0, r0, r3
 800aa3e:	4770      	bx	lr

0800aa40 <_init>:
 800aa40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa42:	bf00      	nop
 800aa44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa46:	bc08      	pop	{r3}
 800aa48:	469e      	mov	lr, r3
 800aa4a:	4770      	bx	lr

0800aa4c <_fini>:
 800aa4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa4e:	bf00      	nop
 800aa50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa52:	bc08      	pop	{r3}
 800aa54:	469e      	mov	lr, r3
 800aa56:	4770      	bx	lr
