Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/multiplicador/multiplicador_sim_isim_beh.exe -prj C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/multiplicador/multiplicador_sim_beh.prj work.multiplicador_sim 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/multiplicador/multiplicador.vhd" into library work
Parsing VHDL file "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/multiplicador/multiplicador_tb.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:410 - "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/multiplicador/multiplicador_tb.vhd" Line 47: Expression has 2 elements ; expected 17
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit multiplicador_sim in library work failed
