<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/clk_mgr/dce112</a> - dce112_clk_mgr.c<span style="font-size: 80%;"> (source / <a href="dce112_clk_mgr.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">87</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2012-16 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;core_types.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;clk_mgr_internal.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dce/dce_11_2_d.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;dce/dce_11_2_sh_mask.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;dce100/dce_clk_mgr.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;dce110/dce110_clk_mgr.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;dce112_clk_mgr.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;dal_asic_id.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : /* set register offset */</a>
<a name="37"><span class="lineNum">      37 </span>            : #define SR(reg_name)\</a>
<a name="38"><span class="lineNum">      38 </span>            :         .reg_name = mm ## reg_name</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : /* set register offset with instance */</a>
<a name="41"><span class="lineNum">      41 </span>            : #define SRI(reg_name, block, id)\</a>
<a name="42"><span class="lineNum">      42 </span>            :         .reg_name = mm ## block ## id ## _ ## reg_name</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : static const struct clk_mgr_registers disp_clk_regs = {</a>
<a name="45"><span class="lineNum">      45 </span>            :                 CLK_COMMON_REG_LIST_DCE_BASE()</a>
<a name="46"><span class="lineNum">      46 </span>            : };</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : static const struct clk_mgr_shift disp_clk_shift = {</a>
<a name="49"><span class="lineNum">      49 </span>            :                 CLK_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(__SHIFT)</a>
<a name="50"><span class="lineNum">      50 </span>            : };</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : static const struct clk_mgr_mask disp_clk_mask = {</a>
<a name="53"><span class="lineNum">      53 </span>            :                 CLK_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(_MASK)</a>
<a name="54"><span class="lineNum">      54 </span>            : };</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span>            : static const struct state_dependent_clocks dce112_max_clks_by_state[] = {</a>
<a name="57"><span class="lineNum">      57 </span>            : /*ClocksStateInvalid - should not be used*/</a>
<a name="58"><span class="lineNum">      58 </span>            : { .display_clk_khz = 0, .pixel_clk_khz = 0 },</a>
<a name="59"><span class="lineNum">      59 </span>            : /*ClocksStateUltraLow - currently by HW design team not supposed to be used*/</a>
<a name="60"><span class="lineNum">      60 </span>            : { .display_clk_khz = 389189, .pixel_clk_khz = 346672 },</a>
<a name="61"><span class="lineNum">      61 </span>            : /*ClocksStateLow*/</a>
<a name="62"><span class="lineNum">      62 </span>            : { .display_clk_khz = 459000, .pixel_clk_khz = 400000 },</a>
<a name="63"><span class="lineNum">      63 </span>            : /*ClocksStateNominal*/</a>
<a name="64"><span class="lineNum">      64 </span>            : { .display_clk_khz = 667000, .pixel_clk_khz = 600000 },</a>
<a name="65"><span class="lineNum">      65 </span>            : /*ClocksStatePerformance*/</a>
<a name="66"><span class="lineNum">      66 </span>            : { .display_clk_khz = 1132000, .pixel_clk_khz = 600000 } };</a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : //TODO: remove use the two broken down functions</a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 : int dce112_set_clock(struct clk_mgr *clk_mgr_base, int requested_clk_khz)</span></a>
<a name="71"><span class="lineNum">      71 </span>            : {</a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr_dce = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="73"><span class="lineNum">      73 </span>            :         struct bp_set_dce_clock_parameters dce_clk_params;</a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         struct dc_bios *bp = clk_mgr_base-&gt;ctx-&gt;dc_bios;</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         struct dc *dc = clk_mgr_base-&gt;ctx-&gt;dc;</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :         struct dmcu *dmcu = dc-&gt;res_pool-&gt;dmcu;</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :         int actual_clock = requested_clk_khz;</span></a>
<a name="78"><span class="lineNum">      78 </span>            :         /* Prepare to program display clock*/</a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         memset(&amp;dce_clk_params, 0, sizeof(dce_clk_params));</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            :         /* Make sure requested clock isn't lower than minimum threshold*/</a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :         requested_clk_khz = max(requested_clk_khz,</span></a>
<a name="83"><span class="lineNum">      83 </span>            :                                 clk_mgr_dce-&gt;base.dentist_vco_freq_khz / 62);</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :         dce_clk_params.target_clock_frequency = requested_clk_khz;</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS;</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         dce_clk_params.clock_type = DCECLOCK_TYPE_DISPLAY_CLOCK;</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         bp-&gt;funcs-&gt;set_dce_clock(bp, &amp;dce_clk_params);</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :         actual_clock = dce_clk_params.target_clock_frequency;</span></a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            :         /*</a>
<a name="93"><span class="lineNum">      93 </span>            :          * from power down, we need mark the clock state as ClocksStateNominal</a>
<a name="94"><span class="lineNum">      94 </span>            :          * from HWReset, so when resume we will call pplib voltage regulator.</a>
<a name="95"><span class="lineNum">      95 </span>            :          */</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :         if (requested_clk_khz == 0)</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 clk_mgr_dce-&gt;cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;</span></a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            :         /*Program DP ref Clock*/</a>
<a name="100"><span class="lineNum">     100 </span>            :         /*VBIOS will determine DPREFCLK frequency, so we don't set it*/</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         dce_clk_params.target_clock_frequency = 0;</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :         dce_clk_params.clock_type = DCECLOCK_TYPE_DPREFCLK;</span></a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         if (!((clk_mgr_base-&gt;ctx-&gt;asic_id.chip_family == FAMILY_AI) &amp;&amp;</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :                ASICREV_IS_VEGA20_P(clk_mgr_base-&gt;ctx-&gt;asic_id.hw_internal_rev)))</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 dce_clk_params.flags.USE_GENLOCK_AS_SOURCE_FOR_DPREFCLK =</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :                         (dce_clk_params.pll_id ==</span></a>
<a name="108"><span class="lineNum">     108 </span>            :                                         CLOCK_SOURCE_COMBO_DISPLAY_PLL0);</a>
<a name="109"><span class="lineNum">     109 </span>            :         else</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 dce_clk_params.flags.USE_GENLOCK_AS_SOURCE_FOR_DPREFCLK = false;</span></a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :         bp-&gt;funcs-&gt;set_dce_clock(bp, &amp;dce_clk_params);</span></a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         if (!IS_FPGA_MAXIMUS_DC(dc-&gt;ctx-&gt;dce_environment)) {</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 if (dmcu &amp;&amp; dmcu-&gt;funcs-&gt;is_dmcu_initialized(dmcu)) {</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :                         if (clk_mgr_dce-&gt;dfs_bypass_disp_clk != actual_clock)</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :                                 dmcu-&gt;funcs-&gt;set_psr_wait_loop(dmcu,</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :                                                 actual_clock / 1000 / 7);</span></a>
<a name="119"><span class="lineNum">     119 </span>            :                 }</a>
<a name="120"><span class="lineNum">     120 </span>            :         }</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         clk_mgr_dce-&gt;dfs_bypass_disp_clk = actual_clock;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :         return actual_clock;</span></a>
<a name="124"><span class="lineNum">     124 </span>            : }</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 : int dce112_set_dispclk(struct clk_mgr_internal *clk_mgr, int requested_clk_khz)</span></a>
<a name="127"><span class="lineNum">     127 </span>            : {</a>
<a name="128"><span class="lineNum">     128 </span>            :         struct bp_set_dce_clock_parameters dce_clk_params;</a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :         struct dc_bios *bp = clk_mgr-&gt;base.ctx-&gt;dc_bios;</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         struct dc *dc = clk_mgr-&gt;base.ctx-&gt;dc;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         struct dmcu *dmcu = dc-&gt;res_pool-&gt;dmcu;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         int actual_clock = requested_clk_khz;</span></a>
<a name="133"><span class="lineNum">     133 </span>            :         /* Prepare to program display clock*/</a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :         memset(&amp;dce_clk_params, 0, sizeof(dce_clk_params));</span></a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            :         /* Make sure requested clock isn't lower than minimum threshold*/</a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :         if (requested_clk_khz &gt; 0)</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 requested_clk_khz = max(requested_clk_khz,</span></a>
<a name="139"><span class="lineNum">     139 </span>            :                                 clk_mgr-&gt;base.dentist_vco_freq_khz / 62);</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :         dce_clk_params.target_clock_frequency = requested_clk_khz;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :         dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         dce_clk_params.clock_type = DCECLOCK_TYPE_DISPLAY_CLOCK;</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         bp-&gt;funcs-&gt;set_dce_clock(bp, &amp;dce_clk_params);</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :         actual_clock = dce_clk_params.target_clock_frequency;</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :         /*</a>
<a name="149"><span class="lineNum">     149 </span>            :          * from power down, we need mark the clock state as ClocksStateNominal</a>
<a name="150"><span class="lineNum">     150 </span>            :          * from HWReset, so when resume we will call pplib voltage regulator.</a>
<a name="151"><span class="lineNum">     151 </span>            :          */</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         if (requested_clk_khz == 0)</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         if (!IS_FPGA_MAXIMUS_DC(dc-&gt;ctx-&gt;dce_environment)) {</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 if (dmcu &amp;&amp; dmcu-&gt;funcs-&gt;is_dmcu_initialized(dmcu)) {</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :                         if (clk_mgr-&gt;dfs_bypass_disp_clk != actual_clock)</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :                                 dmcu-&gt;funcs-&gt;set_psr_wait_loop(dmcu,</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :                                                 actual_clock / 1000 / 7);</span></a>
<a name="161"><span class="lineNum">     161 </span>            :                 }</a>
<a name="162"><span class="lineNum">     162 </span>            :         }</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dfs_bypass_disp_clk = actual_clock;</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :         return actual_clock;</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            : }</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 : int dce112_set_dprefclk(struct clk_mgr_internal *clk_mgr)</span></a>
<a name="170"><span class="lineNum">     170 </span>            : {</a>
<a name="171"><span class="lineNum">     171 </span>            :         struct bp_set_dce_clock_parameters dce_clk_params;</a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         struct dc_bios *bp = clk_mgr-&gt;base.ctx-&gt;dc_bios;</span></a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         memset(&amp;dce_clk_params, 0, sizeof(dce_clk_params));</span></a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            :         /*Program DP ref Clock*/</a>
<a name="177"><span class="lineNum">     177 </span>            :         /*VBIOS will determine DPREFCLK frequency, so we don't set it*/</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         dce_clk_params.target_clock_frequency = 0;</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :         dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS;</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :         dce_clk_params.clock_type = DCECLOCK_TYPE_DPREFCLK;</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :         if (!((clk_mgr-&gt;base.ctx-&gt;asic_id.chip_family == FAMILY_AI) &amp;&amp;</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :                ASICREV_IS_VEGA20_P(clk_mgr-&gt;base.ctx-&gt;asic_id.hw_internal_rev)))</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 dce_clk_params.flags.USE_GENLOCK_AS_SOURCE_FOR_DPREFCLK =</span></a>
<a name="184"><span class="lineNum">     184 </span>            :                         (dce_clk_params.pll_id ==</a>
<a name="185"><span class="lineNum">     185 </span>            :                                         CLOCK_SOURCE_COMBO_DISPLAY_PLL0);</a>
<a name="186"><span class="lineNum">     186 </span>            :         else</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :                 dce_clk_params.flags.USE_GENLOCK_AS_SOURCE_FOR_DPREFCLK = false;</span></a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         bp-&gt;funcs-&gt;set_dce_clock(bp, &amp;dce_clk_params);</span></a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            :         /* Returns the dp_refclk that was set */</a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         return dce_clk_params.target_clock_frequency;</span></a>
<a name="193"><span class="lineNum">     193 </span>            : }</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 : static void dce112_update_clocks(struct clk_mgr *clk_mgr_base,</span></a>
<a name="196"><span class="lineNum">     196 </span>            :                         struct dc_state *context,</a>
<a name="197"><span class="lineNum">     197 </span>            :                         bool safe_to_lower)</a>
<a name="198"><span class="lineNum">     198 </span>            : {</a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr_dce = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="200"><span class="lineNum">     200 </span>            :         struct dm_pp_power_level_change_request level_change_req;</a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         int patched_disp_clk = context-&gt;bw_ctx.bw.dce.dispclk_khz;</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :         /*TODO: W/A for dal3 linux, investigate why this works */</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         if (!clk_mgr_dce-&gt;dfs_bypass_active)</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 patched_disp_clk = patched_disp_clk * 115 / 100;</span></a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         level_change_req.power_level = dce_get_required_clocks_state(clk_mgr_base, context);</span></a>
<a name="208"><span class="lineNum">     208 </span>            :         /* get max clock state from PPLIB */</a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :         if ((level_change_req.power_level &lt; clk_mgr_dce-&gt;cur_min_clks_state &amp;&amp; safe_to_lower)</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :                         || level_change_req.power_level &gt; clk_mgr_dce-&gt;cur_min_clks_state) {</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 if (dm_pp_apply_power_level_change_request(clk_mgr_base-&gt;ctx, &amp;level_change_req))</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                         clk_mgr_dce-&gt;cur_min_clks_state = level_change_req.power_level;</span></a>
<a name="213"><span class="lineNum">     213 </span>            :         }</a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         if (should_set_clock(safe_to_lower, patched_disp_clk, clk_mgr_base-&gt;clks.dispclk_khz)) {</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 patched_disp_clk = dce112_set_clock(clk_mgr_base, patched_disp_clk);</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.dispclk_khz = patched_disp_clk;</span></a>
<a name="218"><span class="lineNum">     218 </span>            :         }</a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         dce11_pplib_apply_display_requirements(clk_mgr_base-&gt;ctx-&gt;dc, context);</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 : }</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : static struct clk_mgr_funcs dce112_funcs = {</a>
<a name="223"><span class="lineNum">     223 </span>            :         .get_dp_ref_clk_frequency = dce_get_dp_ref_freq_khz,</a>
<a name="224"><span class="lineNum">     224 </span>            :         .update_clocks = dce112_update_clocks</a>
<a name="225"><span class="lineNum">     225 </span>            : };</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 : void dce112_clk_mgr_construct(</span></a>
<a name="228"><span class="lineNum">     228 </span>            :                 struct dc_context *ctx,</a>
<a name="229"><span class="lineNum">     229 </span>            :                 struct clk_mgr_internal *clk_mgr)</a>
<a name="230"><span class="lineNum">     230 </span>            : {</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         dce_clk_mgr_construct(ctx, clk_mgr);</span></a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :         memcpy(clk_mgr-&gt;max_clks_by_state,</span></a>
<a name="234"><span class="lineNum">     234 </span>            :                 dce112_max_clks_by_state,</a>
<a name="235"><span class="lineNum">     235 </span>            :                 sizeof(dce112_max_clks_by_state));</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;regs = &amp;disp_clk_regs;</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;clk_mgr_shift = &amp;disp_clk_shift;</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;clk_mgr_mask = &amp;disp_clk_mask;</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.funcs = &amp;dce112_funcs;</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
