Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 03:09:37 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.505        0.000                      0                 2889        0.141        0.000                      0                 2889       49.500        0.000                       0                  1010  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              76.505        0.000                      0                 2889        0.141        0.000                      0                 2889       49.500        0.000                       0                  1010  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       76.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.505ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_1_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.421ns  (logic 8.186ns (34.951%)  route 15.235ns (65.049%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.941 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.120    26.060    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_4
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.306    26.366 f  game_datapath/game_alu/D_p1_score_q[23]_i_2/O
                         net (fo=1, routed)           1.089    27.456    game_datapath/game_cu/D_p1_score_q_reg[23]
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.124    27.580 r  game_datapath/game_cu/D_p1_score_q[23]_i_1/O
                         net (fo=16, routed)          0.991    28.571    game_datapath/game_regfiles/D[23]
    SLICE_X4Y12          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.513   104.918    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[23]/C
                         clock pessimism              0.259   105.177    
                         clock uncertainty           -0.035   105.142    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)       -0.067   105.075    game_datapath/game_regfiles/D_temp_var_1_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.075    
                         arrival time                         -28.571    
  -------------------------------------------------------------------
                         slack                                 76.505    

Slack (MET) :             76.510ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_4_color_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.415ns  (logic 8.186ns (34.960%)  route 15.229ns (65.040%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.941 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.120    26.060    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_4
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.306    26.366 f  game_datapath/game_alu/D_p1_score_q[23]_i_2/O
                         net (fo=1, routed)           1.089    27.456    game_datapath/game_cu/D_p1_score_q_reg[23]
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.124    27.580 r  game_datapath/game_cu/D_p1_score_q[23]_i_1/O
                         net (fo=16, routed)          0.985    28.565    game_datapath/game_regfiles/D[23]
    SLICE_X5Y12          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_color_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.513   104.918    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_color_q_reg[23]/C
                         clock pessimism              0.259   105.177    
                         clock uncertainty           -0.035   105.142    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.067   105.075    game_datapath/game_regfiles/D_lane_4_color_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.075    
                         arrival time                         -28.565    
  -------------------------------------------------------------------
                         slack                                 76.510    

Slack (MET) :             76.517ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_chef_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.408ns  (logic 8.186ns (34.972%)  route 15.222ns (65.028%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.941 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.120    26.060    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_4
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.306    26.366 f  game_datapath/game_alu/D_p1_score_q[23]_i_2/O
                         net (fo=1, routed)           1.089    27.456    game_datapath/game_cu/D_p1_score_q_reg[23]
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.124    27.580 r  game_datapath/game_cu/D_p1_score_q[23]_i_1/O
                         net (fo=16, routed)          0.978    28.557    game_datapath/game_regfiles/D[23]
    SLICE_X4Y13          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.512   104.917    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[23]/C
                         clock pessimism              0.259   105.176    
                         clock uncertainty           -0.035   105.141    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)       -0.067   105.074    game_datapath/game_regfiles/D_p2_chef_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.074    
                         arrival time                         -28.557    
  -------------------------------------------------------------------
                         slack                                 76.517    

Slack (MET) :             76.523ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_2_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.402ns  (logic 8.186ns (34.980%)  route 15.216ns (65.020%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.941 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.120    26.060    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_4
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.306    26.366 f  game_datapath/game_alu/D_p1_score_q[23]_i_2/O
                         net (fo=1, routed)           1.089    27.456    game_datapath/game_cu/D_p1_score_q_reg[23]
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.124    27.580 r  game_datapath/game_cu/D_p1_score_q[23]_i_1/O
                         net (fo=16, routed)          0.972    28.551    game_datapath/game_regfiles/D[23]
    SLICE_X5Y13          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.512   104.917    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_2_q_reg[23]/C
                         clock pessimism              0.259   105.176    
                         clock uncertainty           -0.035   105.141    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.067   105.074    game_datapath/game_regfiles/D_temp_var_2_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.074    
                         arrival time                         -28.551    
  -------------------------------------------------------------------
                         slack                                 76.523    

Slack (MET) :             76.526ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_4_sushi_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.400ns  (logic 8.186ns (34.983%)  route 15.214ns (65.017%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.941 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.120    26.060    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_4
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.306    26.366 f  game_datapath/game_alu/D_p1_score_q[23]_i_2/O
                         net (fo=1, routed)           1.089    27.456    game_datapath/game_cu/D_p1_score_q_reg[23]
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.124    27.580 r  game_datapath/game_cu/D_p1_score_q[23]_i_1/O
                         net (fo=16, routed)          0.970    28.549    game_datapath/game_regfiles/D[23]
    SLICE_X7Y12          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.513   104.918    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[23]/C
                         clock pessimism              0.259   105.177    
                         clock uncertainty           -0.035   105.142    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)       -0.067   105.075    game_datapath/game_regfiles/D_lane_4_sushi_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.075    
                         arrival time                         -28.549    
  -------------------------------------------------------------------
                         slack                                 76.526    

Slack (MET) :             76.530ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_score_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.326ns  (logic 8.108ns (34.759%)  route 15.218ns (65.241%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.867 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.085    25.951    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_5
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.302    26.253 f  game_datapath/game_alu/D_p1_score_q[22]_i_2/O
                         net (fo=1, routed)           0.654    26.908    game_datapath/game_cu/D_p1_score_q_reg[22]
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.124    27.032 r  game_datapath/game_cu/D_p1_score_q[22]_i_1/O
                         net (fo=16, routed)          1.444    28.476    game_datapath/game_regfiles/D[22]
    SLICE_X11Y25         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.434   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[22]/C
                         clock pessimism              0.259   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.058   105.005    game_datapath/game_regfiles/D_p2_score_q_reg[22]
  -------------------------------------------------------------------
                         required time                        105.005    
                         arrival time                         -28.476    
  -------------------------------------------------------------------
                         slack                                 76.530    

Slack (MET) :             76.532ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_1_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.380ns  (logic 8.222ns (35.166%)  route 15.158ns (64.834%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.742 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.742    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.981 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.930    25.911    game_datapath/game_cu/D_p1_score_q_reg[27]_0[2]
    SLICE_X13Y21         LUT5 (Prop_lut5_I1_O)        0.302    26.213 f  game_datapath/game_cu/D_p1_score_q[26]_i_2/O
                         net (fo=1, routed)           0.597    26.811    game_datapath/game_cu/D_p1_score_q[26]_i_2_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    26.935 r  game_datapath/game_cu/D_p1_score_q[26]_i_1/O
                         net (fo=16, routed)          1.595    28.530    game_datapath/game_regfiles/D[26]
    SLICE_X7Y24          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[26]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.067   105.062    game_datapath/game_regfiles/D_temp_var_1_q_reg[26]
  -------------------------------------------------------------------
                         required time                        105.062    
                         arrival time                         -28.530    
  -------------------------------------------------------------------
                         slack                                 76.532    

Slack (MET) :             76.538ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_2_sushi_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.367ns  (logic 8.316ns (35.589%)  route 15.051ns (64.411%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.742 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.742    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.856 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.856    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.078 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.955    26.033    game_datapath/game_cu/D_p1_score_q_reg[30]_1[0]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.299    26.332 f  game_datapath/game_cu/D_p1_score_q[28]_i_2/O
                         net (fo=1, routed)           0.844    27.176    game_datapath/game_cu/D_p1_score_q[28]_i_2_n_0
    SLICE_X8Y22          LUT4 (Prop_lut4_I1_O)        0.124    27.300 r  game_datapath/game_cu/D_p1_score_q[28]_i_1/O
                         net (fo=16, routed)          1.217    28.516    game_datapath/game_regfiles/D[28]
    SLICE_X8Y28          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.438   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[28]/C
                         clock pessimism              0.259   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.013   105.054    game_datapath/game_regfiles/D_lane_2_sushi_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                 76.538    

Slack (MET) :             76.549ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 8.300ns (35.511%)  route 15.073ns (64.489%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.742 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.742    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.055 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.112    26.166    game_datapath/game_cu/D_p1_score_q_reg[27]_0[3]
    SLICE_X13Y21         LUT5 (Prop_lut5_I1_O)        0.306    26.472 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=1, routed)           0.838    27.310    game_datapath/game_cu/D_p1_score_q[27]_i_2_n_0
    SLICE_X10Y21         LUT4 (Prop_lut4_I1_O)        0.124    27.434 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=16, routed)          1.088    28.522    game_datapath/game_regfiles/D[27]
    SLICE_X5Y17          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.509   104.914    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[27]/C
                         clock pessimism              0.259   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)       -0.067   105.071    game_datapath/game_regfiles/D_p1_score_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -28.522    
  -------------------------------------------------------------------
                         slack                                 76.549    

Slack (MET) :             76.560ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_1_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.299ns  (logic 8.108ns (34.799%)  route 15.191ns (65.201%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.565     5.149    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=916, routed)         4.757    10.362    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_1[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  game_datapath/game_cu/out_sig0_i_96/O
                         net (fo=128, routed)         4.537    15.023    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.147 f  game_datapath/game_regfiles/out_sig0__0_i_108/O
                         net (fo=1, routed)           0.000    15.147    game_datapath/game_regfiles/out_sig0__0_i_108_n_0
    SLICE_X12Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    15.361 f  game_datapath/game_regfiles/out_sig0__0_i_74/O
                         net (fo=2, routed)           0.966    16.327    game_datapath/game_cu/out_sig0__0
    SLICE_X12Y11         LUT5 (Prop_lut5_I3_O)        0.297    16.624 r  game_datapath/game_cu/out_sig0__0_i_34/O
                         net (fo=13, routed)          0.591    17.215    game_datapath/game_alu/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    21.251 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.253    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.771 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.182    23.954    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.078 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    24.078    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.628 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.867 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.085    25.951    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_5
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.302    26.253 f  game_datapath/game_alu/D_p1_score_q[22]_i_2/O
                         net (fo=1, routed)           0.654    26.908    game_datapath/game_cu/D_p1_score_q_reg[22]
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.124    27.032 r  game_datapath/game_cu/D_p1_score_q[22]_i_1/O
                         net (fo=16, routed)          1.417    28.449    game_datapath/game_regfiles/D[22]
    SLICE_X9Y28          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.438   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[22]/C
                         clock pessimism              0.259   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.058   105.009    game_datapath/game_regfiles/D_temp_var_1_q_reg[22]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -28.449    
  -------------------------------------------------------------------
                         slack                                 76.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 lane_1_sushi_driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_sushi_driver/D_pixel_address_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.566     1.510    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  lane_1_sushi_driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lane_1_sushi_driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=14, routed)          0.089     1.740    lane_1_sushi_driver/D_state_q[0]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  lane_1_sushi_driver/D_pixel_address_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.785    lane_1_sushi_driver/D_pixel_address_ctr_q[3]_i_1__1_n_0
    SLICE_X8Y5           FDRE                                         r  lane_1_sushi_driver/D_pixel_address_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.836     2.026    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  lane_1_sushi_driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.121     1.644    lane_1_sushi_driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 lane_4_color_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_color_driver/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.567     1.511    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X11Y0          FDRE                                         r  lane_4_color_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  lane_4_color_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.114     1.766    lane_4_color_driver/D_ctr_q[1]
    SLICE_X10Y0          LUT5 (Prop_lut5_I3_O)        0.048     1.814 r  lane_4_color_driver/D_ctr_q[3]_i_1__8/O
                         net (fo=1, routed)           0.000     1.814    lane_4_color_driver/D_ctr_d__0[3]
    SLICE_X10Y0          FDRE                                         r  lane_4_color_driver/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.837     2.027    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  lane_4_color_driver/D_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X10Y0          FDRE (Hold_fdre_C_D)         0.131     1.655    lane_4_color_driver/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 lane_4_color_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_color_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.567     1.511    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  lane_4_color_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  lane_4_color_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.114     1.766    lane_4_color_driver/D_bit_ctr_q_reg[4]_0[0]
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.048     1.814 r  lane_4_color_driver/D_bit_ctr_q[4]_i_2__8/O
                         net (fo=1, routed)           0.000     1.814    lane_4_color_driver/D_bit_ctr_q[4]_i_2__8_n_0
    SLICE_X12Y2          FDRE                                         r  lane_4_color_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.837     2.027    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  lane_4_color_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.131     1.655    lane_4_color_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p2_chef_driver/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.772%)  route 0.081ns (30.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  p2_chef_driver/D_ctr_q_reg[6]/Q
                         net (fo=7, routed)           0.081     1.756    p2_chef_driver/D_ctr_q[6]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  p2_chef_driver/D_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    p2_chef_driver/D_ctr_d__0[3]
    SLICE_X4Y11          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.862     2.052    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[3]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092     1.640    p2_chef_driver/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lane_4_color_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_color_driver/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.567     1.511    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X11Y0          FDRE                                         r  lane_4_color_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  lane_4_color_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.114     1.766    lane_4_color_driver/D_ctr_q[1]
    SLICE_X10Y0          LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  lane_4_color_driver/D_ctr_q[2]_i_1__8/O
                         net (fo=1, routed)           0.000     1.811    lane_4_color_driver/D_ctr_d__0[2]
    SLICE_X10Y0          FDRE                                         r  lane_4_color_driver/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.837     2.027    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  lane_4_color_driver/D_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X10Y0          FDRE (Hold_fdre_C_D)         0.121     1.645    lane_4_color_driver/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p2_chef_driver/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.377%)  route 0.107ns (36.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  p2_chef_driver/D_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.107     1.783    p2_chef_driver/D_ctr_q[3]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  p2_chef_driver/D_ctr_q[6]_i_2__0/O
                         net (fo=1, routed)           0.000     1.828    p2_chef_driver/D_ctr_d__0[6]
    SLICE_X5Y11          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.862     2.052    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[6]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.092     1.640    p2_chef_driver/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lane_4_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_sushi_driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.060%)  route 0.142ns (42.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.562     1.506    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  lane_4_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  lane_4_sushi_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.142     1.789    lane_4_sushi_driver/pixel_address[0]
    SLICE_X29Y8          LUT5 (Prop_lut5_I2_O)        0.048     1.837 r  lane_4_sushi_driver/D_pixel_address_ctr_q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.837    lane_4_sushi_driver/D_pixel_address_ctr_q[2]_i_1__4_n_0
    SLICE_X29Y8          FDRE                                         r  lane_4_sushi_driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.832     2.022    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  lane_4_sushi_driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.107     1.626    lane_4_sushi_driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p2_chef_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.243%)  route 0.147ns (43.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.592     1.536    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  p2_chef_driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.147     1.824    p2_chef_driver/D_bit_ctr_q[0]
    SLICE_X5Y9           LUT5 (Prop_lut5_I1_O)        0.048     1.872 r  p2_chef_driver/D_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.872    p2_chef_driver/D_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X5Y9           FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.863     2.053    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.107     1.659    p2_chef_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_color_driver/D_pixel_address_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.591%)  route 0.137ns (42.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.594     1.538    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.137     1.816    lane_3_color_driver/D_pixel_address_ctr_q_reg_n_0_[0]
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  lane_3_color_driver/D_pixel_address_ctr_q[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.861    lane_3_color_driver/D_pixel_address_ctr_q[3]_i_1__7_n_0
    SLICE_X7Y1           FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.865     2.055    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.092     1.646    lane_3_color_driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 lane_3_color_driver/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_color_driver/D_pixel_address_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.594     1.538    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.128     1.666 r  lane_3_color_driver/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.082     1.748    lane_3_color_driver/D_pixel_address_ctr_q_reg_n_0_[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.099     1.847 r  lane_3_color_driver/D_pixel_address_ctr_q[4]_i_2__5/O
                         net (fo=1, routed)           0.000     1.847    lane_3_color_driver/D_pixel_address_ctr_q[4]_i_2__5_n_0
    SLICE_X7Y1           FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.865     2.055    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.092     1.630    lane_3_color_driver/D_pixel_address_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y31    btn_cond_p1_button_flip/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y31    btn_cond_p1_button_flip/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y31    btn_cond_p1_button_flip/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y32    btn_cond_p1_button_flip/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_2_sushi_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.647ns  (logic 5.064ns (37.104%)  route 8.583ns (62.896%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.568     5.152    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[0]/Q
                         net (fo=7, routed)           1.533     7.204    game_datapath/game_regfiles/M_game_datapath_lane_2_sushi_out[0]
    SLICE_X13Y2          LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.665     7.993    game_datapath/game_regfiles/M_lane_2_sushi_rom_out[5][1]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.117 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.659     8.776    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.900 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.900    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X12Y3          MUXF7 (Prop_muxf7_I0_O)      0.209     9.109 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.469     9.579    lane_2_sushi_driver/M_lane_2_sushi_driver_color[0]
    SLICE_X12Y3          LUT6 (Prop_lut6_I2_O)        0.297     9.876 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.249    11.125    lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.249 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.007    15.256    lane_2_sushi_data_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.544    18.799 r  lane_2_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.799    lane_2_sushi_data
    T4                                                                r  lane_2_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.411ns  (logic 5.913ns (44.087%)  route 7.499ns (55.913%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.632     5.216    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y11          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/Q
                         net (fo=22, routed)          1.479     7.151    game_datapath/game_regfiles/M_game_datapath_timer_out[3]
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.275 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.482     7.757    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.277 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.277    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.600 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.831     9.431    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_762b3380_remainder0[6]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.306     9.737 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.561    10.298    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124    10.422 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670    11.093    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][1]
    SLICE_X6Y11          LUT6 (Prop_lut6_I2_O)        0.124    11.217 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.541    12.757    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.154    12.911 r  game_datapath/game_regfiles/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.934    14.846    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.782    18.628 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.628    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.402ns  (logic 5.793ns (43.225%)  route 7.609ns (56.775%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.632     5.216    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y11          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/Q
                         net (fo=22, routed)          1.479     7.151    game_datapath/game_regfiles/M_game_datapath_timer_out[3]
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.275 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.482     7.757    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.277 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.277    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.496 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[0]
                         net (fo=4, routed)           0.959     9.455    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_762b3380_remainder0[5]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.295     9.750 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.665    10.415    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.539 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.804    11.343    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.467 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.400    12.867    game_datapath/game_regfiles/seg/M_seg_dec_char[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.152    13.019 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.820    14.839    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.779    18.618 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.618    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.288ns  (logic 5.784ns (43.527%)  route 7.504ns (56.473%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.632     5.216    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y11          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/Q
                         net (fo=22, routed)          1.479     7.151    game_datapath/game_regfiles/M_game_datapath_timer_out[3]
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.275 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.482     7.757    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.277 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.277    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.496 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[0]
                         net (fo=4, routed)           0.959     9.455    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_762b3380_remainder0[5]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.295     9.750 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.665    10.415    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.539 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.804    11.343    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.467 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.397    12.864    game_datapath/game_regfiles/seg/M_seg_dec_char[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.152    13.016 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.718    14.735    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.770    18.505 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.505    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.257ns  (logic 5.680ns (42.844%)  route 7.577ns (57.156%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.632     5.216    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y11          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/Q
                         net (fo=22, routed)          1.479     7.151    game_datapath/game_regfiles/M_game_datapath_timer_out[3]
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.275 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.482     7.757    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.277 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.277    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.600 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.831     9.431    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_762b3380_remainder0[6]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.306     9.737 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.561    10.298    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124    10.422 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670    11.093    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][1]
    SLICE_X6Y11          LUT6 (Prop_lut6_I2_O)        0.124    11.217 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.541    12.757    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.124    12.881 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.013    14.894    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    18.473 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.473    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.197ns  (logic 5.554ns (42.082%)  route 7.644ns (57.918%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.632     5.216    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y11          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/Q
                         net (fo=22, routed)          1.479     7.151    game_datapath/game_regfiles/M_game_datapath_timer_out[3]
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.275 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.482     7.757    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.277 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.277    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.496 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[0]
                         net (fo=4, routed)           0.959     9.455    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_762b3380_remainder0[5]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.295     9.750 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.665    10.415    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.539 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.804    11.343    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.467 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.397    12.864    game_datapath/game_regfiles/seg/M_seg_dec_char[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124    12.988 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858    14.846    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    18.414 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.414    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.055ns  (logic 5.550ns (42.512%)  route 7.505ns (57.488%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.632     5.216    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y11          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/Q
                         net (fo=22, routed)          1.479     7.151    game_datapath/game_regfiles/M_game_datapath_timer_out[3]
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.275 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.482     7.757    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.277 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.277    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.496 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[0]
                         net (fo=4, routed)           0.959     9.455    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_762b3380_remainder0[5]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.295     9.750 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.665    10.415    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.539 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.804    11.343    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.467 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.400    12.867    game_datapath/game_regfiles/seg/M_seg_dec_char[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124    12.991 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.717    14.708    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    18.272 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.272    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.937ns  (logic 4.980ns (38.492%)  route 7.958ns (61.508%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.568     5.152    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[1]/Q
                         net (fo=8, routed)           1.180     6.788    game_datapath/game_regfiles/M_game_datapath_lane_4_sushi_out[1]
    SLICE_X14Y7          LUT5 (Prop_lut5_I1_O)        0.124     6.912 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.796     7.709    game_datapath/game_regfiles/M_lane_4_sushi_rom_out[5][1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.833 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.706     8.539    game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.663 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.663    game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X15Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.882     9.757    lane_4_sushi_driver/M_lane_4_sushi_driver_color[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I2_O)        0.299    10.056 r  lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.011    11.067    lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.191 r  lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.382    14.573    lane_4_sushi_data_OBUF
    P5                   OBUF (Prop_obuf_I_O)         3.517    18.090 r  lane_4_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.090    lane_4_sushi_data
    P5                                                                r  lane_4_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_3_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.826ns  (logic 5.244ns (40.887%)  route 7.582ns (59.113%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.569     5.153    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[3]/Q
                         net (fo=7, routed)           0.872     6.543    game_datapath/game_regfiles/M_game_datapath_lane_3_sushi_out[3]
    SLICE_X12Y5          LUT5 (Prop_lut5_I3_O)        0.150     6.693 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.452     7.145    game_datapath/game_regfiles/M_lane_3_sushi_rom_out[8][1]
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.328     7.473 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.659     8.132    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X12Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.256 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.256    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X12Y6          MUXF7 (Prop_muxf7_I0_O)      0.209     8.465 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.772     9.237    lane_3_sushi_driver/M_lane_3_sushi_driver_color[0]
    SLICE_X15Y4          LUT6 (Prop_lut6_I2_O)        0.297     9.534 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.506    10.039    lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.163 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.322    14.485    lane_3_sushi_data_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.494    17.980 r  lane_3_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    17.980    lane_3_sushi_data
    L5                                                                r  lane_3_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.727ns  (logic 5.785ns (45.451%)  route 6.942ns (54.549%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.632     5.216    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y11          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  game_datapath/game_regfiles/D_current_timer_q_reg[3]/Q
                         net (fo=22, routed)          1.479     7.151    game_datapath/game_regfiles/M_game_datapath_timer_out[3]
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.275 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.482     7.757    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.277 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.277    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.496 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[0]
                         net (fo=4, routed)           0.959     9.455    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_762b3380_remainder0[5]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.323     9.778 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.335    10.113    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.326    10.439 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.022    11.461    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.802    12.387    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.124    12.511 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.864    14.375    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    17.943 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.943    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.556ns (72.534%)  route 0.589ns (27.466%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.211     1.909    seg/ctr/S[0]
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.048     1.957 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.378     2.336    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.344     3.680 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.680    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.486ns (68.391%)  route 0.687ns (31.609%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.287     1.985    seg/ctr/S[0]
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.045     2.030 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.430    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.707 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.707    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.537ns (69.494%)  route 0.675ns (30.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.268     1.967    seg/ctr/S[1]
    SLICE_X7Y10          LUT2 (Prop_lut2_I0_O)        0.042     2.009 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.415    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.331     3.747 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.747    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.540ns (68.788%)  route 0.699ns (31.212%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.287     1.985    seg/ctr/S[0]
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.043     2.028 r  seg/ctr/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.441    io_select_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.333     3.774 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.774    io_select[2]
    N9                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.523ns (66.934%)  route 0.752ns (33.066%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_datapath/game_regfiles/D_p2_score_q_reg[3]/Q
                         net (fo=6, routed)           0.233     1.932    game_datapath/game_regfiles/Q[2]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.977 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.105     2.082    game_datapath/game_regfiles/seg/M_seg_dec_char[3]
    SLICE_X5Y10          LUT4 (Prop_lut4_I0_O)        0.045     2.127 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.541    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.810 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.810    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.519ns (63.885%)  route 0.858ns (36.115%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.099     1.798    seg/ctr/S[1]
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.395     2.239    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     2.284 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.647    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     3.912 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.912    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.522ns (62.233%)  route 0.924ns (37.767%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.099     1.798    seg/ctr/S[1]
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.406     2.249    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     2.294 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.712    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.981 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.981    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.533ns (62.660%)  route 0.914ns (37.340%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.099     1.798    seg/ctr/S[1]
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.336     2.179    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.045     2.224 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.478     2.702    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.982 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.982    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.583ns (64.711%)  route 0.864ns (35.289%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.099     1.798    seg/ctr/S[1]
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.406     2.249    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.044     2.293 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.651    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.330     3.982 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.982    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.595ns (64.493%)  route 0.878ns (35.507%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.099     1.798    seg/ctr/S[1]
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.336     2.179    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.042     2.221 r  game_datapath/game_regfiles/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.664    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.344     4.008 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.008    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.634ns (40.538%)  route 2.397ns (59.462%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.419     2.929    reset_cond/rst_n_IBUF
    SLICE_X6Y5           LUT1 (Prop_lut1_I0_O)        0.124     3.053 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.977     4.030    reset_cond/M_reset_cond_in
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.634ns (44.388%)  route 2.047ns (55.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.419     2.929    reset_cond/rst_n_IBUF
    SLICE_X6Y5           LUT1 (Prop_lut1_I0_O)        0.124     3.053 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.628     3.681    reset_cond/M_reset_cond_in
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.634ns (44.388%)  route 2.047ns (55.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.419     2.929    reset_cond/rst_n_IBUF
    SLICE_X6Y5           LUT1 (Prop_lut1_I0_O)        0.124     3.053 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.628     3.681    reset_cond/M_reset_cond_in
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.634ns (44.388%)  route 2.047ns (55.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.419     2.929    reset_cond/rst_n_IBUF
    SLICE_X6Y5           LUT1 (Prop_lut1_I0_O)        0.124     3.053 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.628     3.681    reset_cond/M_reset_cond_in
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.656ns  (logic 1.534ns (57.773%)  route 1.121ns (42.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           1.121     2.656    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X0Y26          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.504     4.909    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 1.517ns (57.439%)  route 1.124ns (42.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           1.124     2.642    btn_cond_p1_button_right/sync/D[0]
    SLICE_X0Y26          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.504     4.909    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.633ns  (logic 1.519ns (57.690%)  route 1.114ns (42.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           1.114     2.633    btn_cond_p2_button_right/sync/D[0]
    SLICE_X3Y27          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.505     4.910    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 1.500ns (57.840%)  route 1.093ns (42.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           1.093     2.594    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X2Y22          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.505     4.910    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 1.516ns (59.427%)  route 1.035ns (40.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           1.035     2.552    btn_cond_p2_button_left/sync/D[0]
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.508     4.913    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.433ns  (logic 1.521ns (62.499%)  route 0.913ns (37.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.913     2.433    btn_cond_p1_button_left/sync/D[0]
    SLICE_X3Y27          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.505     4.910    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.288ns (44.364%)  route 0.362ns (55.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.650    btn_cond_p1_button_left/sync/D[0]
    SLICE_X3Y27          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.853     2.043    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.284ns (41.249%)  route 0.404ns (58.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.404     0.688    btn_cond_p2_button_left/sync/D[0]
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.856     2.046    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.268ns (38.136%)  route 0.434ns (61.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.434     0.702    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X2Y22          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.853     2.043    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.286ns (38.679%)  route 0.454ns (61.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.454     0.740    btn_cond_p2_button_right/sync/D[0]
    SLICE_X3Y27          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.853     2.043    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.285ns (37.971%)  route 0.465ns (62.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.750    btn_cond_p1_button_right/sync/D[0]
    SLICE_X0Y26          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.851     2.041    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.302ns (39.634%)  route 0.459ns (60.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.459     0.761    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X0Y26          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.851     2.041    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.322ns (30.319%)  route 0.741ns (69.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.800    reset_cond/rst_n_IBUF
    SLICE_X6Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.219     1.063    reset_cond/M_reset_cond_in
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.322ns (30.319%)  route 0.741ns (69.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.800    reset_cond/rst_n_IBUF
    SLICE_X6Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.219     1.063    reset_cond/M_reset_cond_in
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.322ns (30.319%)  route 0.741ns (69.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.800    reset_cond/rst_n_IBUF
    SLICE_X6Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.219     1.063    reset_cond/M_reset_cond_in
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y5           FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.322ns (25.307%)  route 0.952ns (74.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.800    reset_cond/rst_n_IBUF
    SLICE_X6Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.429     1.274    reset_cond/M_reset_cond_in
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X11Y12         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





