

================================================================
== Vivado HLS Report for 'g_sum'
================================================================
* Date:           Mon Dec 10 15:19:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.804|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  881|  241|  881|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  240|  880|  15 ~ 55 |          -|          -|    16|    no    |
        | + Loop 1.1  |   12|   52|  3 ~ 13  |          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	15  / (!exitcond & b6)
	5  / (!exitcond & !b6 & tmp_36)
	25  / (!exitcond & !b6 & !tmp_36)
	2  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	25  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 27 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:310]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i5 [ %indvars_iv_next2, %9 ], [ 0, %0 ]" [../Desktop/quantTest/sum.c:310]   --->   Operation 28 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv = phi i7 [ %indvars_iv_next, %9 ], [ 4, %0 ]" [../Desktop/quantTest/sum.c:310]   --->   Operation 29 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%iy = phi i5 [ %i, %9 ], [ 0, %0 ]"   --->   Operation 30 'phi' 'iy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ix = phi i8 [ %ix_4, %9 ], [ -1, %0 ]"   --->   Operation 31 'phi' 'ix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i5 %iy, -16" [../Desktop/quantTest/sum.c:310]   --->   Operation 32 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.86ns)   --->   "%indvars_iv_next2 = add i5 %indvars_iv1, 1" [../Desktop/quantTest/sum.c:310]   --->   Operation 34 'add' 'indvars_iv_next2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %2" [../Desktop/quantTest/sum.c:310]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %ix to i7" [../Desktop/quantTest/sum.c:311]   --->   Operation 36 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %indvars_iv1 to i64" [../Desktop/quantTest/sum.c:313]   --->   Operation 37 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%X_addr = getelementptr [80 x i64]* %X, i64 0, i64 %tmp_s" [../Desktop/quantTest/sum.c:313]   --->   Operation 38 'getelementptr' 'X_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%s = load i64* %X_addr, align 8" [../Desktop/quantTest/sum.c:313]   --->   Operation 39 'load' 's' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (2.11ns)   --->   "%ix_4 = add i8 5, %ix" [../Desktop/quantTest/sum.c:312]   --->   Operation 40 'add' 'ix_4' <Predicate = (!exitcond1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/sum.c:350]   --->   Operation 41 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 42 [1/1] (2.03ns)   --->   "%ixstart_cast = add i7 1, %tmp" [../Desktop/quantTest/sum.c:311]   --->   Operation 42 'add' 'ixstart_cast' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%s = load i64* %X_addr, align 8" [../Desktop/quantTest/sum.c:313]   --->   Operation 43 'load' 's' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%s_4 = trunc i64 %s to i37" [../Desktop/quantTest/sum.c:313]   --->   Operation 44 'trunc' 's_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s, i32 37)" [../Desktop/quantTest/sum.c:314]   --->   Operation 45 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%s_3 = or i64 %s, -137438953472" [../Desktop/quantTest/sum.c:315]   --->   Operation 46 'or' 's_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%s_4_cast = zext i37 %s_4 to i64" [../Desktop/quantTest/sum.c:317]   --->   Operation 47 'zext' 's_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.98ns) (out node of the LUT)   --->   "%s_5 = select i1 %tmp_52, i64 %s_3, i64 %s_4_cast" [../Desktop/quantTest/sum.c:314]   --->   Operation 48 'select' 's_5' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:322]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 5.93>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%s_1 = phi i64 [ %s_5, %2 ], [ %s_2, %._crit_edge ]"   --->   Operation 50 'phi' 's_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%ixstart9 = phi i32 [ 0, %2 ], [ %ixstart_4, %._crit_edge ]" [../Desktop/quantTest/sum.c:329]   --->   Operation 51 'phi' 'ixstart9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ix_1 = phi i7 [ %ixstart_cast, %2 ], [ %ix_5, %._crit_edge ]"   --->   Operation 52 'phi' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%b6 = phi i1 [ true, %2 ], [ false, %._crit_edge ]"   --->   Operation 53 'phi' 'b6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.46ns)   --->   "%exitcond = icmp eq i7 %ix_1, %indvars_iv" [../Desktop/quantTest/sum.c:322]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 55 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %4" [../Desktop/quantTest/sum.c:322]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.03ns)   --->   "%ix_5 = add i7 %ix_1, 1" [../Desktop/quantTest/sum.c:323]   --->   Operation 57 'add' 'ix_5' <Predicate = (!exitcond)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %b6, label %5, label %6" [../Desktop/quantTest/sum.c:327]   --->   Operation 58 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.43ns)   --->   "%tmp_36 = icmp sgt i32 %ixstart9, 2147483631" [../Desktop/quantTest/sum.c:330]   --->   Operation 59 'icmp' 'tmp_36' <Predicate = (!exitcond & !b6)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_36, label %7, label %8" [../Desktop/quantTest/sum.c:330]   --->   Operation 60 'br' <Predicate = (!exitcond & !b6)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.70ns)   --->   "%ixstart_7 = add nsw i32 %ixstart9, 16" [../Desktop/quantTest/sum.c:333]   --->   Operation 61 'add' 'ixstart_7' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.43ns)   --->   "%tmp_38 = icmp sgt i32 %ixstart_7, 79" [../Desktop/quantTest/sum.c:334]   --->   Operation 62 'icmp' 'tmp_38' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (2.70ns)   --->   "%ixstart_8 = add nsw i32 %ixstart9, -63" [../Desktop/quantTest/sum.c:335]   --->   Operation 63 'add' 'ixstart_8' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.79ns)   --->   "%p_s = select i1 %tmp_38, i32 %ixstart_8, i32 %ixstart_7" [../Desktop/quantTest/sum.c:334]   --->   Operation 64 'select' 'p_s' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.70ns)   --->   "br label %._crit_edge"   --->   Operation 65 'br' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 1.70>
ST_4 : Operation 66 [11/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 66 'urem' 'tmp_37' <Predicate = (!exitcond & !b6 & tmp_36)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [11/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 67 'urem' 'tmp_35' <Predicate = (!exitcond & b6)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_34 = zext i5 %iy to i64" [../Desktop/quantTest/sum.c:348]   --->   Operation 68 'zext' 'tmp_34' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr [16 x i64]* %Y, i64 0, i64 %tmp_34" [../Desktop/quantTest/sum.c:348]   --->   Operation 69 'getelementptr' 'Y_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i64 %s_1, i64* %Y_addr, align 8" [../Desktop/quantTest/sum.c:348]   --->   Operation 70 'store' <Predicate = (exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_4 : Operation 71 [1/1] (1.86ns)   --->   "%i = add i5 %iy, 1" [../Desktop/quantTest/sum.c:310]   --->   Operation 71 'add' 'i' <Predicate = (exitcond)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.03ns)   --->   "%indvars_iv_next = add i7 %indvars_iv, 5" [../Desktop/quantTest/sum.c:310]   --->   Operation 72 'add' 'indvars_iv_next' <Predicate = (exitcond)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:310]   --->   Operation 73 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 74 [10/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 74 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.30>
ST_6 : Operation 75 [9/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 75 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.30>
ST_7 : Operation 76 [8/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 76 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 77 [7/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 77 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.30>
ST_9 : Operation 78 [6/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 78 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.30>
ST_10 : Operation 79 [5/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 79 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.30>
ST_11 : Operation 80 [4/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 80 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.30>
ST_12 : Operation 81 [3/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 81 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.30>
ST_13 : Operation 82 [2/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 82 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.49>
ST_14 : Operation 83 [1/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 83 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node ixstart_6)   --->   "%tmp_55 = shl i7 %tmp_37, 4" [../Desktop/quantTest/sum.c:331]   --->   Operation 84 'shl' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%zext3_cast = zext i7 %ix_5 to i16" [../Desktop/quantTest/sum.c:331]   --->   Operation 85 'zext' 'zext3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (4.46ns)   --->   "%mul4 = mul i16 205, %zext3_cast" [../Desktop/quantTest/sum.c:331]   --->   Operation 86 'mul' 'mul4' <Predicate = true> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node ixstart_6)   --->   "%tmp_56 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %mul4, i32 10, i32 15)" [../Desktop/quantTest/sum.c:331]   --->   Operation 87 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node ixstart_6)   --->   "%tmp_29 = sext i6 %tmp_56 to i7" [../Desktop/quantTest/sum.c:331]   --->   Operation 88 'sext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (2.03ns) (out node of the LUT)   --->   "%ixstart_6 = add i7 %tmp_55, %tmp_29" [../Desktop/quantTest/sum.c:331]   --->   Operation 89 'add' 'ixstart_6' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%ixstart_10_cast = zext i7 %ixstart_6 to i32" [../Desktop/quantTest/sum.c:331]   --->   Operation 90 'zext' 'ixstart_10_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.70ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:332]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.70>

State 15 <SV = 4> <Delay = 3.30>
ST_15 : Operation 92 [10/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 92 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 3.30>
ST_16 : Operation 93 [9/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 93 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 3.30>
ST_17 : Operation 94 [8/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 94 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 3.30>
ST_18 : Operation 95 [7/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 95 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 3.30>
ST_19 : Operation 96 [6/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 96 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 3.30>
ST_20 : Operation 97 [5/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 97 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 3.30>
ST_21 : Operation 98 [4/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 98 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 3.30>
ST_22 : Operation 99 [3/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 99 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 3.30>
ST_23 : Operation 100 [2/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 100 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 6.49>
ST_24 : Operation 101 [1/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 101 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ixstart)   --->   "%tmp_53 = shl i7 %tmp_35, 4" [../Desktop/quantTest/sum.c:329]   --->   Operation 102 'shl' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%zext_cast = zext i7 %ix_5 to i16" [../Desktop/quantTest/sum.c:329]   --->   Operation 103 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 104 [1/1] (4.46ns)   --->   "%mul = mul i16 205, %zext_cast" [../Desktop/quantTest/sum.c:329]   --->   Operation 104 'mul' 'mul' <Predicate = true> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node ixstart)   --->   "%tmp_54 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %mul, i32 10, i32 15)" [../Desktop/quantTest/sum.c:329]   --->   Operation 105 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node ixstart)   --->   "%tmp_28 = sext i6 %tmp_54 to i7" [../Desktop/quantTest/sum.c:329]   --->   Operation 106 'sext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [1/1] (2.03ns) (out node of the LUT)   --->   "%ixstart = add i7 %tmp_53, %tmp_28" [../Desktop/quantTest/sum.c:329]   --->   Operation 107 'add' 'ixstart' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%ixstart_9_cast = zext i7 %ixstart to i32" [../Desktop/quantTest/sum.c:329]   --->   Operation 108 'zext' 'ixstart_9_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (1.70ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:330]   --->   Operation 109 'br' <Predicate = true> <Delay = 1.70>

State 25 <SV = 14> <Delay = 3.25>
ST_25 : Operation 110 [1/1] (0.00ns)   --->   "%ixstart_4 = phi i32 [ %ixstart_9_cast, %5 ], [ %ixstart_10_cast, %7 ], [ %p_s, %8 ]" [../Desktop/quantTest/sum.c:329]   --->   Operation 110 'phi' 'ixstart_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_39 = sext i32 %ixstart_4 to i64" [../Desktop/quantTest/sum.c:339]   --->   Operation 111 'sext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%X_addr_2 = getelementptr [80 x i64]* %X, i64 0, i64 %tmp_39" [../Desktop/quantTest/sum.c:339]   --->   Operation 112 'getelementptr' 'X_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [2/2] (3.25ns)   --->   "%X_load = load i64* %X_addr_2, align 8" [../Desktop/quantTest/sum.c:339]   --->   Operation 113 'load' 'X_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 26 <SV = 15> <Delay = 7.80>
ST_26 : Operation 114 [1/2] (3.25ns)   --->   "%X_load = load i64* %X_addr_2, align 8" [../Desktop/quantTest/sum.c:339]   --->   Operation 114 'load' 'X_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i64 %s_1 to i38" [../Desktop/quantTest/sum.c:314]   --->   Operation 115 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %X_load to i38" [../Desktop/quantTest/sum.c:339]   --->   Operation 116 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %s_1 to i37" [../Desktop/quantTest/sum.c:314]   --->   Operation 117 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %X_load to i37" [../Desktop/quantTest/sum.c:339]   --->   Operation 118 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (3.56ns)   --->   "%s_6 = add nsw i64 %s_1, %X_load" [../Desktop/quantTest/sum.c:339]   --->   Operation 119 'add' 's_6' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 120 [1/1] (2.81ns)   --->   "%s_8 = add i37 %tmp_60, %tmp_59" [../Desktop/quantTest/sum.c:339]   --->   Operation 120 'add' 's_8' <Predicate = true> <Delay = 2.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 121 [1/1] (2.83ns)   --->   "%s_6_cast = add i38 %tmp_58, %tmp_57" [../Desktop/quantTest/sum.c:339]   --->   Operation 121 'add' 's_6_cast' <Predicate = true> <Delay = 2.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %s_6_cast, i32 37)" [../Desktop/quantTest/sum.c:340]   --->   Operation 122 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_7 = or i64 %s_6, -137438953472" [../Desktop/quantTest/sum.c:341]   --->   Operation 123 'or' 's_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_8_cast = zext i37 %s_8 to i64" [../Desktop/quantTest/sum.c:343]   --->   Operation 124 'zext' 's_8_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.98ns) (out node of the LUT)   --->   "%s_2 = select i1 %tmp_61, i64 %s_7, i64 %s_8_cast" [../Desktop/quantTest/sum.c:340]   --->   Operation 125 'select' 's_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:322]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv1', ../Desktop/quantTest/sum.c:310) with incoming values : ('indvars_iv_next2', ../Desktop/quantTest/sum.c:310) [5]  (1.66 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('indvars_iv1', ../Desktop/quantTest/sum.c:310) with incoming values : ('indvars_iv_next2', ../Desktop/quantTest/sum.c:310) [5]  (0 ns)
	'getelementptr' operation ('X_addr', ../Desktop/quantTest/sum.c:313) [17]  (0 ns)
	'load' operation ('s', ../Desktop/quantTest/sum.c:313) on array 'X' [18]  (3.26 ns)

 <State 3>: 4.24ns
The critical path consists of the following:
	'load' operation ('s', ../Desktop/quantTest/sum.c:313) on array 'X' [18]  (3.26 ns)
	'select' operation ('s', ../Desktop/quantTest/sum.c:314) [23]  (0.987 ns)

 <State 4>: 5.94ns
The critical path consists of the following:
	'phi' operation ('ixstart9', ../Desktop/quantTest/sum.c:329) with incoming values : ('p_s', ../Desktop/quantTest/sum.c:334) ('ixstart_10_cast', ../Desktop/quantTest/sum.c:331) ('ixstart_9_cast', ../Desktop/quantTest/sum.c:329) [28]  (0 ns)
	'add' operation ('ixstart', ../Desktop/quantTest/sum.c:333) [41]  (2.7 ns)
	'icmp' operation ('tmp_38', ../Desktop/quantTest/sum.c:334) [42]  (2.44 ns)
	'select' operation ('p_s', ../Desktop/quantTest/sum.c:334) [44]  (0.796 ns)

 <State 5>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 6>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 7>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 8>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 9>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 10>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 11>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 12>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 13>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_37', ../Desktop/quantTest/sum.c:331) [47]  (3.3 ns)

 <State 14>: 6.49ns
The critical path consists of the following:
	'mul' operation ('mul4', ../Desktop/quantTest/sum.c:331) [50]  (4.46 ns)
	'add' operation ('ixstart', ../Desktop/quantTest/sum.c:331) [53]  (2.03 ns)

 <State 15>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 16>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 17>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 18>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 19>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 20>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 21>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 22>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 23>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_35', ../Desktop/quantTest/sum.c:329) [57]  (3.3 ns)

 <State 24>: 6.49ns
The critical path consists of the following:
	'mul' operation ('mul', ../Desktop/quantTest/sum.c:329) [60]  (4.46 ns)
	'add' operation ('ixstart', ../Desktop/quantTest/sum.c:329) [63]  (2.03 ns)

 <State 25>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ixstart_4', ../Desktop/quantTest/sum.c:329) with incoming values : ('p_s', ../Desktop/quantTest/sum.c:334) ('ixstart_10_cast', ../Desktop/quantTest/sum.c:331) ('ixstart_9_cast', ../Desktop/quantTest/sum.c:329) [67]  (0 ns)
	'getelementptr' operation ('X_addr_2', ../Desktop/quantTest/sum.c:339) [69]  (0 ns)
	'load' operation ('X_load', ../Desktop/quantTest/sum.c:339) on array 'X' [70]  (3.26 ns)

 <State 26>: 7.8ns
The critical path consists of the following:
	'load' operation ('X_load', ../Desktop/quantTest/sum.c:339) on array 'X' [70]  (3.26 ns)
	'add' operation ('s', ../Desktop/quantTest/sum.c:339) [75]  (3.56 ns)
	'or' operation ('s', ../Desktop/quantTest/sum.c:341) [79]  (0 ns)
	'select' operation ('s', ../Desktop/quantTest/sum.c:340) [81]  (0.987 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
