high speed fault toler secur communic muon chamber fpga base gbt emul suman swagata jogend amlan subhasi choudhuri school univers calcutta energi cyclotron centr kolkata india mail abstract compress baryon matter cbm experi facil antiproton ion fair darmstadt gsi cbm experi will investig high compress nuclear matter nucleus nucleus collis experi will examin heavi ion collis fix target geometri will measur hadron electron muon cbm requir precis time synchron compact hardwar radiat toler trigger front electron effici data aggreg scheme capabl handl high data rate implement read chain india implement fpga base emul gbtx india gbtx radiat toler asic implement multipurpos high speed bidirect optic link high energi physic hep experi develop cern gbtx will high irradi area prone multi bit error mitig singl bit error correct code bit error correct bch code will increas redund turn increas reliabl code data code data will prone nois radiat data will detector multipl node communic channel order data communic secur advanc encrypt standard symmetr key cryptographi rsa asymmetr key cryptographi channel code implement gbtx emul xilinx kintex board will transmitt will receiv connect optic fiber small form factor pluggabl sfp port test setup runtim xilinx chipscop pro analyz measur resourc util throughput power optim implement design introduct high speed fault resili daq system integr signal process unit real time applic hep satellit communic tradit daq system front electron fee board captur data sensor high speed lvds link process send storag devic high speed link ethernet pcie fiber optic slow data rate gbps daq architectur describ author high speed optic communic altera stratix fpga board pcie buse transfer data board comput node error correct cryptograph mechan beij spectromet iii besiii trigger system high speed data transmiss protocol optic fiber real time data acquisit develop hao system multi gigabit transceiv mgt virtex pro seri fpga optic fiber communic gbps high speed data transfer protocol implement fpgas achiev highest data rate gbaud mbps recept singl event upset seu occur charg particl hit transfer suffici energi silicon area circuit type approach seu mitig prevent recoveri prevent method consid asic design recoveri method onlin recoveri mechan fault toler comput error detect correct code onlin test concurr error detect ced techniqu extra error detect circuit attach main circuit simpli recomput roll oper error detect tripl modular redund tmr function replica thrice final result major vote system mention paper author propos idea handl seu mitig high speed data acquisit system advers environment condit hep experi data communic node secur transmiss issu real experi environ will channel read frequenc khz synchron limit data capac paper propos high speed data acquisit system design secur communic gigabit transmitt gbt emul protect seu multi bit error correct bch code interleav scrambl code techniqu maintain balanc extra throughput compar code achiev maximum data rate gbps compar gbps gbps gbps paper key contribut effici implement high speed secur daq optic link muon experi fpga base gbt emul daq system protect singl event upset seu multi bit error correct techniqu implement cryptograph algorithm hardwar level ensur secur communica tion interfac daq pcie generat lane scatter gather direct memori access sgdma rest paper organ describ full system design topolog high speed secur daq experiment setup perform evalu describ conclud remark high speed daq design secur communic experi high data rate error correct capabl secur communic effici storag mechan remain main criteria daq design experi futur analysi system high data transmiss optic fiber communic media multibit error correct method effici communic discuss bch code suitabl random error correct interleav block introduc encod block judici enhanc error correct effici ensur secur communic cryptograph algorithm chosen rsa algorithm discuss test prototyp receiv side data direct transfer pcie fpga board function block propos system figur detail block discuss subsect scrambler descrambl occurr long sequenc reduc scrambler process help maintain balanc input signal come detector sensor help accur time recoveri receiv side scrambler add overhead system code latenc clock cycl system bit incom data divid block bit data block scrambl simultan bit polynomi bch encod decod binari error correct code bch code correct error seu mbu bit input data redund bit append input data correct bit error code rate ratio input data code data propos daq bit data bit data bit header broken bit data encod bch encod parallel encod bit data block assembl generat total bit data block increas reliabl data transfer add clock cycl latenc system code data decod three step determin error locat polynomi detect error locat chien search algorithm locat data error posit find detail bch algorithm work design bch encod decod block custom hardwar design select bch code larger block size bch parallel faster error correct compromis time complex bch encod block correct bit error bit input total bit correct techniqu extra resourc tripl error correct bch code will reduc code rate interleav interleav reduc burst error consecut byte data transmiss process interleav block type interleav strategi communic system block interleav convolut interleav block interleav output bit data encod divid block bit data interleav oper bit data block interleav block increas code correct capabl clock latenc overhead interleav process reorder data receiv side mux demux clock domain cross block consist dual port ram read write control break bit frame three bit width reduc bandwidth consumpt keep data rate mhz clock drive multi gigabit transceiv mgt xilinx core data rate intern block run mhz frequenc data rate clock frequenc chang requir block synchron data rate mgt part design figur architectur block diagram mux demux clock domain cross encrypt decrypt encrypt block cipher data will transmit channel cryptograph algorithm purpos design test system algorithm rsa symmetr key cryptograph algorithm key size algorithm vari bit fix data size bit depend key size encrypt decrypt oper round vari rsa work asymmetr key base cryptograph algorithm key public scrambler bch encod interleav mux bit descrambl bch decod deinterleav demux bit frame align serial serial bit mhz bit mhz bit mhz gbps pattern search bit mhz bit mhz sender receiv mgt mgt encrypt decrypt detector sensor pcie figur intern block propos system dual port ram control logic mhz mhz mux bit bit bit dual port ram mhz demux bit bit address_a address_b address_a address_b control logic figur mux demux clock domain cross encrypt data privat key decrypt cipher data limit key size decrypt receiv side deciph receiv data figur figur encrypt decrypt flow chipher key bit key expens round key round key round key round round round round plain text bit data key box row shift coloum mix add round key cipher text mux mux figur encrypt flow algorithm chipher key bit key expens invers round key invers round key invers round key round round round round chipher text bit data key invers box invers row shift invers coloum mix invers add round key round key decrypt plain text mux mux figur decrypt flow algorithm serial serial convert parallel data serial data transmit communic channel serial block serial simpli convert serial data parallel data receiv side frame align pattern search frame align block receiv side align index frame proper order pattern search algorithm detect frame header figur flow chart block type frame consid design standard frame frame fec standard frame consist field header field bit slow control bit data field width bit fec field width bit frame format fec consist field standard frame fec field header standard frame format frame format fec frame align pattern search block consist block pattern search block shift block figur pattern search shifter generat wraddress true fals write bit data bit slip counter deseri figur algorithm frame align pattern search deseri shift state machin pattern search demux lock status bit slip command headerfram figur data flow diagram frame align pattern search block pattern search block check header field proper receiv will stabl continu search subsequ header frame frame header receiv data transfer host pcie transfer data fpga board pcie help asynchron fast fast fifo sgdma pcie gen core xilinx interconnect fpga pcie figur data written fifo frequenc mhz data will read fifo frequenc mhz pcie core run program written window softwar develop kit sdk languag process data overview secur data flow complet chain function block figur high speed secur daq multi bit error correct consid bit error correct implement fpga board figur complet mechan standard frame generat error correct flow encrypt decrypt mechan bit data receiv detector divid bit block data scrambl block parall scrambl data bit header map input bch encod run parallel output encod combin frame bit data bit data interleav function block mux interleav reduc burst error header posit chang frame format red color figur interleav process help synchron frame receiv side encrypt block interleav process secur data communic channel rsa algorithm test design detail resourc util block describ mux demux clock domain cross block dual gbtx core async fifo wr_en data full empti data rd_en wr_clk rd_clk dma xilinx pcie interfac core host pcie link bus fpga fpga fpga detector sensor jitter free clock generat kintex figur pcie interfac block experiment setup propos daq scrambler scrambler scrambler scrambler bch encod bch encod bch encod bch encod interleav header slow control data scr fec scr scr scr scr scr fec scrambl bch encod interleav frame frame frame header slow control user data forword error correct fec bit bit bit bit standard frame format seu mbu interleav data bit receiv side bch decod scrambler encrypt decrypt channel figur standard frame generat error correct flow encrypt decrypt port ram write bit data mhz clock read data mhz clock rate bit word size data rate write gbps read gbps bit data serial transmitt transmit optic fiber cabl receiv side function block deseri demux decrypt interleav bch decod descrambl perform revers function respect serial mux encrypt interleav bch encod scrambler extra block frame align pattern search receiv side chain function descript describ experiment setup perform analysi full prototyp secur communic chain implement xilinx kintex board avnet xilinx ise platform vhdl design entri tabl resourc util board modul slice slice lut bram regist lut flip flop bch encod bch decod scrambler descrambl interleav deinterleav frame align encrypt encrypt rsa pcie top modul pcie top modul pcie tabl modul wise power consumpt board modul logic signal power power bch encod bch decod scrambler descrambl interleav deinterleav frame align encrypt rsa decrypt rsa encrypt decrypt pcie top modul pcie top modul pcie extern jitter clean clock sourc drive mgt kintex board agil power suppli drive system kintex board connect singl mode optic fiber small form factor pluggabl sfp finisar board communic lane pcie block diagram experiment setup system figur achiev maximum bit rate gbps system standard mode frame bit data bit error correct fec bit header bit fec correct bit error appli encod block parallel bit error correct block data rate achiev consid data field mode frame format fec error correct code frame carri bit data bit frame mode data rate measur data transfer effici mention mode system better perform comparison system describ resourc util function block system tabl figur critic time maximum delay time output circuit circuit block power consumpt estim xilinx xpower tool estim averag logic signal power model propos design best knowledg report critic time power consumpt type system time seu error random natur emul seu error generat random error input data random error generat simul ber figur respect nois vari poisson distribut nois figur effici system compris bch code interleav scrambler best perform presenc nois throughput daq system measur gbps xilinx platform instal fedora conclus work propos daq design fault toler secur communic hep experi propos daq support high speed term gbps optic data communic correct multi bit error order achiev secur communic rsa algorithm design implement xilinx kintex board real test setup develop involv board board communic pcie interfac host detail perform analysi design implement present term time diagram resourc util critic time figur critic time block scrambler bch interleav scrambler bch interleav bch figur studi ber nois block fpga power consumpt ber acknowledg author acknowledg dae dst govt india gsi cern teqip provid support carri refer wang lixin song wei chao implement high speed real time data acquisit transfer system industri electron applic iciea ieee confer kadric manjikian zilic fpga implement high speed optic link pcie interfac soc confer socc ieee intern sept hao liu yunpeng dixin zhao guo fpga base high speed data transmiss optic fiber trigger system besiii nuclear scienc symposium confer record nss ieee volum oct mattih design realiz serial front panel data port sfpdp protocol consum electron communic network cecnet intern confer april kavianipour bohm high perform fpga base scatter gather dma interfac pcie nuclear scienc symposium medic imag confer nss mic ieee oct daniel siewiorek robert swarz reliabl comput system design evalu peter natick usa gabrielli roberti fior loddo ranieri architectur slow control asic futur high energi physic experi slhc nuclear scienc ieee transact june baron cachemich marin moreira soo implement gbt data transmiss protocol fpgas cern chien cyclic decod procedur bose chaudhuri hocquenghem code theori ieee transact minami hoffmann kurz ott design implement data transfer protocol optic fiber nuclear scienc ieee transact aug liansheng liu chuan liu peng datong liu design fibr channel node pci interfac instrument measur technolog confer ieee intern joan daemen vincent rijmen advanc encrypt standard nist commerc novemb novemb rivest shamir adleman method obtain digit signatur public key cryptosystem commun acm februari antoni leveugl feher time reconfigur fault inject applic instrument measur ieee transact oct 