Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ede0898c93e8443d95f0b24176ced297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'readEnabled' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Memory.sv:60]
WARNING: [VRFC 10-3597] non-void function 'RESET' called as a task without void casting [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv:46]
WARNING: [VRFC 10-3597] non-void function 'RESET' called as a task without void casting [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sim_1/new/mips_tb.v" Line 1. Module mips_tb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithmaticLogicUnit_sv
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetch
Compiling module xil_defaultlib.ControllerUnit
Compiling module xil_defaultlib.ForwardingBranch
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.SignExtendUnit
Compiling module xil_defaultlib.ForwardingALU
Compiling module xil_defaultlib.adder_32
Compiling module xil_defaultlib.ArithmaticLogicUnit
Compiling module xil_defaultlib.MultiplicationDivisionUnit
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.GeneralPurposeRegisters
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.BlockingUnit
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
