// Seed: 3312632787
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  uwire id_4 = 1;
  always id_1 = id_4;
  assign module_1.id_2 = 0;
  id_5(
      -1, id_4, -1'd0
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#(
        .product(id_4),
        .id_5(-1),
        .id_6(1 == id_2),
        .id_7(-1),
        .id_8(id_6),
        .id_9(id_5),
        .id_10(id_9),
        .id_11(-1)
    ),
    id_12,
    id_13
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
