Active-HDL 15.0.260.9131 2025-02-06 14:28:05

Elaboration top modules:
Architecture                  tb(OUT_SPY_BUFF_TB)


-------------------------------------------------------------------------------------------------------------
Entity          | Architecture | Library            | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------------------
OUT_SPY_BUFF_TB | tb           | output_buffer_tool |      | 15.0.260.9131 (Windows64) | -O3
OUT_SPY_BUFF    | behavior     | output_buffer_tool |      | 15.0.260.9131 (Windows64) | -O3
TX_CAPUTER      | behavior     | output_buffer_tool |      | 15.0.260.9131 (Windows64) | -O3
-------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
VHDL Package                   | Library            | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------------------
standard                       | std                |      |                           | <unavailable>
TEXTIO                         | std                |      | 15.0.260.9131 (Windows64) |  -2019
std_logic_1164                 | ieee               |      | 15.0.260.9131 (Windows64) |  -2008
NUMERIC_STD                    | ieee               |      | 15.0.260.9131 (Windows64) |  -2008
VCOMPONENTS                    | unisim             |      | 15.0.260.9131 (Windows64) | -vendor Xilinx -93
-------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
Library                        | Comment
-------------------------------------------------------------------------------------------------------------
ieee                           | Standard IEEE packages library
output_buffer_tool             | None
std                            | Standard VHDL library
unisim                         | Xilinx ISE 14.7, UNISIM VHDL library
-------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+out_spy_buff_tb out_spy_buff_tb tb


The performance of simulation is reduced. Version PE
