

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Tue Oct  1 18:29:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.664 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98315|    98315|  0.459 ms|  0.459 ms|  98315|  98315|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop16_loop17_loop18  |    98313|    98313|        22|         12|          1|  8192|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      814|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    41|     3817|     3002|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     2589|    -|
|Register             |        -|     -|     3835|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|    41|     7652|     6405|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U346    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U347    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U348    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U349    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U350  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U351  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U352  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U353  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U354   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U355   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U356   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U357   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U358   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U359   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U360   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U361   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U362   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U363   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U364   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  41| 3817| 3002|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v50_U     |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_1_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_2_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_3_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_4_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_5_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_6_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_7_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_8_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_9_U   |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_10_U  |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_11_U  |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_12_U  |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_13_U  |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_14_U  |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v50_15_U  |node4_v68_RAM_AUTO_1R1W   |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v49_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       32|  0|   0|    0| 12288| 1024|    32|       393216|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_1_fu_1506_p2             |         +|   0|  0|  21|          14|           1|
    |add_ln155_fu_1521_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln156_1_fu_1703_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln156_fu_1577_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln157_fu_1922_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln167_fu_1747_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln168_fu_1671_p2               |         +|   0|  0|  16|           9|           9|
    |empty_fu_1631_p2                   |         +|   0|  0|  15|           8|           8|
    |and_ln155_fu_1559_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1410                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2176                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2180                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2196                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2199                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op291_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_1657_p2                   |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln155_fu_1500_p2              |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln156_fu_1527_p2              |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln157_1_fu_1927_p2            |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln157_fu_1553_p2              |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln169_fu_1777_p2              |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln176_fu_1697_p2              |      icmp|   0|  0|  12|           5|           2|
    |ap_block_state20_pp0_stage7_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage8_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage9_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln155_fu_1541_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln156_1_fu_1589_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln156_fu_1583_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln155_1_fu_1565_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln155_fu_1533_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln156_1_fu_1607_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln156_2_fu_1709_p3          |    select|   0|  0|  11|           1|           1|
    |select_ln156_fu_1595_p3            |    select|   0|  0|   6|           1|           1|
    |v60_10_fu_2091_p3                  |    select|   0|  0|  32|           1|           1|
    |v60_11_fu_2099_p3                  |    select|   0|  0|  32|           1|           1|
    |v60_12_fu_2110_p3                  |    select|   0|  0|  32|           1|           1|
    |v60_13_fu_2154_p3                  |    select|   0|  0|  32|           1|           1|
    |v60_14_fu_2162_p3                  |    select|   0|  0|  32|           1|           1|
    |v60_15_fu_2170_p3                  |    select|   0|  0|  32|           1|           1|
    |v60_1_fu_1974_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_2_fu_1982_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_3_fu_1990_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_4_fu_2017_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_5_fu_2034_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_6_fu_2042_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_7_fu_2050_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_8_fu_2137_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_9_fu_2083_p3                   |    select|   0|  0|  32|           1|           1|
    |v60_fu_1957_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln155_fu_1547_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 814|         162|         126|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add70_1194_33_fu_190                    |   9|          2|   32|         64|
    |add70_1_1_311_fu_206                    |   9|          2|   32|         64|
    |add70_1_2_313_fu_210                    |   9|          2|   32|         64|
    |add70_1_31649_fu_202                    |   9|          2|   32|         64|
    |add70_1_3_315_fu_214                    |   9|          2|   32|         64|
    |add70_2224_35_fu_194                    |   9|          2|   32|         64|
    |add70_2_1_319_fu_222                    |   9|          2|   32|         64|
    |add70_2_2_321_fu_226                    |   9|          2|   32|         64|
    |add70_2_311017_fu_218                   |   9|          2|   32|         64|
    |add70_2_3_323_fu_230                    |   9|          2|   32|         64|
    |add70_3254_37_fu_198                    |   9|          2|   32|         64|
    |add70_33561_fu_186                      |   9|          2|   32|         64|
    |add70_3_1_327_fu_238                    |   9|          2|   32|         64|
    |add70_3_2_329_fu_242                    |   9|          2|   32|         64|
    |add70_3_35625_fu_234                    |   9|          2|   32|         64|
    |add70_3_3_331_fu_246                    |   9|          2|   32|         64|
    |ap_NS_fsm                               |  65|         13|    1|         13|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_add70_1194_33_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_1_311_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_2_313_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_31649_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_3_315_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2224_35_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_1_319_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_2_321_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_311017_load    |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_3_323_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3254_37_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_33561_load       |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_1_327_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_2_329_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_35625_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_3_331_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v51_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v52_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v53_load               |   9|          2|    6|         12|
    |grp_fu_1205_p0                          |  37|          7|   32|        224|
    |grp_fu_1205_p1                          |  65|         12|   32|        384|
    |grp_fu_1209_p0                          |  31|          6|   32|        192|
    |grp_fu_1209_p1                          |  65|         12|   32|        384|
    |grp_fu_1213_p0                          |  31|          6|   32|        192|
    |grp_fu_1213_p1                          |  54|         10|   32|        320|
    |grp_fu_1217_p0                          |  31|          6|   32|        192|
    |grp_fu_1217_p1                          |  54|         10|   32|        320|
    |grp_fu_1221_p0                          |  31|          6|   32|        192|
    |grp_fu_1221_p1                          |  31|          6|   32|        192|
    |grp_fu_1225_p0                          |  20|          4|   32|        128|
    |grp_fu_1225_p1                          |  20|          4|   32|        128|
    |grp_fu_1229_p0                          |  20|          4|   32|        128|
    |grp_fu_1229_p1                          |  20|          4|   32|        128|
    |grp_fu_1233_p0                          |  20|          4|   32|        128|
    |grp_fu_1233_p1                          |  20|          4|   32|        128|
    |grp_fu_1261_p0                          |  31|          6|   32|        192|
    |grp_fu_1261_p1                          |  37|          7|   32|        224|
    |grp_fu_1267_p0                          |  31|          6|   32|        192|
    |grp_fu_1267_p1                          |  37|          7|   32|        224|
    |grp_fu_1273_p0                          |  31|          6|   32|        192|
    |grp_fu_1273_p1                          |  37|          7|   32|        224|
    |grp_fu_1279_p0                          |  31|          6|   32|        192|
    |grp_fu_1279_p1                          |  37|          7|   32|        224|
    |grp_fu_1285_p0                          |  37|          7|   32|        224|
    |grp_fu_1285_p1                          |  37|          7|   32|        224|
    |grp_fu_1290_p0                          |  37|          7|   32|        224|
    |grp_fu_1290_p1                          |  37|          7|   32|        224|
    |grp_fu_1295_p0                          |  37|          7|   32|        224|
    |grp_fu_1295_p1                          |  37|          7|   32|        224|
    |grp_fu_1300_p0                          |  31|          6|   32|        192|
    |grp_fu_1300_p1                          |  37|          7|   32|        224|
    |grp_fu_1305_p0                          |  31|          6|   32|        192|
    |grp_fu_1305_p1                          |  37|          7|   32|        224|
    |grp_fu_1310_p0                          |  26|          5|   32|        160|
    |grp_fu_1310_p1                          |  31|          6|   32|        192|
    |grp_fu_1316_p0                          |  26|          5|   32|        160|
    |grp_fu_1316_p1                          |  31|          6|   32|        192|
    |indvar_flatten44_fu_182                 |   9|          2|   14|         28|
    |indvar_flatten_fu_174                   |   9|          2|   11|         22|
    |v149_0_0_blk_n                          |   9|          2|    1|          2|
    |v149_0_1_blk_n                          |   9|          2|    1|          2|
    |v149_0_2_blk_n                          |   9|          2|    1|          2|
    |v149_0_3_blk_n                          |   9|          2|    1|          2|
    |v149_1_0_blk_n                          |   9|          2|    1|          2|
    |v149_1_1_blk_n                          |   9|          2|    1|          2|
    |v149_1_2_blk_n                          |   9|          2|    1|          2|
    |v149_1_3_blk_n                          |   9|          2|    1|          2|
    |v149_2_0_blk_n                          |   9|          2|    1|          2|
    |v149_2_1_blk_n                          |   9|          2|    1|          2|
    |v149_2_2_blk_n                          |   9|          2|    1|          2|
    |v149_2_3_blk_n                          |   9|          2|    1|          2|
    |v149_3_0_blk_n                          |   9|          2|    1|          2|
    |v149_3_1_blk_n                          |   9|          2|    1|          2|
    |v149_3_2_blk_n                          |   9|          2|    1|          2|
    |v149_3_3_blk_n                          |   9|          2|    1|          2|
    |v150_0_0_blk_n                          |   9|          2|    1|          2|
    |v150_0_1_blk_n                          |   9|          2|    1|          2|
    |v150_0_2_blk_n                          |   9|          2|    1|          2|
    |v150_0_3_blk_n                          |   9|          2|    1|          2|
    |v150_1_0_blk_n                          |   9|          2|    1|          2|
    |v150_1_1_blk_n                          |   9|          2|    1|          2|
    |v150_1_2_blk_n                          |   9|          2|    1|          2|
    |v150_1_3_blk_n                          |   9|          2|    1|          2|
    |v150_2_0_blk_n                          |   9|          2|    1|          2|
    |v150_2_1_blk_n                          |   9|          2|    1|          2|
    |v150_2_2_blk_n                          |   9|          2|    1|          2|
    |v150_2_3_blk_n                          |   9|          2|    1|          2|
    |v150_3_0_blk_n                          |   9|          2|    1|          2|
    |v150_3_1_blk_n                          |   9|          2|    1|          2|
    |v150_3_2_blk_n                          |   9|          2|    1|          2|
    |v150_3_3_blk_n                          |   9|          2|    1|          2|
    |v49_10_address0                         |  14|          3|    8|         24|
    |v49_11_address0                         |  14|          3|    8|         24|
    |v49_12_address0                         |  14|          3|    8|         24|
    |v49_13_address0                         |  14|          3|    8|         24|
    |v49_14_address0                         |  14|          3|    8|         24|
    |v49_15_address0                         |  14|          3|    8|         24|
    |v49_1_address0                          |  14|          3|    8|         24|
    |v49_2_address0                          |  14|          3|    8|         24|
    |v49_3_address0                          |  14|          3|    8|         24|
    |v49_4_address0                          |  14|          3|    8|         24|
    |v49_5_address0                          |  14|          3|    8|         24|
    |v49_6_address0                          |  14|          3|    8|         24|
    |v49_7_address0                          |  14|          3|    8|         24|
    |v49_8_address0                          |  14|          3|    8|         24|
    |v49_9_address0                          |  14|          3|    8|         24|
    |v49_address0                            |  14|          3|    8|         24|
    |v50_10_address0                         |  14|          3|    9|         27|
    |v50_11_address0                         |  14|          3|    9|         27|
    |v50_12_address0                         |  14|          3|    9|         27|
    |v50_13_address0                         |  14|          3|    9|         27|
    |v50_14_address0                         |  14|          3|    9|         27|
    |v50_15_address0                         |  14|          3|    9|         27|
    |v50_1_address0                          |  14|          3|    9|         27|
    |v50_2_address0                          |  14|          3|    9|         27|
    |v50_3_address0                          |  14|          3|    9|         27|
    |v50_4_address0                          |  14|          3|    9|         27|
    |v50_5_address0                          |  14|          3|    9|         27|
    |v50_6_address0                          |  14|          3|    9|         27|
    |v50_7_address0                          |  14|          3|    9|         27|
    |v50_8_address0                          |  14|          3|    9|         27|
    |v50_9_address0                          |  14|          3|    9|         27|
    |v50_address0                            |  14|          3|    9|         27|
    |v51_fu_178                              |   9|          2|    5|         10|
    |v52_fu_170                              |   9|          2|    5|         10|
    |v53_fu_166                              |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |2589|        528| 2631|      11529|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add70_1194_33_fu_190                 |  32|   0|   32|          0|
    |add70_1_1_311_fu_206                 |  32|   0|   32|          0|
    |add70_1_2_313_fu_210                 |  32|   0|   32|          0|
    |add70_1_31649_fu_202                 |  32|   0|   32|          0|
    |add70_1_3_315_fu_214                 |  32|   0|   32|          0|
    |add70_2224_35_fu_194                 |  32|   0|   32|          0|
    |add70_2_1_319_fu_222                 |  32|   0|   32|          0|
    |add70_2_2_321_fu_226                 |  32|   0|   32|          0|
    |add70_2_311017_fu_218                |  32|   0|   32|          0|
    |add70_2_3_323_fu_230                 |  32|   0|   32|          0|
    |add70_3254_37_fu_198                 |  32|   0|   32|          0|
    |add70_33561_fu_186                   |  32|   0|   32|          0|
    |add70_3_1_327_fu_238                 |  32|   0|   32|          0|
    |add70_3_2_329_fu_242                 |  32|   0|   32|          0|
    |add70_3_35625_fu_234                 |  32|   0|   32|          0|
    |add70_3_3_331_fu_246                 |  32|   0|   32|          0|
    |ap_CS_fsm                            |  12|   0|   12|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |cmp21_reg_2585                       |   1|   0|    1|          0|
    |icmp_ln155_reg_2485                  |   1|   0|    1|          0|
    |icmp_ln155_reg_2485_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln157_1_reg_2981                |   1|   0|    1|          0|
    |icmp_ln157_1_reg_2981_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln169_reg_2841                  |   1|   0|    1|          0|
    |icmp_ln176_reg_2669                  |   1|   0|    1|          0|
    |icmp_ln176_reg_2669_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten44_fu_182              |  14|   0|   14|          0|
    |indvar_flatten_fu_174                |  11|   0|   11|          0|
    |or_ln156_reg_2494                    |   1|   0|    1|          0|
    |reg_1358                             |  32|   0|   32|          0|
    |reg_1364                             |  32|   0|   32|          0|
    |reg_1370                             |  32|   0|   32|          0|
    |reg_1376                             |  32|   0|   32|          0|
    |reg_1382                             |  32|   0|   32|          0|
    |reg_1387                             |  32|   0|   32|          0|
    |reg_1392                             |  32|   0|   32|          0|
    |reg_1397                             |  32|   0|   32|          0|
    |reg_1422                             |  32|   0|   32|          0|
    |select_ln156_reg_2498                |   6|   0|    6|          0|
    |tmp12_reg_3490                       |  32|   0|   32|          0|
    |tmp27_reg_3465                       |  32|   0|   32|          0|
    |tmp32_reg_3470                       |  32|   0|   32|          0|
    |tmp42_reg_3445                       |  32|   0|   32|          0|
    |tmp47_reg_3450                       |  32|   0|   32|          0|
    |tmp62_reg_3425                       |  32|   0|   32|          0|
    |tmp67_reg_3430                       |  32|   0|   32|          0|
    |tmp7_reg_3485                        |  32|   0|   32|          0|
    |trunc_ln156_reg_2489                 |   4|   0|    4|          0|
    |v49_10_addr_reg_2555                 |   8|   0|    8|          0|
    |v49_10_addr_reg_2555_pp0_iter1_reg   |   8|   0|    8|          0|
    |v49_10_load_reg_2723                 |  32|   0|   32|          0|
    |v49_11_addr_reg_2560                 |   8|   0|    8|          0|
    |v49_11_addr_reg_2560_pp0_iter1_reg   |   8|   0|    8|          0|
    |v49_11_load_reg_2728                 |  32|   0|   32|          0|
    |v49_12_addr_reg_2565                 |   8|   0|    8|          0|
    |v49_12_addr_reg_2565_pp0_iter1_reg   |   8|   0|    8|          0|
    |v49_12_load_reg_2733                 |  32|   0|   32|          0|
    |v49_13_addr_reg_2570                 |   8|   0|    8|          0|
    |v49_13_addr_reg_2570_pp0_iter1_reg   |   8|   0|    8|          0|
    |v49_13_load_reg_2738                 |  32|   0|   32|          0|
    |v49_14_addr_reg_2575                 |   8|   0|    8|          0|
    |v49_14_addr_reg_2575_pp0_iter1_reg   |   8|   0|    8|          0|
    |v49_14_load_reg_2743                 |  32|   0|   32|          0|
    |v49_15_addr_reg_2580                 |   8|   0|    8|          0|
    |v49_15_addr_reg_2580_pp0_iter1_reg   |   8|   0|    8|          0|
    |v49_15_load_reg_2748                 |  32|   0|   32|          0|
    |v49_1_addr_reg_2510                  |   8|   0|    8|          0|
    |v49_1_addr_reg_2510_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_1_load_reg_2678                  |  32|   0|   32|          0|
    |v49_2_addr_reg_2515                  |   8|   0|    8|          0|
    |v49_2_addr_reg_2515_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_2_load_reg_2683                  |  32|   0|   32|          0|
    |v49_3_addr_reg_2520                  |   8|   0|    8|          0|
    |v49_3_addr_reg_2520_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_3_load_reg_2688                  |  32|   0|   32|          0|
    |v49_4_addr_reg_2525                  |   8|   0|    8|          0|
    |v49_4_addr_reg_2525_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_4_load_reg_2693                  |  32|   0|   32|          0|
    |v49_5_addr_reg_2530                  |   8|   0|    8|          0|
    |v49_5_addr_reg_2530_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_5_load_reg_2698                  |  32|   0|   32|          0|
    |v49_6_addr_reg_2535                  |   8|   0|    8|          0|
    |v49_6_addr_reg_2535_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_6_load_reg_2703                  |  32|   0|   32|          0|
    |v49_7_addr_reg_2540                  |   8|   0|    8|          0|
    |v49_7_addr_reg_2540_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_7_load_reg_2708                  |  32|   0|   32|          0|
    |v49_8_addr_reg_2545                  |   8|   0|    8|          0|
    |v49_8_addr_reg_2545_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_8_load_reg_2713                  |  32|   0|   32|          0|
    |v49_9_addr_reg_2550                  |   8|   0|    8|          0|
    |v49_9_addr_reg_2550_pp0_iter1_reg    |   8|   0|    8|          0|
    |v49_9_load_reg_2718                  |  32|   0|   32|          0|
    |v49_addr_reg_2505                    |   8|   0|    8|          0|
    |v49_addr_reg_2505_pp0_iter1_reg      |   8|   0|    8|          0|
    |v49_load_reg_2673                    |  32|   0|   32|          0|
    |v50_10_addr_reg_2803                 |   9|   0|    9|          0|
    |v50_11_addr_reg_2808                 |   9|   0|    9|          0|
    |v50_12_addr_reg_2813                 |   9|   0|    9|          0|
    |v50_13_addr_reg_2818                 |   9|   0|    9|          0|
    |v50_14_addr_reg_2823                 |   9|   0|    9|          0|
    |v50_15_addr_reg_2828                 |   9|   0|    9|          0|
    |v50_1_addr_reg_2758                  |   9|   0|    9|          0|
    |v50_2_addr_reg_2763                  |   9|   0|    9|          0|
    |v50_3_addr_reg_2768                  |   9|   0|    9|          0|
    |v50_4_addr_reg_2773                  |   9|   0|    9|          0|
    |v50_5_addr_reg_2778                  |   9|   0|    9|          0|
    |v50_6_addr_reg_2783                  |   9|   0|    9|          0|
    |v50_7_addr_reg_2788                  |   9|   0|    9|          0|
    |v50_8_addr_reg_2793                  |   9|   0|    9|          0|
    |v50_9_addr_reg_2798                  |   9|   0|    9|          0|
    |v50_addr_reg_2753                    |   9|   0|    9|          0|
    |v51_fu_178                           |   5|   0|    5|          0|
    |v52_fu_170                           |   5|   0|    5|          0|
    |v53_fu_166                           |   6|   0|    6|          0|
    |v58_11_reg_3013                      |  32|   0|   32|          0|
    |v58_12_reg_3021                      |  32|   0|   32|          0|
    |v58_13_reg_3029                      |  32|   0|   32|          0|
    |v58_17_reg_3069                      |  32|   0|   32|          0|
    |v58_18_reg_3045                      |  32|   0|   32|          0|
    |v58_19_reg_3053                      |  32|   0|   32|          0|
    |v58_20_reg_3061                      |  32|   0|   32|          0|
    |v58_24_reg_3097                      |  32|   0|   32|          0|
    |v58_25_reg_3077                      |  32|   0|   32|          0|
    |v58_26_reg_3085                      |  32|   0|   32|          0|
    |v58_27_reg_3091                      |  32|   0|   32|          0|
    |v58_4_reg_2985                       |  32|   0|   32|          0|
    |v58_5_reg_2993                       |  32|   0|   32|          0|
    |v58_6_reg_2999                       |  32|   0|   32|          0|
    |v59_10_reg_2933                      |  32|   0|   32|          0|
    |v59_11_reg_2941                      |  32|   0|   32|          0|
    |v59_12_reg_2949                      |  32|   0|   32|          0|
    |v59_13_reg_2957                      |  32|   0|   32|          0|
    |v59_14_reg_2965                      |  32|   0|   32|          0|
    |v59_15_reg_2973                      |  32|   0|   32|          0|
    |v59_1_reg_2861                       |  32|   0|   32|          0|
    |v59_2_reg_2869                       |  32|   0|   32|          0|
    |v59_3_reg_2877                       |  32|   0|   32|          0|
    |v59_4_reg_2885                       |  32|   0|   32|          0|
    |v59_5_reg_2893                       |  32|   0|   32|          0|
    |v59_6_reg_2901                       |  32|   0|   32|          0|
    |v59_7_reg_2909                       |  32|   0|   32|          0|
    |v59_8_reg_2917                       |  32|   0|   32|          0|
    |v59_9_reg_2925                       |  32|   0|   32|          0|
    |v59_reg_2833                         |  32|   0|   32|          0|
    |v61_17_reg_3125                      |  32|   0|   32|          0|
    |v61_19_reg_3370                      |  32|   0|   32|          0|
    |v61_23_reg_3375                      |  32|   0|   32|          0|
    |v61_24_reg_3255                      |  32|   0|   32|          0|
    |v61_25_reg_3260                      |  32|   0|   32|          0|
    |v61_28_reg_3265                      |  32|   0|   32|          0|
    |v61_34_reg_3405                      |  32|   0|   32|          0|
    |v61_35_reg_3410                      |  32|   0|   32|          0|
    |v61_38_reg_3180                      |  32|   0|   32|          0|
    |v61_39_reg_3415                      |  32|   0|   32|          0|
    |v61_42_reg_3185                      |  32|   0|   32|          0|
    |v61_44_reg_3320                      |  32|   0|   32|          0|
    |v61_45_reg_3325                      |  32|   0|   32|          0|
    |v61_46_reg_3190                      |  32|   0|   32|          0|
    |v61_47_reg_3330                      |  32|   0|   32|          0|
    |v61_48_reg_3335                      |  32|   0|   32|          0|
    |v61_49_reg_3365                      |  32|   0|   32|          0|
    |v61_50_reg_3195                      |  32|   0|   32|          0|
    |v61_52_reg_3345                      |  32|   0|   32|          0|
    |v61_53_reg_3350                      |  32|   0|   32|          0|
    |v61_54_reg_3200                      |  32|   0|   32|          0|
    |v61_58_reg_3205                      |  32|   0|   32|          0|
    |v61_59_reg_3420                      |  32|   0|   32|          0|
    |v61_60_reg_3390                      |  32|   0|   32|          0|
    |v61_61_reg_3395                      |  32|   0|   32|          0|
    |v61_62_reg_3210                      |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3835|   0| 3835|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v149_2_0_din             |  out|   32|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_num_data_valid  |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_fifo_cap        |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_full_n          |   in|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_write           |  out|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_1_din             |  out|   32|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_num_data_valid  |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_fifo_cap        |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_full_n          |   in|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_write           |  out|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_2_din             |  out|   32|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_num_data_valid  |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_fifo_cap        |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_full_n          |   in|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_write           |  out|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_3_din             |  out|   32|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_num_data_valid  |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_fifo_cap        |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_full_n          |   in|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_write           |  out|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_3_0_din             |  out|   32|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_num_data_valid  |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_fifo_cap        |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_full_n          |   in|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_write           |  out|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_1_din             |  out|   32|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_num_data_valid  |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_fifo_cap        |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_full_n          |   in|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_write           |  out|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_2_din             |  out|   32|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_num_data_valid  |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_fifo_cap        |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_full_n          |   in|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_write           |  out|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_3_din             |  out|   32|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_num_data_valid  |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_fifo_cap        |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_full_n          |   in|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_write           |  out|    1|     ap_fifo|      v149_3_3|       pointer|
|v143_0_0_address0        |  out|    9|   ap_memory|      v143_0_0|         array|
|v143_0_0_ce0             |  out|    1|   ap_memory|      v143_0_0|         array|
|v143_0_0_q0              |   in|   32|   ap_memory|      v143_0_0|         array|
|v143_0_1_address0        |  out|    9|   ap_memory|      v143_0_1|         array|
|v143_0_1_ce0             |  out|    1|   ap_memory|      v143_0_1|         array|
|v143_0_1_q0              |   in|   32|   ap_memory|      v143_0_1|         array|
|v143_0_2_address0        |  out|    9|   ap_memory|      v143_0_2|         array|
|v143_0_2_ce0             |  out|    1|   ap_memory|      v143_0_2|         array|
|v143_0_2_q0              |   in|   32|   ap_memory|      v143_0_2|         array|
|v143_0_3_address0        |  out|    9|   ap_memory|      v143_0_3|         array|
|v143_0_3_ce0             |  out|    1|   ap_memory|      v143_0_3|         array|
|v143_0_3_q0              |   in|   32|   ap_memory|      v143_0_3|         array|
|v143_1_0_address0        |  out|    9|   ap_memory|      v143_1_0|         array|
|v143_1_0_ce0             |  out|    1|   ap_memory|      v143_1_0|         array|
|v143_1_0_q0              |   in|   32|   ap_memory|      v143_1_0|         array|
|v143_1_1_address0        |  out|    9|   ap_memory|      v143_1_1|         array|
|v143_1_1_ce0             |  out|    1|   ap_memory|      v143_1_1|         array|
|v143_1_1_q0              |   in|   32|   ap_memory|      v143_1_1|         array|
|v143_1_2_address0        |  out|    9|   ap_memory|      v143_1_2|         array|
|v143_1_2_ce0             |  out|    1|   ap_memory|      v143_1_2|         array|
|v143_1_2_q0              |   in|   32|   ap_memory|      v143_1_2|         array|
|v143_1_3_address0        |  out|    9|   ap_memory|      v143_1_3|         array|
|v143_1_3_ce0             |  out|    1|   ap_memory|      v143_1_3|         array|
|v143_1_3_q0              |   in|   32|   ap_memory|      v143_1_3|         array|
|v143_2_0_address0        |  out|    9|   ap_memory|      v143_2_0|         array|
|v143_2_0_ce0             |  out|    1|   ap_memory|      v143_2_0|         array|
|v143_2_0_q0              |   in|   32|   ap_memory|      v143_2_0|         array|
|v143_2_1_address0        |  out|    9|   ap_memory|      v143_2_1|         array|
|v143_2_1_ce0             |  out|    1|   ap_memory|      v143_2_1|         array|
|v143_2_1_q0              |   in|   32|   ap_memory|      v143_2_1|         array|
|v143_2_2_address0        |  out|    9|   ap_memory|      v143_2_2|         array|
|v143_2_2_ce0             |  out|    1|   ap_memory|      v143_2_2|         array|
|v143_2_2_q0              |   in|   32|   ap_memory|      v143_2_2|         array|
|v143_2_3_address0        |  out|    9|   ap_memory|      v143_2_3|         array|
|v143_2_3_ce0             |  out|    1|   ap_memory|      v143_2_3|         array|
|v143_2_3_q0              |   in|   32|   ap_memory|      v143_2_3|         array|
|v143_3_0_address0        |  out|    9|   ap_memory|      v143_3_0|         array|
|v143_3_0_ce0             |  out|    1|   ap_memory|      v143_3_0|         array|
|v143_3_0_q0              |   in|   32|   ap_memory|      v143_3_0|         array|
|v143_3_1_address0        |  out|    9|   ap_memory|      v143_3_1|         array|
|v143_3_1_ce0             |  out|    1|   ap_memory|      v143_3_1|         array|
|v143_3_1_q0              |   in|   32|   ap_memory|      v143_3_1|         array|
|v143_3_2_address0        |  out|    9|   ap_memory|      v143_3_2|         array|
|v143_3_2_ce0             |  out|    1|   ap_memory|      v143_3_2|         array|
|v143_3_2_q0              |   in|   32|   ap_memory|      v143_3_2|         array|
|v143_3_3_address0        |  out|    9|   ap_memory|      v143_3_3|         array|
|v143_3_3_ce0             |  out|    1|   ap_memory|      v143_3_3|         array|
|v143_3_3_q0              |   in|   32|   ap_memory|      v143_3_3|         array|
|v150_0_0_dout            |   in|   32|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_num_data_valid  |   in|   10|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_fifo_cap        |   in|   10|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_empty_n         |   in|    1|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_read            |  out|    1|     ap_fifo|      v150_0_0|       pointer|
|v150_0_1_dout            |   in|   32|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_num_data_valid  |   in|   10|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_fifo_cap        |   in|   10|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_empty_n         |   in|    1|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_read            |  out|    1|     ap_fifo|      v150_0_1|       pointer|
|v150_0_2_dout            |   in|   32|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_num_data_valid  |   in|   10|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_fifo_cap        |   in|   10|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_empty_n         |   in|    1|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_read            |  out|    1|     ap_fifo|      v150_0_2|       pointer|
|v150_0_3_dout            |   in|   32|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_num_data_valid  |   in|   10|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_fifo_cap        |   in|   10|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_empty_n         |   in|    1|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_read            |  out|    1|     ap_fifo|      v150_0_3|       pointer|
|v150_1_0_dout            |   in|   32|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_num_data_valid  |   in|   10|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_fifo_cap        |   in|   10|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_empty_n         |   in|    1|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_read            |  out|    1|     ap_fifo|      v150_1_0|       pointer|
|v150_1_1_dout            |   in|   32|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_num_data_valid  |   in|   10|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_fifo_cap        |   in|   10|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_empty_n         |   in|    1|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_read            |  out|    1|     ap_fifo|      v150_1_1|       pointer|
|v150_1_2_dout            |   in|   32|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_num_data_valid  |   in|   10|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_fifo_cap        |   in|   10|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_empty_n         |   in|    1|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_read            |  out|    1|     ap_fifo|      v150_1_2|       pointer|
|v150_1_3_dout            |   in|   32|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_num_data_valid  |   in|   10|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_fifo_cap        |   in|   10|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_empty_n         |   in|    1|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_read            |  out|    1|     ap_fifo|      v150_1_3|       pointer|
|v150_2_0_dout            |   in|   32|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_num_data_valid  |   in|   10|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_fifo_cap        |   in|   10|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_empty_n         |   in|    1|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_read            |  out|    1|     ap_fifo|      v150_2_0|       pointer|
|v150_2_1_dout            |   in|   32|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_num_data_valid  |   in|   10|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_fifo_cap        |   in|   10|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_empty_n         |   in|    1|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_read            |  out|    1|     ap_fifo|      v150_2_1|       pointer|
|v150_2_2_dout            |   in|   32|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_num_data_valid  |   in|   10|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_fifo_cap        |   in|   10|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_empty_n         |   in|    1|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_read            |  out|    1|     ap_fifo|      v150_2_2|       pointer|
|v150_2_3_dout            |   in|   32|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_num_data_valid  |   in|   10|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_fifo_cap        |   in|   10|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_empty_n         |   in|    1|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_read            |  out|    1|     ap_fifo|      v150_2_3|       pointer|
|v150_3_0_dout            |   in|   32|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_num_data_valid  |   in|   10|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_fifo_cap        |   in|   10|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_empty_n         |   in|    1|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_read            |  out|    1|     ap_fifo|      v150_3_0|       pointer|
|v150_3_1_dout            |   in|   32|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_num_data_valid  |   in|   10|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_fifo_cap        |   in|   10|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_empty_n         |   in|    1|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_read            |  out|    1|     ap_fifo|      v150_3_1|       pointer|
|v150_3_2_dout            |   in|   32|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_num_data_valid  |   in|   10|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_fifo_cap        |   in|   10|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_empty_n         |   in|    1|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_read            |  out|    1|     ap_fifo|      v150_3_2|       pointer|
|v150_3_3_dout            |   in|   32|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_num_data_valid  |   in|   10|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_fifo_cap        |   in|   10|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_empty_n         |   in|    1|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_read            |  out|    1|     ap_fifo|      v150_3_3|       pointer|
|v149_0_0_din             |  out|   32|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_num_data_valid  |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_fifo_cap        |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_full_n          |   in|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_write           |  out|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_1_din             |  out|   32|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_num_data_valid  |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_fifo_cap        |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_full_n          |   in|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_write           |  out|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_2_din             |  out|   32|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_num_data_valid  |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_fifo_cap        |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_full_n          |   in|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_write           |  out|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_3_din             |  out|   32|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_num_data_valid  |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_fifo_cap        |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_full_n          |   in|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_write           |  out|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_1_0_din             |  out|   32|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_num_data_valid  |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_fifo_cap        |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_full_n          |   in|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_write           |  out|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_1_din             |  out|   32|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_num_data_valid  |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_fifo_cap        |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_full_n          |   in|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_write           |  out|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_2_din             |  out|   32|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_num_data_valid  |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_fifo_cap        |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_full_n          |   in|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_write           |  out|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_3_din             |  out|   32|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_num_data_valid  |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_fifo_cap        |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_full_n          |   in|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_write           |  out|    1|     ap_fifo|      v149_1_3|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

