

================================================================
== Vitis HLS Report for 'Run'
================================================================
* Date:           Sat Sep 25 09:41:01 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.964 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      427|      427|  1.423 us|  1.423 us|  427|  427|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Run_Pipeline_SUM_UP_fu_1303  |Run_Pipeline_SUM_UP  |      312|      312|  1.040 us|  1.040 us|  312|  312|       no|
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|   128|    28725|   19225|    -|
|Memory               |        0|     -|       32|      65|    0|
|Multiplexer          |        -|     -|        -|    2293|    -|
|Register             |        -|     -|     2133|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   128|    30890|   21583|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     4|        3|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     2|        1|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |grp_Run_Pipeline_SUM_UP_fu_1303      |Run_Pipeline_SUM_UP             |        0|  118|  27135|  18235|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U97   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U98   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U99   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U100  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U101  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                |                                |        0|  128|  28725|  19225|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |dh_tmp_U  |Run_dh_tmp  |        0|  32|  65|    0|   128|   32|     1|         4096|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |            |        0|  32|  65|    0|   128|   32|     1|         4096|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  594|        117|    1|        117|
    |ap_return        |    9|          2|   32|         64|
    |dh_tmp_address0  |  422|         87|    7|        609|
    |dh_tmp_address1  |  409|         85|    7|        595|
    |dh_tmp_ce0       |   14|          3|    1|          3|
    |dh_tmp_d0        |  102|         21|   32|        672|
    |dh_tmp_d1        |   97|         20|   32|        640|
    |dh_tmp_we0       |   14|          3|    1|          3|
    |grp_fu_1317_ce   |    9|          2|    1|          2|
    |grp_fu_1317_p0   |   86|         18|   32|        576|
    |grp_fu_1317_p1   |   65|         16|   32|        512|
    |grp_fu_1321_ce   |    9|          2|    1|          2|
    |grp_fu_1321_p0   |  102|         21|   32|        672|
    |grp_fu_1321_p1   |  107|         22|   32|        704|
    |grp_fu_1325_ce   |    9|          2|    1|          2|
    |grp_fu_1325_p0   |   54|         10|   32|        320|
    |grp_fu_1325_p1   |   65|         13|   32|        416|
    |grp_fu_1329_ce   |    9|          2|    1|          2|
    |grp_fu_1329_p0   |   31|          6|   32|        192|
    |grp_fu_1329_p1   |   31|          6|   32|        192|
    |grp_fu_1333_ce   |    9|          2|    1|          2|
    |grp_fu_1333_p0   |   20|          4|   32|        128|
    |grp_fu_1333_p1   |   26|          5|   32|        160|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 2293|        469|  438|       6585|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add3_i_i_i_i_i_i_i_16_reg_1838                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_18_reg_1864                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_19_reg_1881                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_20_reg_1897                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_24_reg_1945                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_27_reg_1982                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_28_reg_1998                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_30_reg_2025                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_31_reg_2041                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_32_reg_2058                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_35_reg_2095                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_36_reg_2111                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_38_reg_2138                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_39_reg_2154                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_40_reg_2171                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_42_reg_2197                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_43_reg_2214                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_44_reg_2230                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_47_reg_2267                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_48_reg_2284                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_49_reg_2300                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_50_reg_2315                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_51_reg_2332                |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_52_reg_2348                |   32|   0|   32|          0|
    |ap_CS_fsm                                     |  116|   0|  116|          0|
    |ap_return_preg                                |   32|   0|   32|          0|
    |grp_Run_Pipeline_SUM_UP_fu_1303_ap_start_reg  |    1|   0|    1|          0|
    |reg_1337                                      |   32|   0|   32|          0|
    |reg_1342                                      |   32|   0|   32|          0|
    |reg_1347                                      |   32|   0|   32|          0|
    |reg_1352                                      |   32|   0|   32|          0|
    |reg_1357                                      |   32|   0|   32|          0|
    |reg_1362                                      |   32|   0|   32|          0|
    |reg_1367                                      |   32|   0|   32|          0|
    |reg_1372                                      |   32|   0|   32|          0|
    |reg_1377                                      |   32|   0|   32|          0|
    |reg_1382                                      |   32|   0|   32|          0|
    |reg_1387                                      |   32|   0|   32|          0|
    |reg_1392                                      |   32|   0|   32|          0|
    |reg_1397                                      |   32|   0|   32|          0|
    |reg_1402                                      |   32|   0|   32|          0|
    |reg_1407                                      |   32|   0|   32|          0|
    |reg_1417                                      |   32|   0|   32|          0|
    |reg_1424                                      |   32|   0|   32|          0|
    |reg_1434                                      |   32|   0|   32|          0|
    |reg_1441                                      |   32|   0|   32|          0|
    |reg_1450                                      |   32|   0|   32|          0|
    |reg_1457                                      |   32|   0|   32|          0|
    |reg_1466                                      |   32|   0|   32|          0|
    |reg_1473                                      |   32|   0|   32|          0|
    |reg_1480                                      |   32|   0|   32|          0|
    |reg_1488                                      |   32|   0|   32|          0|
    |reg_1495                                      |   32|   0|   32|          0|
    |reg_1502                                      |   32|   0|   32|          0|
    |reg_1510                                      |   32|   0|   32|          0|
    |reg_1517                                      |   32|   0|   32|          0|
    |reg_1524                                      |   32|   0|   32|          0|
    |reg_1531                                      |   32|   0|   32|          0|
    |reg_1537                                      |   32|   0|   32|          0|
    |reg_1543                                      |   32|   0|   32|          0|
    |reg_1550                                      |   32|   0|   32|          0|
    |reg_1556                                      |   32|   0|   32|          0|
    |reg_1561                                      |   32|   0|   32|          0|
    |reg_1568                                      |   32|   0|   32|          0|
    |reg_1575                                      |   32|   0|   32|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 2133|   0| 2133|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+------+------------+-----------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|              Run|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|              Run|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|              Run|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|              Run|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|              Run|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|              Run|  return value|
|ap_return                 |  out|    32|  ap_ctrl_hs|              Run|  return value|
|trotters_local_address0   |  out|     7|   ap_memory|   trotters_local|         array|
|trotters_local_ce0        |  out|     1|   ap_memory|   trotters_local|         array|
|trotters_local_q0         |   in|    64|   ap_memory|   trotters_local|         array|
|trotters_local1_address0  |  out|     7|   ap_memory|  trotters_local1|         array|
|trotters_local1_ce0       |  out|     1|   ap_memory|  trotters_local1|         array|
|trotters_local1_q0        |   in|    64|   ap_memory|  trotters_local1|         array|
|jcoup_local_address0      |  out|     7|   ap_memory|      jcoup_local|         array|
|jcoup_local_ce0           |  out|     1|   ap_memory|      jcoup_local|         array|
|jcoup_local_q0            |   in|  2048|   ap_memory|      jcoup_local|         array|
|jcoup_local2_address0     |  out|     7|   ap_memory|     jcoup_local2|         array|
|jcoup_local2_ce0          |  out|     1|   ap_memory|     jcoup_local2|         array|
|jcoup_local2_q0           |   in|  2048|   ap_memory|     jcoup_local2|         array|
+--------------------------+-----+------+------------+-----------------+--------------+

