<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GICR_SYNCR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICR_SYNCR, Redistributor Synchronize Register</h1><p>The GICR_SYNCR characteristics are:</p><h2>Purpose</h2><p>Indicates completion of <ins>register</ins><del>physical</del> <ins>based invalidate</ins><del>Redistributor</del> operations.</p><h2>Configuration</h2><p></p><p>A copy of this register is provided for each Redistributor.</p><h2>Attributes</h2><p>GICR_SYNCR is a 32-bit register.</p><h2>Field descriptions</h2><p>The GICR_SYNCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="31"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#Busy_0">Busy</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:1]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="Busy_0">Busy, bit [0]
              </h4><p>Indicates completion of <ins>invalidation</ins><del>any</del> <del>Redistributor </del>operations<del> as follows:</del></p><table class="valuetable"><tr><th>Busy</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No operations are in progress.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>A write is in progress to one or more of the following registers:</p><ul><li><a href="ext-gicr_invlpir.html"><ins>GICR_INVLPIR</ins></a><a href="ext-gicr_clrlpir.html"><del>GICR_CLRLPIR</del></a>.
</li><li><a href="ext-gicr_invallr.html"><ins>GICR_INVALLR</ins></a><a href="ext-gicr_invlpir.html"><del>GICR_INVLPIR</del></a>.
</li><li><a href="ext-gicr_invallr.html"><del>GICR_INVALLR</del></a><ins>GICv3, </ins><a href="ext-gicr_clrlpir.html"><ins>GICR_CLRLPIR</ins></a>.
</li></ul></td></tr></table><p>This field <ins>tracks</ins><del>also</del> <del>indicates completion of any </del>operations initiated <ins>on</ins><del>by</del> <ins>the</ins><del>writes</del> <ins>same Redistributor.</ins><del>to</del><a href="ext-gicr_pendbaser.html"><del>GICR_PENDBASER</del></a><del> or </del><a href="ext-gicr_propbaser.html"><del>GICR_PROPBASER</del></a><del>.</del></p><div class="text_after_fields"></div><h2>Accessing the GICR_SYNCR</h2><p><ins>When</ins><del>Optionally,</del> <del>when </del>this register is accessed,<ins> it is optional that</ins> an implementation might wait until all operations are complete before returning a value, in which case GICR_SYNCR.Busy is always 0.</p><p>This register is mandatory in an implementation that supports LPIs and does not include an ITS. The functionality is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> in an implementation that does include an ITS.</p><h4>GICR_SYNCR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td><span class="hexnumber">0x00C0</span></td><td>GICR_SYNCR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RO</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>