Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  1 16:54:08 2023
| Host         : haider running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_vga_control_sets_placed.rpt
| Design       : top_level_vga
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           19 |
| Yes          | No                    | No                     |              25 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------+------------------------+------------------+----------------+--------------+
|        Clock Signal       |     Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------+------------------------+------------------+----------------+--------------+
|  joy/segment1/XLXI_47/CLK |                      |                        |                1 |              3 |         3.00 |
|  clk_d_BUFG               |                      |                        |                3 |              4 |         1.33 |
|  c/CLK                    |                      |                        |                3 |              4 |         1.33 |
|  c/CLK                    |                      | pixel/red017_out       |                2 |              4 |         2.00 |
|  c/CLK                    |                      | pixel/blue[3]_i_1_n_0  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            |                      | joy/Vry[3]_i_1_n_0     |                2 |              5 |         2.50 |
|  clk_d_BUFG               | mov/counter0         | mov/pipe1_x[9]_i_1_n_0 |                4 |              9 |         2.25 |
|  clk_d_BUFG               | mov/counter0         | mov/pipe3_x[9]_i_1_n_0 |                4 |              9 |         2.25 |
|  clk_d_BUFG               | v/v_count[9]_i_2_n_0 | v/v_count[9]_i_1_n_0   |                4 |             10 |         2.50 |
|  clk_d_BUFG               | h/h_count[7]_i_1_n_0 |                        |                3 |             10 |         3.33 |
|  clk_d_BUFG               | mov/counter0         | mov/pipe2_x[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG            | joy/dig3[3]_i_2_n_0  | joy/dig3               |                5 |             14 |         2.80 |
|  clk_d_BUFG               | mov/counter0         |                        |               10 |             15 |         1.50 |
|  clk_d_BUFG               |                      | mov/counter0           |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG            |                      | joy/sw                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG            |                      |                        |               23 |             70 |         3.04 |
+---------------------------+----------------------+------------------------+------------------+----------------+--------------+


