Copyright(C) [2026] Advanced Micro Devices, Inc. All rights reserved. Portions of this file consist of AI-generated content.
SPDX-License-Identifier: Apache-2.0

# Kernel: silu_mul

## Variant Context
- Input semantic type: Gated activation function (SiLU with element-wise multiplication)
- Datatype(s): bf16 (bfloat16) input/output
- Data representation: Dense tensors with shape [B, 2H] input, [B, H] output
- Target architecture: Generic HIP/AMD GPU

## Functionality
This kernel computes the SiLU (Sigmoid Linear Unit) gated activation commonly used in transformer feed-forward networks. Given an input tensor of shape [B, 2H], it splits it into two halves x and y of shape [B, H], then computes `output = silu(x) * y` where `silu(x) = x * sigmoid(x) = x / (1 + exp(-x))`. This is used in architectures like LLaMA and other modern transformers.

## Optimization 1: Vectorized Memory Access with float4
- Optimization type: Memory
- Summary: Use float4 loads to read 8 bf16 values at once (16 bytes), significantly improving memory throughput
- Detailed explanation: The baseline kernel processes one bf16 element at a time in a strided loop. The optimized version uses float4 (16 bytes) to load 8 bf16 values in a single memory transaction. This dramatically reduces the number of memory requests and better utilizes the GPU's memory bandwidth. The kernel reinterprets the bf16 pointers as float4 pointers for vectorized access.
- Code excerpt (baseline):
    ```cpp
    __global__ void silu_mul_kernel(
        bf16* __restrict__ out,          // [B, H]
        const bf16* __restrict__ in,     // [B, 2H]
        int64_t B, int64_t H)
    {
      const int64_t token_idx = blockIdx.x;
      for (int64_t idx = threadIdx.x; idx < H; idx += blockDim.x) {
        const float x = __bfloat162float(in[token_idx * 2 * H + idx]);
        const float y = __bfloat162float(in[token_idx * 2 * H + H + idx]);
        out[token_idx * H + idx] = __float2bfloat16(silu_f(x) * y);
      }
    }
    ```
- Code excerpt (optimized):
    ```cpp
    // Process 8 elements at a time using float4 (16 bytes = 8 bf16)
    const int H8 = H >> 3;  // H / 8
    
    // Cast to float4 for vectorized access (8 bf16 = 16 bytes = float4)
    const float4* __restrict__ in_x_vec = reinterpret_cast<const float4*>(in + in_base);
    const float4* __restrict__ in_y_vec = reinterpret_cast<const float4*>(in + in_base + H);
    float4* __restrict__ out_vec = reinterpret_cast<float4*>(out + out_base);
    
    // Each thread processes multiple float4 chunks
    for (int idx = threadIdx.x; idx < H8; idx += blockDim.x) {
      float4 x_vec = __ldg(&in_x_vec[idx]);
      float4 y_vec = __ldg(&in_y_vec[idx]);
      // ... process 8 elements
      out_vec[idx] = result;
    }
    ```
- Evidence mapping:
  - "float4 vectorization" → `const float4* __restrict__ in_x_vec = reinterpret_cast<const float4*>(...)`
  - "8 elements per load" → `H >> 3` divides by 8, each float4 holds 8 bf16
  - "Single store for 8 elements" → `out_vec[idx] = result`

## Optimization 2: Use of __ldg() for Read-Only Cache
- Optimization type: Memory
- Summary: Use `__ldg()` intrinsic to load through the read-only texture cache
- Detailed explanation: The optimized kernel uses `__ldg()` (load through global memory with texture cache) for reading input data. This intrinsic routes loads through the GPU's texture/read-only cache, which can provide better cache hit rates for read-only data patterns and reduce pressure on the L1/L2 caches.
- Code excerpt (optimized):
    ```cpp
    float4 x_vec = __ldg(&in_x_vec[idx]);
    float4 y_vec = __ldg(&in_y_vec[idx]);
    ```
- Evidence mapping:
  - "Read-only cache load" → `__ldg(&in_x_vec[idx])` and `__ldg(&in_y_vec[idx])`

## Optimization 3: Fast Math Intrinsics for SiLU Computation
- Optimization type: Compute
- Summary: Use `__frcp_rn` and `__expf` fast math intrinsics for faster SiLU computation
- Detailed explanation: The baseline SiLU function uses standard division and exponential. The optimized version uses `__frcp_rn` (fast reciprocal with round-to-nearest) and `__expf` (fast exponential) intrinsics. These provide faster computation with slightly reduced precision, which is acceptable for neural network activations.
- Code excerpt (baseline):
    ```cpp
    __device__ __forceinline__ float silu_f(float x){
      return x / (1.0f + expf(-x));
    }
    ```
- Code excerpt (optimized):
    ```cpp
    __device__ __forceinline__ float silu_f(float x){
      return x * __frcp_rn(1.0f + __expf(-x));
    }
    ```
- Evidence mapping:
  - "Fast reciprocal" → `__frcp_rn(...)` instead of division `/`
  - "Fast exponential" → `__expf(-x)` instead of `expf(-x)`

## Optimization 4: Manual Loop Unrolling for 8 Elements
- Optimization type: Compute
- Summary: Manually unroll the processing of 8 bf16 elements for better instruction scheduling
- Detailed explanation: After loading a float4 (8 bf16 values), the optimized kernel manually unrolls the conversion and computation for all 8 elements. This explicit unrolling ensures the compiler generates optimal code with good instruction-level parallelism, avoiding loop overhead and enabling better register allocation.
- Code excerpt (optimized):
    ```cpp
    const bf16* x_bf16 = reinterpret_cast<const bf16*>(&x_vec);
    const bf16* y_bf16 = reinterpret_cast<const bf16*>(&y_vec);
    
    float4 result;
    bf16* result_bf16 = reinterpret_cast<bf16*>(&result);
    
    // Manually unroll for better instruction scheduling
    float fx0 = __bfloat162float(x_bf16[0]);
    float fx1 = __bfloat162float(x_bf16[1]);
    float fx2 = __bfloat162float(x_bf16[2]);
    float fx3 = __bfloat162float(x_bf16[3]);
    float fx4 = __bfloat162float(x_bf16[4]);
    float fx5 = __bfloat162float(x_bf16[5]);
    float fx6 = __bfloat162float(x_bf16[6]);
    float fx7 = __bfloat162float(x_bf16[7]);
    
    float fy0 = __bfloat162float(y_bf16[0]);
    float fy1 = __bfloat162float(y_bf16[1]);
    float fy2 = __bfloat162float(y_bf16[2]);
    float fy3 = __bfloat162float(y_bf16[3]);
    float fy4 = __bfloat162float(y_bf16[4]);
    float fy5 = __bfloat162float(y_bf16[5]);
    float fy6 = __bfloat162float(y_bf16[6]);
    float fy7 = __bfloat162float(y_bf16[7]);
    
    result_bf16[0] = __float2bfloat16(silu_f(fx0) * fy0);
    result_bf16[1] = __float2bfloat16(silu_f(fx1) * fy1);
    result_bf16[2] = __float2bfloat16(silu_f(fx2) * fy2);
    result_bf16[3] = __float2bfloat16(silu_f(fx3) * fy3);
    result_bf16[4] = __float2bfloat16(silu_f(fx4) * fy4);
    result_bf16[5] = __float2bfloat16(silu_f(fx5) * fy5);
    result_bf16[6] = __float2bfloat16(silu_f(fx6) * fy6);
    result_bf16[7] = __float2bfloat16(silu_f(fx7) * fy7);
    ```
- Evidence mapping:
  - "8 explicit conversions" → `fx0` through `fx7` and `fy0` through `fy7`
  - "8 explicit computations" → `result_bf16[0]` through `result_bf16[7]`
  - "No loop overhead" → Direct statements instead of for loop

## Optimization 5: Launch Bounds and Block Size Tuning
- Optimization type: Launch Configuration
- Summary: Added `__launch_bounds__(512)` and reduced block size from 1024 to 512 threads
- Detailed explanation: The optimized kernel specifies `__launch_bounds__(512)` and uses 512 threads per block instead of 1024. This can improve occupancy and register allocation on AMD GPUs. With vectorized access processing 8 elements per iteration, fewer threads are needed to achieve full memory bandwidth utilization.
- Code excerpt (baseline):
    ```cpp
    dim3 grid(B), block(1024);
    ```
- Code excerpt (optimized):
    ```cpp
    __global__ __launch_bounds__(512)
    void silu_mul_kernel(...)
    
    // In main:
    dim3 grid(B), block(512);
    ```
- Evidence mapping:
  - "Launch bounds" → `__launch_bounds__(512)` attribute
  - "Reduced block size" → `block(512)` instead of `block(1024)`

## Optimization 6: Remainder Handling for Non-Divisible Sizes
- Optimization type: Compute
- Summary: Added explicit remainder loop to handle cases where H is not divisible by 8
- Detailed explanation: The optimized kernel adds a separate loop to handle remainder elements when H is not perfectly divisible by 8. This ensures correctness for all input sizes while still benefiting from vectorization for the majority of elements.
- Code excerpt (optimized):
    ```cpp
    // Handle remainder
    for (int idx = (H8 << 3) + threadIdx.x; idx < H; idx += blockDim.x) {
      const float x = __bfloat162float(in[in_base + idx]);
      const float y = __bfloat162float(in[in_base + H + idx]);
      out[out_base + idx] = __float2bfloat16(silu_f(x) * y);
    }
    ```
- Evidence mapping:
  - "Remainder start index" → `(H8 << 3)` computes the first non-vectorized index
  - "Scalar fallback" → Uses original scalar access pattern for remaining elements
