/* Copyright (c) 2019, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/clock/mdss-5nm-pll-clk.h>
#include "dsi-panel-mot-dummy-qhd-video.dtsi"

&mdss_mdp {
	connectors = <&sde_wb &sde_dsi &sde_rscc &sde_dp>;

	mot_boe_667_1080p_cmd_v0: qcom,mdss_dsi_mot_boe_667_1080p_cmd_v0 {
		#include "dsi-panel-mot-boe-667-1080p-racer-cmd-common.dtsi"
	};
	mot_tianma_syna_667_1080p_cmd_v1: qcom,mdss_dsi_mot_tianma_syna_667_1080p_cmd_v1 {
		#include "dsi-panel-mot-tianma-667-1080p-racer-cmd-common.dtsi"
	};
	mot_csot_st_667_1080p_cmd: qcom,mdss_dsi_mot_csot_st_1080p_cmd {
		#include "dsi-panel-mot-csot-st-667-1080p-cmd-common.dtsi"
	};
};

&soc {
	sde_dsi: qcom,dsi-display-primary {
		compatible = "qcom,dsi-display";
		label = "primary";

		qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;
		qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;

		clocks = <&mdss_dsi_phy0 BYTECLK_MUX_0_CLK>,
				 <&mdss_dsi_phy0 PCLK_MUX_0_CLK>,
				 <&mdss_dsi_phy0 CPHY_BYTECLK_SRC_0_CLK>,
				 <&mdss_dsi_phy0 CPHY_PCLK_SRC_0_CLK>,
				 <&mdss_dsi_phy0 BYTECLK_SRC_0_CLK>,
				 <&mdss_dsi_phy0 PCLK_SRC_0_CLK>,
				 <&mdss_dsi_phy0 SHADOW_BYTECLK_SRC_0_CLK>,
				 <&mdss_dsi_phy0 SHADOW_PCLK_SRC_0_CLK>,
				 <&mdss_dsi_phy1 BYTECLK_MUX_1_CLK>,
				 <&mdss_dsi_phy1 PCLK_MUX_1_CLK>,
				 <&mdss_dsi_phy1 CPHY_BYTECLK_SRC_1_CLK>,
				 <&mdss_dsi_phy1 CPHY_PCLK_SRC_1_CLK>,
				 <&mdss_dsi_phy1 BYTECLK_SRC_1_CLK>,
				 <&mdss_dsi_phy1 PCLK_SRC_1_CLK>,
				 <&mdss_dsi_phy1 SHADOW_BYTECLK_SRC_1_CLK>,
				 <&mdss_dsi_phy1 SHADOW_PCLK_SRC_1_CLK>;
		clock-names = "mux_byte_clk0", "mux_pixel_clk0",
				"cphy_byte_clk0", "cphy_pixel_clk0",
				"src_byte_clk0", "src_pixel_clk0",
				"shadow_byte_clk0", "shadow_pixel_clk0",
				"mux_byte_clk1", "mux_pixel_clk1",
				"cphy_byte_clk1", "cphy_pixel_clk1",
				"src_byte_clk1", "src_pixel_clk1",
				"shadow_byte_clk1", "shadow_pixel_clk1";

		pinctrl-names = "panel_active", "panel_suspend";
		pinctrl-0 = <&sde_dsi_active &sde_te_active>;
		pinctrl-1 = <&sde_dsi_suspend &sde_te_suspend>;

		qcom,platform-te-gpio = <&tlmm 82 0>;
		qcom,panel-te-source = <0>;

		vddio-supply = <&L12C>;
		vdd-supply = <&L13C>;

		qcom,mdp = <&mdss_mdp>;
		qcom,dsi-default-panel = <&mot_boe_667_1080p_cmd_v0>;
		qcom,platform-mot-ext-feature-enable;
	};
	sde_dsi1: qcom,dsi-display-secondary {
		compatible = "qcom,dsi-display";
		label = "secondary";

		qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;
		qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;

		clocks = <&mdss_dsi_phy0 BYTECLK_MUX_0_CLK>,
			 <&mdss_dsi_phy0 PCLK_MUX_0_CLK>,
			 <&mdss_dsi_phy0 CPHY_BYTECLK_SRC_0_CLK>,
			 <&mdss_dsi_phy0 CPHY_PCLK_SRC_0_CLK>,
			 <&mdss_dsi_phy1 BYTECLK_MUX_1_CLK>,
			 <&mdss_dsi_phy1 PCLK_MUX_1_CLK>,
			 <&mdss_dsi_phy1 CPHY_BYTECLK_SRC_1_CLK>,
			 <&mdss_dsi_phy1 CPHY_PCLK_SRC_1_CLK>;
		clock-names = "mux_byte_clk0", "mux_pixel_clk0",
				"cphy_byte_clk0", "cphy_pixel_clk0",
				"mux_byte_clk1", "mux_pixel_clk1",
				"cphy_byte_clk1", "cphy_pixel_clk1";

		pinctrl-names = "panel_active", "panel_suspend";
		pinctrl-0 = <&sde_dsi1_active &sde_te1_active>;
		pinctrl-1 = <&sde_dsi1_suspend &sde_te1_suspend>;

		qcom,platform-te-gpio = <&tlmm 83 0>;
		qcom,panel-te-source = <1>;

		vddio-supply = <&L12C>;
		vdd-supply = <&L13C>;
		//avdd-supply = <&display_panel_avdd>;

		qcom,mdp = <&mdss_mdp>;
	};
	sde_wb: qcom,wb-display@0 {
		compatible = "qcom,wb-display";
		cell-index = <0>;
		label = "wb_display";
	};
};

&sde_dsi1 {
	status = "disabled";
};

&pm8350b_amoled {
	status = "ok";
};


&mot_boe_667_1080p_cmd_v0 {
	qcom,platform-te-gpio = <&tlmm 82 0>;
	qcom,platform-reset-gpio = <&tlmm 24 0>;
	//qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
	qcom,mdss-dsi-no-panel-on-read-support;

	qcom,mdss-dsi-panel-hdr-enabled;
	qcom,mdss-dsi-panel-hdr-color-primaries = <14950 15800 34065
		15890 13475 35235 6690 2885>;
	qcom,mdss-dsi-panel-peak-brightness = <4200000>;
	qcom,mdss-dsi-panel-blackness-level = <2730>;
	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
	qcom,mdss-brightness-max-level = <1600>;
	qcom,mdss-dsi-display-timings {
		timing@0 {
			qcom,mdss-dsi-panel-clockrate = <569000000>;
			qcom,display-topology = <2 2 1>;
			qcom,default-topology-index = <0>;
		};
		timing@1 {
			qcom,mdss-dsi-panel-clockrate = <569000000>;
			qcom,display-topology = <2 2 1>;
			qcom,default-topology-index = <0>;
		};
	};
};

&mot_csot_st_667_1080p_cmd {
	qcom,platform-te-gpio = <&tlmm 82 0>;
	qcom,platform-reset-gpio = <&tlmm 24 0>;
	//qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
	qcom,mdss-dsi-no-panel-on-read-support;

	qcom,mdss-dsi-panel-hdr-enabled;
	qcom,mdss-dsi-panel-hdr-color-primaries = <14950 15800 34065
		15890 13475 35235 6690 2885>;
	qcom,mdss-dsi-panel-peak-brightness = <4200000>;
	qcom,mdss-dsi-panel-blackness-level = <2730>;
	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
	qcom,mdss-brightness-max-level = <1600>;
	qcom,mdss-dsi-display-timings {
		timing@0 {
			qcom,mdss-dsi-panel-clockrate = <569000000>;
			qcom,display-topology = <2 2 1>;
			qcom,default-topology-index = <0>;
		};
	};
};

&mot_tianma_syna_667_1080p_cmd_v1 {
	qcom,platform-te-gpio = <&tlmm 82 0>;
	qcom,platform-reset-gpio = <&tlmm 24 0>;
	//qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
	qcom,mdss-dsi-no-panel-on-read-support;

	qcom,mdss-dsi-panel-hdr-enabled;
	qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
	        17000 15500 30000 8000 3000>;
	qcom,mdss-dsi-panel-peak-brightness = <4200000>;
	qcom,mdss-dsi-panel-blackness-level = <3230>;
	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
	qcom,mdss-brightness-max-level = <2047>;
	qcom,mdss-dsi-display-timings {
		timing@0 {
			qcom,mdss-dsi-timing-switch-command = [
				39 01 00 00 00 00 06 F0 55 AA 52 08 00 /* Page 0 */
				15 01 00 00 00 00 02 6F 03
				15 01 00 00 00 00 02 C0 80
				15 01 00 00 00 00 02 26 02];
			qcom,mdss-dsi-panel-clockrate = <569000000>;
			qcom,display-topology = <2 2 1>;
			qcom,default-topology-index = <0>;
			qcom,mdss-dsi-on-command = [
				//VESA
				39 01 00 00 00 00 05 FF AA 55 A5 80
				15 00 00 00 00 00 02 6F 0A
				15 01 00 00 00 00 02 FC 02

				//SWIRE config
				39 01 00 00 00 00 06 F0 55 AA 52 08 00
				15 01 00 00 00 00 02 6F 06
				39 01 00 00 00 00 04 B5 4E 26 00
			        //CMD4
			        39 01 00 00 00 00 05 FF AA 55 A5 81
				15 01 00 00 00 00 02 6F 0D
				15 01 00 00 00 00 02 F3 A7

				/* PPS stable1 10bit3.75x slice 20 */
				15 01 00 00 00 00 02 90 01  /* Compression method selection*/
				39 01 00 00 00 00 13 93 AB 28 00 14 02 00 02 0E 01 E8 00 07 05 0E 05 16 10 F0
				15 01 00 00 00 00 02 03 11 /* Compression mode */
				05 01 00 00 00 00 01 2C /* Memory write */

				05 01 00 00 00 00 01 35 /* Set tear on */
				15 01 00 00 00 00 02 53 20 /* HBM off ,dimming=1frame*/
				39 01 00 00 00 00 05 51 00 00 0F FF
				/* Spec calls for 51 06 40 0F FF*/
				39 01 00 00 00 00 05 2A 00 00 04 37 /* Column Addr set */
				39 01 00 00 00 00 05 2B 00 00 09 23 /* Row Addr set */

				39 01 00 00 00 00 06 F0 55 AA 52 08 00 /* Page 0 */
				39 01 00 00 00 00 06 BE 0E 00 94 13 1F
				/* Framne rate = 60hz */
				15 01 00 00 00 00 02 B2 01 /* backlight fix */
				15 01 00 00 00 00 02 6F 03
				15 01 00 00 00 00 02 C0 80
				15 01 00 00 00 00 02 26 02

				39 01 00 00 00 00 06 F0 55 AA 52 08 00
				39 01 00 00 00 00 03 BA 02 3B

				05 01 00 00 78 00 01 11
				15 01 00 00 00 00 02 55 00      /* ACL OFF */
				05 01 00 00 00 00 01 29];	/* display on */
	        };
		timing@1 {
			qcom,mdss-dsi-timing-switch-command = [
				39 01 00 00 00 00 06 F0 55 AA 52 08 00 /* Page 0 */
				15 01 00 00 00 00 02 6F 03
				15 01 00 00 00 00 02 C0 00
				15 01 00 00 00 00 02 26 01];
			qcom,mdss-dsi-panel-clockrate = <569000000>;
			qcom,display-topology = <2 2 1>;
			qcom,default-topology-index = <0>;
		        qcom,mdss-dsi-on-command = [
				//VESA
				39 01 00 00 00 00 05 FF AA 55 A5 80
				15 00 00 00 00 00 02 6F 0A
				15 01 00 00 00 00 02 FC 02

				//SWIRE config
				39 01 00 00 00 00 06 F0 55 AA 52 08 00
				15 01 00 00 00 00 02 6F 06
				39 01 00 00 00 00 04 B5 4E 26 00
				//CMD4
				39 01 00 00 00 00 05 FF AA 55 A5 81
				15 01 00 00 00 00 02 6F 0D
				15 01 00 00 00 00 02 F3 A7

				/* PPS stable1 10bit3.75x slice 20 */
				15 01 00 00 00 00 02 90 01  /* Compression method selection*/
				39 01 00 00 00 00 13 93 AB 28 00 14 02 00 02 0E 01 E8 00 07 05 0E 05 16 10 F0
				15 01 00 00 00 00 02 03 11 /* Compression mode */
				05 01 00 00 00 00 01 2C /* Memory write */

				05 01 00 00 00 00 01 35 /* Set tear on */
				15 01 00 00 00 00 02 53 20 /* HBM off ,dimming=1frame*/
				39 01 00 00 00 00 05 51 00 00 0F FF
				/* Spec calls for 51 06 40 0F FF*/
				39 01 00 00 00 00 05 2A 00 00 04 37 /* Column Addr set */
				39 01 00 00 00 00 05 2B 00 00 09 23 /* Row Addr set */

				39 01 00 00 00 00 06 F0 55 AA 52 08 00 /* Page 0 */
				39 01 00 00 00 00 06 BE 0E 00 94 13 1F
				/* Framne rate = 90hz */
				15 01 00 00 00 00 02 B2 01 /* backlight fix */
				15 01 00 00 00 00 02 6F 03
				15 01 00 00 00 00 02 C0 00
				15 01 00 00 00 00 02 26 01

				39 01 00 00 00 00 06 F0 55 AA 52 08 00
				39 01 00 00 00 00 03 BA 02 3B

				05 01 00 00 78 00 01 11
				15 01 00 00 00 00 02 55 00      /* ACL OFF */
				05 01 00 00 00 00 01 29];	/* display on */
		};
	};
};
&mot_dummy_vid_qhd {
	qcom,platform-te-gpio = <&tlmm 82 0>;
	qcom,platform-reset-gpio = <&tlmm 24 0>;

	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
	qcom,mdss-dsi-display-timings {
		timing@0 {
			qcom,mdss-dsi-panel-phy-timings = [00 0B 02 02 1C 1C 03
							02 01 02 04 00 0C 12];
			qcom,display-topology = <1 0 1>;
			qcom,default-topology-index = <0>;
		};
	};
};
