// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_relu_stage_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v431_dout,
        v431_empty_n,
        v431_read,
        v13_address0,
        v13_ce0,
        v13_we0,
        v13_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] v431_dout;
input   v431_empty_n;
output   v431_read;
output  [11:0] v13_address0;
output   v13_ce0;
output   v13_we0;
output  [31:0] v13_d0;

reg ap_idle;
reg v431_read;
reg v13_ce0;
reg v13_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln47_fu_116_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    v431_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] tmp_3_fu_133_p1;
reg   [31:0] tmp_3_reg_284;
wire   [0:0] icmp_ln53_fu_152_p2;
reg   [0:0] icmp_ln53_reg_290;
wire   [0:0] icmp_ln53_1_fu_158_p2;
reg   [0:0] icmp_ln53_1_reg_295;
wire   [63:0] zext_ln55_1_fu_220_p1;
reg   [6:0] j1_fu_62;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_loop_init_pp0_iter2_reg;
reg   [6:0] ap_sig_allocacmp_j1_load;
wire   [6:0] add_ln48_fu_243_p2;
reg   [6:0] i1_fu_66;
reg   [6:0] ap_sig_allocacmp_i1_load;
wire   [6:0] select_ln47_1_fu_190_p3;
reg   [12:0] indvar_flatten_fu_70;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [12:0] add_ln47_1_fu_122_p2;
wire   [31:0] grp_fu_93_p0;
wire   [7:0] tmp_fu_138_p4;
wire   [22:0] trunc_ln53_fu_148_p1;
wire   [0:0] icmp_ln48_fu_176_p2;
wire   [6:0] add_ln47_fu_170_p2;
wire   [5:0] trunc_ln55_fu_198_p1;
wire   [6:0] select_ln47_fu_182_p3;
wire   [11:0] tmp_3_cast_fu_202_p3;
wire   [11:0] zext_ln55_fu_210_p1;
wire   [11:0] add_ln55_fu_214_p2;
wire   [0:0] or_ln53_fu_225_p2;
wire   [0:0] grp_fu_93_p2;
wire   [0:0] v20_fu_229_p2;
reg    grp_fu_93_ce;
reg    ap_block_pp0_stage0_00001;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_120;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_93_p0),
    .din1(32'd0),
    .ce(grp_fu_93_ce),
    .opcode(5'd2),
    .dout(grp_fu_93_p2)
);

top_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        i1_fu_66 <= select_ln47_1_fu_190_p3;
    end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_120)) begin
    if ((icmp_ln47_fu_116_p2 == 1'd0)) begin
        indvar_flatten_fu_70 <= add_ln47_1_fu_122_p2;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten_fu_70 <= 13'd0;
    end
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    j1_fu_62 <= add_ln48_fu_243_p2;
end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln53_1_reg_295 <= icmp_ln53_1_fu_158_p2;
        icmp_ln53_reg_290 <= icmp_ln53_fu_152_p2;
        tmp_3_reg_284 <= tmp_3_fu_133_p1;
    end
end

always @ (*) begin
    if (((icmp_ln47_fu_116_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_i1_load = 7'd0;
    end else begin
        ap_sig_allocacmp_i1_load = i1_fu_66;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_j1_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j1_load = j1_fu_62;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_93_ce = 1'b1;
    end else begin
        grp_fu_93_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13_ce0 = 1'b1;
    end else begin
        v13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13_we0 = 1'b1;
    end else begin
        v13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v431_blk_n = v431_empty_n;
    end else begin
        v431_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v431_read = 1'b1;
    end else begin
        v431_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln47_1_fu_122_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln47_fu_170_p2 = (ap_sig_allocacmp_i1_load + 7'd1);

assign add_ln48_fu_243_p2 = (select_ln47_fu_182_p3 + 7'd1);

assign add_ln55_fu_214_p2 = (tmp_3_cast_fu_202_p3 + zext_ln55_fu_210_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((v431_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((v431_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((v431_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (v431_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_120 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_93_p0 = v431_dout;

assign icmp_ln47_fu_116_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_176_p2 = ((ap_sig_allocacmp_j1_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln53_1_fu_158_p2 = ((trunc_ln53_fu_148_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_152_p2 = ((tmp_fu_138_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln53_fu_225_p2 = (icmp_ln53_reg_290 | icmp_ln53_1_reg_295);

assign select_ln47_1_fu_190_p3 = ((icmp_ln48_fu_176_p2[0:0] == 1'b1) ? add_ln47_fu_170_p2 : ap_sig_allocacmp_i1_load);

assign select_ln47_fu_182_p3 = ((icmp_ln48_fu_176_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j1_load);

assign tmp_3_cast_fu_202_p3 = {{trunc_ln55_fu_198_p1}, {6'd0}};

assign tmp_3_fu_133_p1 = v431_dout;

assign tmp_fu_138_p4 = {{v431_dout[30:23]}};

assign trunc_ln53_fu_148_p1 = v431_dout[22:0];

assign trunc_ln55_fu_198_p1 = select_ln47_1_fu_190_p3[5:0];

assign v13_address0 = zext_ln55_1_fu_220_p1;

assign v13_d0 = ((v20_fu_229_p2[0:0] == 1'b1) ? tmp_3_reg_284 : 32'd0);

assign v20_fu_229_p2 = (or_ln53_fu_225_p2 & grp_fu_93_p2);

assign zext_ln55_1_fu_220_p1 = add_ln55_fu_214_p2;

assign zext_ln55_fu_210_p1 = select_ln47_fu_182_p3;

endmodule //top_relu_stage_0_1
