
*** Running vivado
    with args -log alu_fsm_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_fsm_top.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Sep 19 17:39:33 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alu_fsm_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1363.590 ; gain = 20.836 ; free physical = 1179 ; free virtual = 7263
Command: synth_design -top alu_fsm_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 67528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2112.273 ; gain = 411.746 ; free physical = 152 ; free virtual = 6198
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu_fsm_top' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_fsm_top.vhd:40]
INFO: [Synth 8-638] synthesizing module 'input_conditioning' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/utils/input_conditioning.vhd:51]
	Parameter SIM_ONLY bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'level_synchronizer' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/utils/level_synchronizer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'level_synchronizer' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/utils/level_synchronizer.vhd:34]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/utils/debouncer.vhd:35]
	Parameter COUNT_MAX bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/utils/debouncer.vhd:35]
INFO: [Synth 8-638] synthesizing module 'reset_synchronizer' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/utils/reset_synchronizer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'reset_synchronizer' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/utils/reset_synchronizer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'input_conditioning' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/utils/input_conditioning.vhd:51]
INFO: [Synth 8-638] synthesizing module 'program_control' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/Downloads/program_control.vhd:44]
INFO: [Synth 8-638] synthesizing module 'rom' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/Downloads/rom.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'rom' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/Downloads/rom.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'program_control' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/Downloads/program_control.vhd:44]
INFO: [Synth 8-638] synthesizing module 'arbitered_ram' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/ram/arbitered_ram.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sdp_ram' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/ram/sdp_ram.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'sdp_ram' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/ram/sdp_ram.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'arbitered_ram' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/ram/arbitered_ram.vhd:47]
INFO: [Synth 8-638] synthesizing module 'alu_fsm' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:55]
INFO: [Synth 8-638] synthesizing module 'd_ff' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/new/d_ff.vhd:43]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/new/d_ff.vhd:43]
INFO: [Synth 8-638] synthesizing module 'alu_top' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/alu_top.vhd:34]
INFO: [Synth 8-638] synthesizing module 'comp_two' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/comp_two.vhd:33]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comp_two' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/comp_two.vhd:33]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/alu.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/alu.vhd:31]
INFO: [Synth 8-638] synthesizing module 'output_control' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/output_control.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'output_control' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/output_control.vhd:32]
INFO: [Synth 8-638] synthesizing module 'comp_two__parameterized0' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/comp_two.vhd:33]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comp_two__parameterized0' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/comp_two.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'alu_top' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_golden/alu_top.vhd:34]
INFO: [Synth 8-226] default block is never used [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:118]
WARNING: [Synth 8-614] signal 'op_addr0' is read in the process but is not in the sensitivity list [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:149]
WARNING: [Synth 8-614] signal 'op_addr1' is read in the process but is not in the sensitivity list [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:149]
WARNING: [Synth 8-614] signal 'op_addrres' is read in the process but is not in the sensitivity list [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:149]
WARNING: [Synth 8-614] signal 'result_alu' is read in the process but is not in the sensitivity list [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'alu_fsm' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:55]
INFO: [Synth 8-638] synthesizing module 'sseg_arbiter' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/sseg/sseg_arbiter.vhd:50]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sseg_arbiter' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/sseg/sseg_arbiter.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sseg_controller' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/sseg/sseg_controller.vhd:40]
	Parameter SIM_ONLY bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sseg_controller' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/sseg/sseg_controller.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'alu_fsm_top' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/alu_fsm_top.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element sseg3_out_reg was removed.  [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/imports/rtl/sseg/sseg_arbiter.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2190.242 ; gain = 489.715 ; free physical = 157 ; free virtual = 6160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.086 ; gain = 504.559 ; free physical = 145 ; free virtual = 6148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.086 ; gain = 504.559 ; free physical = 145 ; free virtual = 6148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.086 ; gain = 0.000 ; free physical = 145 ; free virtual = 6148
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/constrs_1/imports/constraints/alu_fsm.xdc]
Finished Parsing XDC File [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/constrs_1/imports/constraints/alu_fsm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/constrs_1/imports/constraints/alu_fsm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_fsm_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_fsm_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.867 ; gain = 0.000 ; free physical = 154 ; free virtual = 6138
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.867 ; gain = 0.000 ; free physical = 156 ; free virtual = 6140
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2351.867 ; gain = 651.340 ; free physical = 154 ; free virtual = 6139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 154 ; free virtual = 6139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 154 ; free virtual = 6139
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'alu_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  espera |                              000 |                              000
                   leer0 |                              001 |                              001
                guardar0 |                              010 |                              010
                   leer1 |                              011 |                              011
                guardar1 |                              100 |                              100
                 calculo |                              101 |                              101
                   error |                              110 |                              111
               escritura |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'alu_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'error_out_reg' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:157]
WARNING: [Synth 8-327] inferring latch for variable 'wr_addr_reg' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:174]
WARNING: [Synth 8-327] inferring latch for variable 'wr_data_reg' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:175]
WARNING: [Synth 8-327] inferring latch for variable 'rd_addr_reg' [/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.srcs/sources_1/imports/sources_1/new/alu_fsm.vhd:163]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 152 ; free virtual = 6138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 19    
+---RAMs : 
	               20 Bit	(4 X 5 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  16 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 45    
	   7 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 139 ; free virtual = 6131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+------------------------------------+---------------+----------------+
|Module Name     | RTL Object                         | Depth x Width | Implemented As | 
+----------------+------------------------------------+---------------+----------------+
|sseg_controller | SSEG_TABLE[0]                      | 32x8          | LUT            | 
|sseg_controller | SSEG_TABLE[0]                      | 32x8          | LUT            | 
|sseg_controller | SSEG_TABLE[0]                      | 32x8          | LUT            | 
|sseg_controller | SSEG_TABLE[0]                      | 32x8          | LUT            | 
|alu_fsm_top     | sseg_controller_inst/SSEG_TABLE[0] | 32x8          | LUT            | 
|alu_fsm_top     | sseg_controller_inst/SSEG_TABLE[0] | 32x8          | LUT            | 
|alu_fsm_top     | sseg_controller_inst/SSEG_TABLE[0] | 32x8          | LUT            | 
+----------------+------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                              | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------------------+-----------+----------------------+-------------+
|alu_fsm_top | arbitered_ram_inst/sdp_ram_inst/mem_reg | Implied   | 4 x 5                | RAM32M x 1  | 
+------------+-----------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 165 ; free virtual = 6151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 165 ; free virtual = 6151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                              | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------------------+-----------+----------------------+-------------+
|alu_fsm_top | arbitered_ram_inst/sdp_ram_inst/mem_reg | Implied   | 4 x 5                | RAM32M x 1  | 
+------------+-----------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 155 ; free virtual = 6141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 155 ; free virtual = 6140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 155 ; free virtual = 6140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 155 ; free virtual = 6140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 155 ; free virtual = 6140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 155 ; free virtual = 6140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 155 ; free virtual = 6140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    89|
|3     |LUT1   |    13|
|4     |LUT2   |    21|
|5     |LUT3   |    25|
|6     |LUT4   |    61|
|7     |LUT5   |    32|
|8     |LUT6   |    64|
|9     |RAM32M |     1|
|10    |FDCE   |    13|
|11    |FDRE   |   398|
|12    |FDSE   |     6|
|13    |LD     |    10|
|14    |IBUF   |    13|
|15    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2359.871 ; gain = 659.344 ; free physical = 155 ; free virtual = 6140
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2359.871 ; gain = 512.562 ; free physical = 154 ; free virtual = 6139
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2359.879 ; gain = 659.344 ; free physical = 154 ; free virtual = 6139
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2359.879 ; gain = 0.000 ; free physical = 450 ; free virtual = 6436
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.898 ; gain = 0.000 ; free physical = 450 ; free virtual = 6435
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 

Synth Design complete | Checksum: 105d8e47
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2415.898 ; gain = 1052.309 ; free physical = 450 ; free virtual = 6436
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1924.268; main = 1583.658; forked = 398.446
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3383.680; main = 2415.898; forked = 1023.809
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.910 ; gain = 0.000 ; free physical = 450 ; free virtual = 6435
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Desktop/Labo_3/codigo/ALU-PROG-CTRL/ALU-PROG-CTRL.runs/synth_1/alu_fsm_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alu_fsm_top_utilization_synth.rpt -pb alu_fsm_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 17:40:12 2024...
