{"vcs1":{"timestamp_begin":1685118742.499163267, "rt":1.16, "ut":0.30, "st":0.19}}
{"vcselab":{"timestamp_begin":1685118743.727900292, "rt":1.05, "ut":0.27, "st":0.06}}
{"link":{"timestamp_begin":1685118744.861570182, "rt":0.62, "ut":0.28, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118742.038234297}
{"VCS_COMP_START_TIME": 1685118742.038234297}
{"VCS_COMP_END_TIME": 1685118746.942969611}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349136}}
{"stitch_vcselab": {"peak_mem": 230448}}
