
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_11_30_2 (LogicCell40) [clk] -> lcout: 0.896 ns
     0.896 ns net_43774 (u_usb_cdc.u_sie.u_phy_rx.rx_valid_fd)
        t5919 (LocalMux) I -> O: 0.486 ns
        inmux_11_29_47777_47842 (InMux) I -> O: 0.382 ns
        lc40_11_29_7 (LogicCell40) in0 -> lcout: 0.662 ns
     2.426 ns net_43656 (u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2])
        odrv_11_29_43656_47244 (Odrv12) I -> O: 0.796 ns
        t5862 (Span12Mux_v12) I -> O: 0.796 ns
        t5861 (LocalMux) I -> O: 0.486 ns
        inmux_11_18_46435_46484 (InMux) I -> O: 0.382 ns
        lc40_11_18_6 (LogicCell40) in1 -> lcout: 0.589 ns
     5.475 ns net_42302 (u_usb_cdc.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_I1[3])
        t5654 (LocalMux) I -> O: 0.486 ns
        inmux_10_17_42236_42273 (InMux) I -> O: 0.382 ns
        t984 (CascadeMux) I -> O: 0.000 ns
        lc40_10_17_4 (LogicCell40) in2 -> lcout: 0.558 ns
     6.902 ns net_38100 (u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2[1])
        odrv_10_17_38100_41323 (Odrv12) I -> O: 0.796 ns
        t5171 (LocalMux) I -> O: 0.486 ns
        inmux_10_21_42730_42769 (InMux) I -> O: 0.382 ns
        lc40_10_21_5 (LogicCell40) in0 -> lcout: 0.662 ns
     9.227 ns net_38593 (u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_I3_O[0])
        t5257 (LocalMux) I -> O: 0.486 ns
        inmux_11_21_46788_46848 (InMux) I -> O: 0.382 ns
        t1113 (CascadeMux) I -> O: 0.000 ns
        lc40_11_21_5 (LogicCell40) in2 -> lcout: 0.558 ns
    10.654 ns net_42670 (u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O[0])
        odrv_11_21_42670_46530 (Odrv4) I -> O: 0.548 ns
        t5707 (LocalMux) I -> O: 0.486 ns
        inmux_12_18_50513_50569 (InMux) I -> O: 0.382 ns
        lc40_12_18_7 (LogicCell40) in3 -> lcout: 0.465 ns
    12.535 ns net_46380 (u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3])
        odrv_12_18_46380_46276 (Odrv4) I -> O: 0.548 ns
        t6090 (Span4Mux_v4) I -> O: 0.548 ns
        t6089 (LocalMux) I -> O: 0.486 ns
        inmux_12_13_49898_49909 (InMux) I -> O: 0.382 ns
        lc40_12_13_0 (LogicCell40) in0 -> lcout: 0.662 ns
    15.161 ns net_45758 (u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2])
        t5959 (LocalMux) I -> O: 0.486 ns
        inmux_13_13_53961_53994 (InMux) I -> O: 0.382 ns
        t1285 (CascadeMux) I -> O: 0.000 ns
        lc40_13_13_1 (LogicCell40) in2 -> lcout: 0.558 ns
    16.587 ns net_49836 (u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
        t6422 (LocalMux) I -> O: 0.486 ns
        inmux_13_13_53970_54004 (InMux) I -> O: 0.382 ns
        lc40_13_13_3 (LogicCell40) in0 -> lcout: 0.662 ns
    18.117 ns net_49838 (u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
        t6424 (LocalMux) I -> O: 0.486 ns
        inmux_13_13_53980_53986 (InMux) I -> O: 0.382 ns
    18.986 ns net_53986 (u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
        lc40_13_13_0 (LogicCell40) in0 [setup]: 0.589 ns
    19.575 ns net_49835 (u_usb_cdc.u_ctrl_endp.req_q[4])

Resolvable net names on path:
     0.896 ns ..  1.764 ns u_usb_cdc.u_sie.u_phy_rx.rx_valid_fd
     2.426 ns ..  4.886 ns u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
     5.475 ns ..  6.343 ns u_usb_cdc.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
     6.902 ns ..  8.566 ns u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2[1]
     9.227 ns .. 10.096 ns u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
    10.654 ns .. 12.070 ns u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O[0]
    12.535 ns .. 14.499 ns u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
    15.161 ns .. 16.029 ns u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
    16.587 ns .. 17.456 ns u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
    18.117 ns .. 18.986 ns u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
                  lcout -> u_usb_cdc.u_ctrl_endp.req_q[4]

Total number of logic levels: 10
Total path delay: 19.57 ns (51.09 MHz)

