0.7
2020.2
Nov  8 2024
22:36:57
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sim_1/new/Top_testbench.v,1747210610,verilog,,,,Top_testbench,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/AddSub4b.v,1746515355,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/DispNum.v,,AddSub1b;AddSub4b;Adder1b,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/DispNum.v,1746515510,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/LED_DRV.v,,Decoder2;DispNum;Mux4to1;Mux4to1b4;MyMC14495,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/LED_DRV.v,1747123587,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Load_Gen.v,,LED_DRV,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Load_Gen.v,1747212878,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Load_GenWithoutpb.v,,Load_Gen,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Load_GenWithoutpb.v,1747118978,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/MyRegister4b.v,,Load_GenWithoutpb,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/MyRegister4b.v,1746515410,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Shift_Register17bit.v,,MyRegister4b,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Shift_Register17bit.v,1747122140,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v,,DIG_D_FF_1bit;Mux_2x1;Shift_Register17bit,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/Top.v,1747210765,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/clkdiv.v,,Top,,,,,,,,
D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/clkdiv.v,1746515425,verilog,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sources_1/new/pbdebounce.v,,clkdiv,,,,,,,,
,,,,D:/Xilinx/Project/experiment_twelve/LEDP2S_17bit/LEDP2S.srcs/sim_1/new/Top_testbench.v,,pbdebounce,,,,,,,,
