
---------- Begin Simulation Statistics ----------
final_tick                               514062752500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92443                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655760                       # Number of bytes of host memory used
host_op_rate                                   170297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1081.75                       # Real time elapsed on the host
host_tick_rate                              475213705                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.514063                       # Number of seconds simulated
sim_ticks                                514062752500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.281255                       # CPI: cycles per instruction
system.cpu.discardedOps                          4408                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       806432719                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097264                       # IPC: instructions per cycle
system.cpu.numCycles                       1028125505                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       221692786                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10519109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          624                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5269541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1028                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10540104                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1036                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658237                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650006                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650209                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648851                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987249                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2714                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75850179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75850179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75850213                       # number of overall hits
system.cpu.dcache.overall_hits::total        75850213                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10530446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10530446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10530483                       # number of overall misses
system.cpu.dcache.overall_misses::total      10530483                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 877233377499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 877233377499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 877233377499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 877233377499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380696                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380696                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83304.484682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83304.484682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83304.191982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83304.191982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          348                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5266274                       # number of writebacks
system.cpu.dcache.writebacks::total           5266274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5269899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5269899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5269931                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5269931                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 432204621000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 432204621000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 432207169000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 432207169000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82013.833851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82013.833851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82013.819346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82013.819346                       # average overall mshr miss latency
system.cpu.dcache.replacements                5269418                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2040310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2040310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     74369000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     74369000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001809                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001809                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20116.040032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20116.040032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     68579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     68579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18747.676326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18747.676326                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73809869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73809869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10526749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10526749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 877159008499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 877159008499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83326.676498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83326.676498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5266241                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5266241                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 432136042000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 432136042000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82057.779353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82057.779353                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2548000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2548000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.902487                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5269930                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.393034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.902487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91650694                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91650694                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070996                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086404                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169121                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32144824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32144824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32144824                       # number of overall hits
system.cpu.icache.overall_hits::total        32144824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          632                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            632                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          632                       # number of overall misses
system.cpu.icache.overall_misses::total           632                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48681500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48681500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48681500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48681500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32145456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32145456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32145456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32145456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77027.689873                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77027.689873                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77027.689873                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77027.689873                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          123                       # number of writebacks
system.cpu.icache.writebacks::total               123                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          632                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          632                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48049500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48049500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76027.689873                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76027.689873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76027.689873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76027.689873                       # average overall mshr miss latency
system.cpu.icache.replacements                    123                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32144824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32144824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          632                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           632                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48681500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48681500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32145456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32145456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77027.689873                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77027.689873                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76027.689873                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76027.689873                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.143343                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32145456                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50863.063291                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.143343                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.425921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.425921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.497070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32146088                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32146088                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 514062752500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6605                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6642                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  37                       # number of overall hits
system.l2.overall_hits::.cpu.data                6605                       # number of overall hits
system.l2.overall_hits::total                    6642                       # number of overall hits
system.l2.demand_misses::.cpu.inst                595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263326                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263921                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               595                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263326                       # number of overall misses
system.l2.overall_misses::total               5263921                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 424222823500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     424269518500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46695000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 424222823500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    424269518500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5269931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5270563                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5269931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5270563                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998747                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998740                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998747                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998740                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78478.991597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80599.762109                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80599.522390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78478.991597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80599.762109                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80599.522390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254861                       # number of writebacks
system.l2.writebacks::total                   5254861                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263914                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263914                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 371589235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371629926000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 371589235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 371629926000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998738                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68503.367003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70599.780177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70599.543610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68503.367003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70599.780177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70599.543610                       # average overall mshr miss latency
system.l2.replacements                        5256189                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5266274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5266274                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5266274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5266274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3215                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263026                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263026                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 424197399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424197399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5266241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5266241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80599.525634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80599.525634                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 371567149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371567149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70599.527534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70599.527534                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78478.991597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78478.991597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68503.367003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68503.367003                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25424500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25424500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.081301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84748.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84748.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     22086000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     22086000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.079675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75122.448980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75122.448980                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8151.129209                       # Cycle average of tags in use
system.l2.tags.total_refs                    10539429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264381                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.002026                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.226724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.883701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8149.018784                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995011                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15803861                       # Number of tag accesses
system.l2.tags.data_accesses                 15803861                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5254861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006074192500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328385                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328385                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15575814                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4935954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263913                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254861                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263913                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254861                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263913                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254861                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.029685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.957098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        328376    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328385                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.078810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328157     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              224      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328385                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336890432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336311104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    655.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  514062723000                       # Total gap between requests
system.mem_ctrls.avgGap                      48870.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        38016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336852288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336309824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 73952.060940264288                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 655274645.676648259163                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 654219397.076429843903                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          594                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263319                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5254861                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16352000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157035766250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12621589420250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27528.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29835.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2401888.35                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        38016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336852416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336890432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336311104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336311104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          594                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263319                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263913                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5254861                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5254861                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        73952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    655274895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        655348847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        73952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        73952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    654221887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       654221887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    654221887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        73952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    655274895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1309570734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263911                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5254841                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       328991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328401                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58353787000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319555000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157052118250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11085.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29835.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4834647                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4881482                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       802621                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   838.750843                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   728.376657                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   301.836227                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25371      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36525      4.55%      7.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        30134      3.75%     11.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        42039      5.24%     16.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        47129      5.87%     22.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        33164      4.13%     26.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        25233      3.14%     29.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        39709      4.95%     34.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       523317     65.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       802621                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336890304                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336309824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              655.348598                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              654.219397                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2865132060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1522846215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18794886180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13717199520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40579147440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 123011005740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93811881600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  294302098755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.502282                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 240075748750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17165460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 256821543750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2865596160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1523100480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789438360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713070500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40579147440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 122932029390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93878388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  294280770330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.460792                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 240248122250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17165460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 256649170250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254861                       # Transaction distribution
system.membus.trans_dist::CleanEvict              335                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263025                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           888                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15783022                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15783022                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673201536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673201536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263913                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263913    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263913                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31561182000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27686195250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              4322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10521135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          123                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5266241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5266240                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           632                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1387                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15809279                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15810666                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        48320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    674317056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              674365376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5256189                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336311104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10526752                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012647                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10525092     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1652      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10526752                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 514062752500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10536449000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            948499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7904897994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
