v 20201216 2
C 16100 49100 1 0 0 vdd-1.sym
C 16200 47800 1 0 0 gnd-1.sym
C 17200 47900 1 0 0 gnd-1.sym
N 15500 49000 15700 49000 4
{
T 15500 49000 5 10 1 1 0 0 1
netname=B
}
C 14900 48700 1 0 0 in-1.sym
{
T 14900 49200 5 10 0 0 0 0 1
footprint=anchor
T 14900 49000 5 10 0 0 0 0 1
device=INPUT
T 14900 48800 5 10 1 1 0 7 1
refdes=A
}
C 16900 49400 1 270 0 in-1.sym
{
T 17400 49400 5 10 0 0 270 0 1
footprint=anchor
T 17200 49400 5 10 0 0 270 0 1
device=INPUT
T 16850 49200 5 10 1 1 0 3 1
refdes=Ci#
}
C 19250 48850 1 0 0 in-1.sym
{
T 19250 49350 5 10 0 0 0 0 1
footprint=anchor
T 19250 49150 5 10 0 0 0 0 1
device=INPUT
T 19250 48950 5 10 1 1 0 7 1
refdes=GND
}
C 17800 48600 1 0 0 out-1.sym
{
T 17800 49100 5 10 0 0 0 0 1
footprint=anchor
T 17800 48900 5 10 0 0 0 0 1
device=OUTPUT
T 18400 48700 5 10 1 1 0 1 1
refdes=Q
}
C 19300 46600 1 0 0 out-1.sym
{
T 19300 47100 5 10 0 0 0 0 1
footprint=anchor
T 19300 46900 5 10 0 0 0 0 1
device=OUTPUT
T 19800 46750 5 10 1 1 0 0 1
refdes=Co#
}
N 15500 48800 15700 48800 4
{
T 15500 48800 5 10 1 1 0 0 1
netname=A
}
C 14900 48900 1 0 0 in-1.sym
{
T 14900 49400 5 10 0 0 0 0 1
footprint=anchor
T 14900 49200 5 10 0 0 0 0 1
device=INPUT
T 14900 49000 5 10 1 1 0 7 1
refdes=B
}
C 19750 48650 1 0 0 gnd-1.sym
C 14900 48500 1 0 0 in-1.sym
{
T 14900 49000 5 10 0 0 0 0 1
footprint=anchor
T 14900 48800 5 10 0 0 0 0 1
device=INPUT
T 14900 48600 5 10 1 1 0 7 1
refdes=AND
}
C 14900 46100 1 0 0 in-1.sym
{
T 14900 46600 5 10 0 0 0 0 1
footprint=anchor
T 14900 46400 5 10 0 0 0 0 1
device=INPUT
T 14900 46200 5 10 1 1 0 7 1
refdes=OR
}
N 15500 48600 15700 48600 4
C 19000 47600 1 90 1 in-1.sym
{
T 18500 47600 5 10 0 0 90 2 1
footprint=anchor
T 18700 47600 5 10 0 0 90 2 1
device=INPUT
T 18950 47400 5 10 1 1 0 2 1
refdes=CS#
}
C 19000 45800 1 90 0 in-1.sym
{
T 18500 45800 5 10 0 0 90 0 1
footprint=anchor
T 18700 45800 5 10 0 0 90 0 1
device=INPUT
T 18950 46100 5 10 1 1 0 2 1
refdes=CR
}
C 15700 48100 1 0 0 nand1or3.sym
{
T 16450 48600 5 10 1 1 0 4 1
refdes=X
}
N 16200 46700 16200 48400 4
C 17100 49200 1 0 0 vdd-1.sym
C 16400 47700 1 180 1 in-1.sym
{
T 16400 47200 5 10 0 0 180 6 1
footprint=anchor
T 16400 47400 5 10 0 0 180 6 1
device=INPUT
T 16800 47500 5 10 1 1 180 1 1
refdes=QE
}
C 17000 48200 1 0 0 xor2g.sym
{
T 17200 48800 5 10 1 1 0 0 1
refdes=E
}
C 17000 47300 1 0 0 2n7002.sym
{
T 17225 47600 5 10 1 1 0 1 1
refdes=M
T 17100 48100 5 10 0 1 0 0 1
value=2N7002P
T 17500 47900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 18500 47900 5 10 0 1 0 0 1
device=NMOS
}
N 17400 48200 17400 47800 4
C 17300 47000 1 0 0 gnd-1.sym
N 15200 46600 15400 46600 4
{
T 15150 46600 5 10 1 1 0 7 1
netname=A
}
N 15200 46800 15400 46800 4
{
T 15150 46800 5 10 1 1 0 7 1
netname=B
}
N 16800 48600 17000 48600 4
C 15400 46200 1 0 0 nand.sym
{
T 15800 46700 5 10 1 1 0 4 1
refdes=D
}
N 15500 46200 15700 46200 4
C 17700 46400 1 0 0 not.sym
{
T 18050 46700 5 10 1 1 0 4 1
refdes=I
}
N 17600 48500 17800 48500 4
{
T 17850 48500 5 10 1 1 0 1 1
netname=C2
}
N 16200 46700 17700 46700 4
{
T 16800 46700 5 10 1 1 0 5 1
netname=C1#
}
C 17900 47000 1 0 0 vdd-1.sym
C 18500 46400 1 0 0 not.sym
{
T 18850 46700 5 10 1 1 0 4 1
refdes=P
}
N 18100 46400 18100 46200 4
{
T 18100 46150 5 10 1 1 0 5 1
netname=C2
}
C 19250 49050 1 0 0 in-1.sym
{
T 19250 49550 5 10 0 0 0 0 1
footprint=anchor
T 19250 49350 5 10 0 0 0 0 1
device=INPUT
T 19250 49150 5 10 1 1 0 7 1
refdes=Vdd
}
C 19650 49150 1 0 0 vdd-1.sym
C 15500 47200 1 0 0 vdd-1.sym
N 17400 47300 17400 47400 4
