#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Nov 24 21:29:37 2024
# Process ID: 10416
# Current directory: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14600 D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.xpr
# Log file: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/vivado.log
# Journal file: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration\vivado.jou
# Running On        :DESKTOP-7KK7962
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 3700X 8-Core Processor             
# CPU Frequency     :3600 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34276 MB
# Swap memory       :5100 MB
# Total Virtual     :39376 MB
# Available Virtual :22092 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.xpr
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
open_bd_design {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
make_wrapper -files [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -top
add_files -norecurse d:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
open_bd_design {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_module_reference main_RegFile_0_0
report_ip_status -name ip_status 
update_module_reference main_RegFile_0_0
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
update_module_reference [get_ips  {main_TX_UART_0_0 main_GPU_0_0 main_Decoder_0_0 main_ProgramCounter_0_0 main_ALU_0_0 main_clockcontroller_0_0 main_CU_RAMAddressControl_0_0 main_Pipelining_Execution_0_0 main_CU_ImmediateManipula_0_0 main_Debugger_0_0 main_ALU_FLAG_PACKER_0_1 main_CU_JumpDestinationSe_0_0 main_VGA_CPU_Bridge_0_0 main_CU_JumpController_0_0 main_Pipelining_WriteBack_0_0 main_VGA_Controller_0_0 main_Pipelining_Controller_0_0 main_CU_Decoder_0_0 main_CU_WriteSelector_0_0 main_mmu_0_0 main_Pipelining_Forwarder_0_0 main_RX_UART_0_0 main_mmio_0_0}]
generate_target all [get_files  D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins CU_Decoder_0/Is_GPU_OP] [get_bd_pins Pipelining_Execution_0/Is_GPU_OP]
connect_bd_net [get_bd_pins Pipelining_Execution_0/Is_GPU_OP_out] [get_bd_pins VGA_CPU_Bridge_0/IsGPU_OP]
connect_bd_net [get_bd_pins VGA_CPU_Bridge_0/Immediate_In] [get_bd_pins Pipelining_Execution_0/Immediate_out]
connect_bd_net [get_bd_pins VGA_CPU_Bridge_0/Reg1_In] [get_bd_pins Pipelining_Execution_0/Operand1_out]
connect_bd_net [get_bd_pins VGA_CPU_Bridge_0/Reg2_In] [get_bd_pins Pipelining_Execution_0/Operand2_out]
save_bd_design
