Program 1: 
### Statement: <- Upload the SystemVerilog programs written last lab class, in `.sv` format. The problem statements are as follows:
	1. Write a SV program for Instruction Decode Stage
	2. Write a SV program for the Decoder
	3. Write a SV program for the Register File
	4. Write a SV program for the Immediate Unit>

### Name of file:
<Decoder.sv>
<InstDecode.sv>
<regfile.sv>
<signextend.sv>

### RTL Snapshot
<Decoder.png>
<InstDecode.png>
<regfile.png>
<signextend.png>