library ieee;
use ieee.std_logic_1164.all;

entity pb_inverter is
	port 
    (
		pb_n : in  std_logic_vector(3 downto 0);
		pb   : out std_logic_vector(3 downto 0)
	);
end pb_inverter;


architecture gates of pb_inverter is

begin
	pb <= not(pb_n);

end gates;