// Seed: 1118361475
module module_0 (
    id_1,
    id_2
);
  inout supply1 id_2;
  inout wire id_1;
  assign module_1.id_6 = 0;
  assign id_2 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wor id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  logic id_12;
  ;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1
    , id_5,
    input wor id_2,
    input tri1 id_3
);
  assign module_3.id_5 = 0;
endmodule
module module_3 (
    output uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply1 id_5
);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
