Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: seminarska_naloga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "seminarska_naloga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "seminarska_naloga"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : seminarska_naloga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\objects_rom.v" into library work
Parsing module <objects_rom>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\user.v" into library work
Parsing module <user>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\random_generator.v" into library work
Parsing module <random_generator>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\MUX8_1.v" into library work
Parsing module <MUX8_1>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\mod_m_counter_gyro.v" into library work
Parsing module <mod_m_counter_gyro>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v" into library work
Parsing module <enemy>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_write.v" into library work
Parsing module <accelerometer_write>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_read.v" into library work
Parsing module <accelerometer_read>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\semi_graph.v" into library work
Parsing module <semi_graph>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\disp_hex_mux.v" into library work
Parsing module <disp_hex_mux>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_test.v" into library work
Parsing module <accelerometer_test>.
Analyzing Verilog file "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\seminarska_naloga.v" into library work
Parsing module <seminarska_naloga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <seminarska_naloga>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\vga_sync.v" Line 75: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\vga_sync.v" Line 85: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\debounce.v" Line 53: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\debounce.v" Line 77: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_test.v" Line 32: Port q is not connected to this instance

Elaborating module <accelerometer_test>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_test.v" Line 22: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mod_m_counter_gyro(N=7,M=32)>.

Elaborating module <accelerometer_write>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_write.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:189 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_test.v" Line 37: Size mismatch in connection of port <ready>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <accelerometer_read>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_read.v" Line 31: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MUX8_1>.
WARNING:HDLCompiler:1016 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\semi_graph.v" Line 38: Port q is not connected to this instance

Elaborating module <semi_graph>.

Elaborating module <mod_m_counter(N=30,M=700000)>.

Elaborating module <mod_m_counter(N=30,M=100000)>.

Elaborating module <random_generator>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\random_generator.v" Line 27: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\random_generator.v" Line 28: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\random_generator.v" Line 29: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\random_generator.v" Line 30: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\random_generator.v" Line 31: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\random_generator.v" Line 32: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\user.v" Line 113: Port q is not connected to this instance

Elaborating module <user(MIN_X=0,MAX_X=640,MIN_Y=0,MAX_Y=480,BOX_WIDTH=32,BOX_HEIGHT=32)>.
WARNING:HDLCompiler:872 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\user.v" Line 38: Using initial value of USER_Y_POS since it is never assigned

Elaborating module <objects_rom>.

Elaborating module <mod_m_counter(N=30,M=2000000)>.

Elaborating module <enemy(MIN_X=0,MAX_X=640,MIN_Y=0,MAX_Y=480,BOX_WIDTH=32,BOX_HEIGHT=32,RANDOM=80)>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v" Line 130: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <enemy(MIN_X=0,MAX_X=640,MIN_Y=0,MAX_Y=480,BOX_WIDTH=32,BOX_HEIGHT=32,RANDOM=180)>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v" Line 130: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <enemy(MIN_X=0,MAX_X=640,MIN_Y=0,MAX_Y=480,BOX_WIDTH=32,BOX_HEIGHT=32,RANDOM=250)>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v" Line 130: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <enemy(MIN_X=0,MAX_X=640,MIN_Y=0,MAX_Y=480,BOX_WIDTH=32,BOX_HEIGHT=32,RANDOM=380)>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v" Line 130: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <enemy(MIN_X=0,MAX_X=640,MIN_Y=0,MAX_Y=480,BOX_WIDTH=32,BOX_HEIGHT=32,RANDOM=510)>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v" Line 130: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <enemy(MIN_X=0,MAX_X=640,MIN_Y=0,MAX_Y=480,BOX_WIDTH=32,BOX_HEIGHT=32,RANDOM=600)>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v" Line 130: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <disp_hex_mux>.
WARNING:HDLCompiler:413 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\disp_hex_mux.v" Line 29: Result of 19-bit expression is truncated to fit in 18-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seminarska_naloga>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\seminarska_naloga.v".
INFO:Xst:3210 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\seminarska_naloga.v" line 42: Output port <db_level> of the instance <debounce_module> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <rgb_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <seminarska_naloga> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\vga_sync.v".
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 2-bit register for signal <mod4_reg>.
    Found 2-bit adder for signal <mod4_next> created at line 60.
    Found 10-bit adder for signal <h_count_reg[9]_GND_2_o_add_7_OUT> created at line 75.
    Found 10-bit adder for signal <v_count_reg[9]_GND_2_o_add_10_OUT> created at line 85.
    Found 10-bit comparator lessequal for signal <n0014> created at line 92
    Found 10-bit comparator lessequal for signal <n0016> created at line 92
    Found 10-bit comparator lessequal for signal <n0020> created at line 95
    Found 10-bit comparator lessequal for signal <n0022> created at line 95
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_2_o_LessThan_18_o> created at line 98
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_2_o_LessThan_19_o> created at line 98
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\debounce.v".
    Found 21-bit register for signal <q_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <_n0040> created at line 54.
    Found 21-bit 4-to-1 multiplexer for signal <q_next> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

Synthesizing Unit <accelerometer_test>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_test.v".
INFO:Xst:3210 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_test.v" line 32: Output port <q> of the instance <prescaler> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <accelerometer_test> synthesized.

Synthesizing Unit <mod_m_counter_gyro>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\mod_m_counter_gyro.v".
        N = 7
        M = 32
    Found 7-bit register for signal <r_reg>.
    Found 7-bit adder for signal <r_reg[6]_GND_6_o_add_1_OUT> created at line 21.
    Found 7-bit comparator lessequal for signal <r_reg[6]_GND_6_o_LessThan_4_o> created at line 28
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter_gyro> synthesized.

Synthesizing Unit <accelerometer_write>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_write.v".
WARNING:Xst:647 - Input <MISO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state_reg>.
    Found 5-bit register for signal <index_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <index_reg[4]_GND_7_o_sub_18_OUT> created at line 96.
    Found 4x1-bit Read Only RAM for signal <index_reg[2]_GND_7_o_Mux_10_o>
    Found 1-bit 8-to-1 multiplexer for signal <index_reg[2]_address[7]_Mux_15_o> created at line 91.
    Found 1-bit 8-to-1 multiplexer for signal <index_reg[2]_data[7]_Mux_20_o> created at line 104.
WARNING:Xst:737 - Found 1-bit latch for signal <mosi_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <accelerometer_write> synthesized.

Synthesizing Unit <accelerometer_read>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\accelerometer_read.v".
    Found 8-bit register for signal <received_y_reg>.
    Found 3-bit register for signal <state_reg>.
    Found 5-bit register for signal <index_reg>.
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <index_reg[4]_GND_10_o_sub_22_OUT> created at line 113.
    Found 8x1-bit Read Only RAM for signal <index_reg[2]_GND_10_o_Mux_14_o>
    Found 8x1-bit Read Only RAM for signal <index_reg[2]_GND_10_o_Mux_19_o>
    Found 1-bit 3-to-1 multiplexer for signal <state_reg[2]_mosi_reg_Mux_47_o> created at line 71.
WARNING:Xst:737 - Found 1-bit latch for signal <received_y_next<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <received_y_next<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <received_y_next<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <received_y_next<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <received_y_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <received_y_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <received_y_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <received_y_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mosi_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator lessequal for signal <GND_10_o_index_reg[4]_LessThan_21_o> created at line 112
    Found 5-bit comparator lessequal for signal <n0020> created at line 122
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   9 Latch(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <accelerometer_read> synthesized.

Synthesizing Unit <MUX8_1>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\MUX8_1.v".
    Summary:
	no macro.
Unit <MUX8_1> synthesized.

Synthesizing Unit <semi_graph>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\semi_graph.v".
INFO:Xst:3210 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\semi_graph.v" line 38: Output port <q> of the instance <bullet_time_generator> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <score_user>.
    Found 4-bit register for signal <lives_reg>.
    Found 4-bit subtractor for signal <lives_reg[3]_GND_22_o_sub_604_OUT> created at line 198.
    Found 10-bit adder for signal <time_number[27]_random0[9]_add_4_OUT> created at line 42.
    Found 11-bit adder for signal <n0483> created at line 83.
    Found 11-bit adder for signal <n0484> created at line 83.
    Found 11-bit adder for signal <n0485> created at line 83.
    Found 10-bit adder for signal <bullet_enemy_y_pos[0][9]_GND_22_o_add_10_OUT> created at line 83.
    Found 11-bit adder for signal <n0487> created at line 84.
    Found 11-bit adder for signal <n0488> created at line 84.
    Found 10-bit adder for signal <bullet_enemy_y_pos[1][9]_GND_22_o_add_18_OUT> created at line 84.
    Found 11-bit adder for signal <n0491> created at line 85.
    Found 11-bit adder for signal <n0492> created at line 85.
    Found 10-bit adder for signal <bullet_enemy_y_pos[2][9]_GND_22_o_add_26_OUT> created at line 85.
    Found 11-bit adder for signal <n0495> created at line 86.
    Found 11-bit adder for signal <n0496> created at line 86.
    Found 10-bit adder for signal <bullet_enemy_y_pos[3][9]_GND_22_o_add_34_OUT> created at line 86.
    Found 11-bit adder for signal <n0499> created at line 87.
    Found 11-bit adder for signal <n0500> created at line 87.
    Found 10-bit adder for signal <bullet_enemy_y_pos[4][9]_GND_22_o_add_42_OUT> created at line 87.
    Found 11-bit adder for signal <n0503> created at line 88.
    Found 11-bit adder for signal <n0504> created at line 88.
    Found 10-bit adder for signal <bullet_enemy_y_pos[5][9]_GND_22_o_add_50_OUT> created at line 88.
    Found 11-bit adder for signal <n0507> created at line 97.
    Found 11-bit adder for signal <n0508> created at line 97.
    Found 11-bit adder for signal <n0509> created at line 97.
    Found 11-bit adder for signal <n0511> created at line 97.
    Found 11-bit adder for signal <n0515> created at line 98.
    Found 11-bit adder for signal <n0517> created at line 98.
    Found 11-bit adder for signal <n0521> created at line 99.
    Found 11-bit adder for signal <n0523> created at line 99.
    Found 11-bit adder for signal <n0527> created at line 100.
    Found 11-bit adder for signal <n0529> created at line 100.
    Found 11-bit adder for signal <n0533> created at line 101.
    Found 11-bit adder for signal <n0535> created at line 101.
    Found 11-bit adder for signal <n0539> created at line 102.
    Found 11-bit adder for signal <n0541> created at line 102.
    Found 11-bit adder for signal <n0543> created at line 103.
    Found 11-bit adder for signal <n0544> created at line 103.
    Found 11-bit adder for signal <n0579> created at line 109.
    Found 11-bit adder for signal <n0580> created at line 109.
    Found 11-bit adder for signal <n0615> created at line 115.
    Found 11-bit adder for signal <n0616> created at line 115.
    Found 11-bit adder for signal <n0651> created at line 121.
    Found 11-bit adder for signal <n0652> created at line 121.
    Found 11-bit adder for signal <n0687> created at line 127.
    Found 11-bit adder for signal <n0688> created at line 127.
    Found 16-bit adder for signal <score_user[15]_GND_22_o_add_611_OUT> created at line 201.
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0002_LessThan_7_o> created at line 83
    Found 11-bit comparator greater for signal <BUS_0003_BUS_0004_LessThan_10_o> created at line 83
    Found 10-bit comparator greater for signal <user_y_pos[9]_bullet_enemy_y_pos[0][9]_LessThan_12_o> created at line 83
    Found 10-bit comparator greater for signal <bullet_enemy_y_pos[0][9]_GND_22_o_LessThan_13_o> created at line 83
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0006_LessThan_15_o> created at line 84
    Found 11-bit comparator greater for signal <BUS_0007_BUS_0008_LessThan_18_o> created at line 84
    Found 10-bit comparator greater for signal <user_y_pos[9]_bullet_enemy_y_pos[1][9]_LessThan_20_o> created at line 84
    Found 10-bit comparator greater for signal <bullet_enemy_y_pos[1][9]_GND_22_o_LessThan_21_o> created at line 84
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0010_LessThan_23_o> created at line 85
    Found 11-bit comparator greater for signal <BUS_0011_BUS_0012_LessThan_26_o> created at line 85
    Found 10-bit comparator greater for signal <user_y_pos[9]_bullet_enemy_y_pos[2][9]_LessThan_28_o> created at line 85
    Found 10-bit comparator greater for signal <bullet_enemy_y_pos[2][9]_GND_22_o_LessThan_29_o> created at line 85
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0014_LessThan_31_o> created at line 86
    Found 11-bit comparator greater for signal <BUS_0015_BUS_0016_LessThan_34_o> created at line 86
    Found 10-bit comparator greater for signal <user_y_pos[9]_bullet_enemy_y_pos[3][9]_LessThan_36_o> created at line 86
    Found 10-bit comparator greater for signal <bullet_enemy_y_pos[3][9]_GND_22_o_LessThan_37_o> created at line 86
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0018_LessThan_39_o> created at line 87
    Found 11-bit comparator greater for signal <BUS_0019_BUS_0020_LessThan_42_o> created at line 87
    Found 10-bit comparator greater for signal <user_y_pos[9]_bullet_enemy_y_pos[4][9]_LessThan_44_o> created at line 87
    Found 10-bit comparator greater for signal <bullet_enemy_y_pos[4][9]_GND_22_o_LessThan_45_o> created at line 87
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0022_LessThan_47_o> created at line 88
    Found 11-bit comparator greater for signal <BUS_0023_BUS_0024_LessThan_50_o> created at line 88
    Found 10-bit comparator greater for signal <user_y_pos[9]_bullet_enemy_y_pos[5][9]_LessThan_52_o> created at line 88
    Found 10-bit comparator greater for signal <bullet_enemy_y_pos[5][9]_GND_22_o_LessThan_53_o> created at line 88
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0050_LessThan_97_o> created at line 97
    Found 11-bit comparator greater for signal <BUS_0051_BUS_0052_LessThan_100_o> created at line 97
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0053_LessThan_102_o> created at line 97
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0054_LessThan_104_o> created at line 98
    Found 11-bit comparator greater for signal <BUS_0055_BUS_0056_LessThan_107_o> created at line 98
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0057_LessThan_109_o> created at line 98
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0058_LessThan_111_o> created at line 99
    Found 11-bit comparator greater for signal <BUS_0059_BUS_0060_LessThan_114_o> created at line 99
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0061_LessThan_116_o> created at line 99
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0062_LessThan_118_o> created at line 100
    Found 11-bit comparator greater for signal <BUS_0063_BUS_0064_LessThan_121_o> created at line 100
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0065_LessThan_123_o> created at line 100
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0066_LessThan_125_o> created at line 101
    Found 11-bit comparator greater for signal <BUS_0067_BUS_0068_LessThan_128_o> created at line 101
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0069_LessThan_130_o> created at line 101
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0070_LessThan_132_o> created at line 102
    Found 11-bit comparator greater for signal <BUS_0071_BUS_0072_LessThan_135_o> created at line 102
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0073_LessThan_137_o> created at line 102
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0074_LessThan_139_o> created at line 103
    Found 11-bit comparator greater for signal <BUS_0075_BUS_0076_LessThan_142_o> created at line 103
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0077_LessThan_144_o> created at line 103
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0078_LessThan_146_o> created at line 104
    Found 11-bit comparator greater for signal <BUS_0079_BUS_0080_LessThan_149_o> created at line 104
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0081_LessThan_151_o> created at line 104
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0082_LessThan_153_o> created at line 105
    Found 11-bit comparator greater for signal <BUS_0083_BUS_0084_LessThan_156_o> created at line 105
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0085_LessThan_158_o> created at line 105
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0086_LessThan_160_o> created at line 106
    Found 11-bit comparator greater for signal <BUS_0087_BUS_0088_LessThan_163_o> created at line 106
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0089_LessThan_165_o> created at line 106
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0090_LessThan_167_o> created at line 107
    Found 11-bit comparator greater for signal <BUS_0091_BUS_0092_LessThan_170_o> created at line 107
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0093_LessThan_172_o> created at line 107
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0094_LessThan_174_o> created at line 108
    Found 11-bit comparator greater for signal <BUS_0095_BUS_0096_LessThan_177_o> created at line 108
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0097_LessThan_179_o> created at line 108
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0098_LessThan_181_o> created at line 109
    Found 11-bit comparator greater for signal <BUS_0099_BUS_0100_LessThan_184_o> created at line 109
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0101_LessThan_186_o> created at line 109
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0102_LessThan_188_o> created at line 110
    Found 11-bit comparator greater for signal <BUS_0103_BUS_0104_LessThan_191_o> created at line 110
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0105_LessThan_193_o> created at line 110
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0106_LessThan_195_o> created at line 111
    Found 11-bit comparator greater for signal <BUS_0107_BUS_0108_LessThan_198_o> created at line 111
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0109_LessThan_200_o> created at line 111
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0110_LessThan_202_o> created at line 112
    Found 11-bit comparator greater for signal <BUS_0111_BUS_0112_LessThan_205_o> created at line 112
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0113_LessThan_207_o> created at line 112
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0114_LessThan_209_o> created at line 113
    Found 11-bit comparator greater for signal <BUS_0115_BUS_0116_LessThan_212_o> created at line 113
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0117_LessThan_214_o> created at line 113
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0118_LessThan_216_o> created at line 114
    Found 11-bit comparator greater for signal <BUS_0119_BUS_0120_LessThan_219_o> created at line 114
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0121_LessThan_221_o> created at line 114
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0122_LessThan_223_o> created at line 115
    Found 11-bit comparator greater for signal <BUS_0123_BUS_0124_LessThan_226_o> created at line 115
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0125_LessThan_228_o> created at line 115
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0126_LessThan_230_o> created at line 116
    Found 11-bit comparator greater for signal <BUS_0127_BUS_0128_LessThan_233_o> created at line 116
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0129_LessThan_235_o> created at line 116
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0130_LessThan_237_o> created at line 117
    Found 11-bit comparator greater for signal <BUS_0131_BUS_0132_LessThan_240_o> created at line 117
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0133_LessThan_242_o> created at line 117
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0134_LessThan_244_o> created at line 118
    Found 11-bit comparator greater for signal <BUS_0135_BUS_0136_LessThan_247_o> created at line 118
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0137_LessThan_249_o> created at line 118
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0138_LessThan_251_o> created at line 119
    Found 11-bit comparator greater for signal <BUS_0139_BUS_0140_LessThan_254_o> created at line 119
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0141_LessThan_256_o> created at line 119
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0142_LessThan_258_o> created at line 120
    Found 11-bit comparator greater for signal <BUS_0143_BUS_0144_LessThan_261_o> created at line 120
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0145_LessThan_263_o> created at line 120
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0146_LessThan_265_o> created at line 121
    Found 11-bit comparator greater for signal <BUS_0147_BUS_0148_LessThan_268_o> created at line 121
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0149_LessThan_270_o> created at line 121
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0150_LessThan_272_o> created at line 122
    Found 11-bit comparator greater for signal <BUS_0151_BUS_0152_LessThan_275_o> created at line 122
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0153_LessThan_277_o> created at line 122
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0154_LessThan_279_o> created at line 123
    Found 11-bit comparator greater for signal <BUS_0155_BUS_0156_LessThan_282_o> created at line 123
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0157_LessThan_284_o> created at line 123
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0158_LessThan_286_o> created at line 124
    Found 11-bit comparator greater for signal <BUS_0159_BUS_0160_LessThan_289_o> created at line 124
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0161_LessThan_291_o> created at line 124
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0162_LessThan_293_o> created at line 125
    Found 11-bit comparator greater for signal <BUS_0163_BUS_0164_LessThan_296_o> created at line 125
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0165_LessThan_298_o> created at line 125
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0166_LessThan_300_o> created at line 126
    Found 11-bit comparator greater for signal <BUS_0167_BUS_0168_LessThan_303_o> created at line 126
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0169_LessThan_305_o> created at line 126
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0170_LessThan_307_o> created at line 127
    Found 11-bit comparator greater for signal <BUS_0171_BUS_0172_LessThan_310_o> created at line 127
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0173_LessThan_312_o> created at line 127
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0174_LessThan_314_o> created at line 128
    Found 11-bit comparator greater for signal <BUS_0175_BUS_0176_LessThan_317_o> created at line 128
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0177_LessThan_319_o> created at line 128
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0178_LessThan_321_o> created at line 129
    Found 11-bit comparator greater for signal <BUS_0179_BUS_0180_LessThan_324_o> created at line 129
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0181_LessThan_326_o> created at line 129
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0182_LessThan_328_o> created at line 130
    Found 11-bit comparator greater for signal <BUS_0183_BUS_0184_LessThan_331_o> created at line 130
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0185_LessThan_333_o> created at line 130
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0186_LessThan_335_o> created at line 131
    Found 11-bit comparator greater for signal <BUS_0187_BUS_0188_LessThan_338_o> created at line 131
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0189_LessThan_340_o> created at line 131
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0190_LessThan_342_o> created at line 132
    Found 11-bit comparator greater for signal <BUS_0191_BUS_0192_LessThan_345_o> created at line 132
    Found 11-bit comparator greater for signal <GND_22_o_BUS_0193_LessThan_347_o> created at line 132
    Summary:
	inferred  46 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred 132 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <semi_graph> synthesized.

Synthesizing Unit <mod_m_counter_1>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\mod_m_counter.v".
        N = 30
        M = 700000
    Found 30-bit register for signal <r_reg>.
    Found 30-bit adder for signal <r_reg[29]_GND_23_o_add_1_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter_1> synthesized.

Synthesizing Unit <mod_m_counter_2>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\mod_m_counter.v".
        N = 30
        M = 100000
    Found 30-bit register for signal <r_reg>.
    Found 30-bit adder for signal <r_reg[29]_GND_24_o_add_1_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter_2> synthesized.

Synthesizing Unit <random_generator>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\random_generator.v".
    Found 10-bit register for signal <random1_reg>.
    Found 10-bit register for signal <random2_reg>.
    Found 10-bit register for signal <random3_reg>.
    Found 10-bit register for signal <random4_reg>.
    Found 10-bit register for signal <random5_reg>.
    Found 10-bit register for signal <random0_reg>.
    Found 10-bit adder for signal <random0_next[9]_GND_25_o_add_7_OUT> created at line 27.
    Found 10-bit adder for signal <random1_next[9]_GND_25_o_add_8_OUT> created at line 28.
    Found 10-bit adder for signal <random2_next[9]_GND_25_o_add_9_OUT> created at line 29.
    Found 10-bit adder for signal <random3_next[9]_GND_25_o_add_10_OUT> created at line 30.
    Found 10-bit adder for signal <random4_next[9]_GND_25_o_add_11_OUT> created at line 31.
    Found 10-bit adder for signal <random5_next[9]_GND_25_o_add_12_OUT> created at line 32.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
Unit <random_generator> synthesized.

Synthesizing Unit <user>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\user.v".
        MIN_X = 0
        MAX_X = 640
        MIN_Y = 0
        MAX_Y = 480
        BOX_WIDTH = 32
        BOX_HEIGHT = 32
INFO:Xst:3210 - "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\user.v" line 113: Output port <q> of the instance <first_prescaler> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <state_reg>.
    Found 10-bit register for signal <USER_X_POS>.
    Found 6-bit register for signal <active_bullets>.
    Found 60-bit register for signal <n0708[59:0]>.
    Found 60-bit register for signal <n0707[59:0]>.
    Found 1-bit register for signal <tmp_received_y<7>>.
    Found 1-bit register for signal <tmp_received_y<6>>.
    Found 1-bit register for signal <tmp_received_y<5>>.
    Found 1-bit register for signal <tmp_received_y<4>>.
    Found 1-bit register for signal <tmp_received_y<3>>.
    Found 1-bit register for signal <tmp_received_y<2>>.
    Found 1-bit register for signal <tmp_received_y<1>>.
    Found 1-bit register for signal <tmp_received_y<0>>.
    Found finite state machine <FSM_3> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n0830> created at line 72.
    Found 10-bit subtractor for signal <n0832> created at line 77.
    Found 10-bit subtractor for signal <n0834> created at line 82.
    Found 10-bit subtractor for signal <n0836> created at line 87.
    Found 10-bit subtractor for signal <n0838> created at line 92.
    Found 10-bit subtractor for signal <n0840> created at line 97.
    Found 6-bit subtractor for signal <n0746[5:0]> created at line 183.
    Found 10-bit subtractor for signal <USER_X_POS[9]_GND_26_o_sub_68_OUT> created at line 185.
    Found 10-bit subtractor for signal <BULLET_Y_POS[0][9]_GND_26_o_sub_85_OUT> created at line 238.
    Found 10-bit subtractor for signal <BULLET_Y_POS[1][9]_GND_26_o_sub_91_OUT> created at line 246.
    Found 10-bit subtractor for signal <BULLET_Y_POS[2][9]_GND_26_o_sub_97_OUT> created at line 254.
    Found 10-bit subtractor for signal <BULLET_Y_POS[3][9]_GND_26_o_sub_103_OUT> created at line 262.
    Found 10-bit subtractor for signal <BULLET_Y_POS[4][9]_GND_26_o_sub_109_OUT> created at line 270.
    Found 10-bit subtractor for signal <BULLET_Y_POS[5][9]_GND_26_o_sub_115_OUT> created at line 278.
    Found 10-bit adder for signal <pix_y_bullet0> created at line 72.
    Found 10-bit adder for signal <pix_y_bullet1> created at line 77.
    Found 10-bit adder for signal <pix_y_bullet2> created at line 82.
    Found 10-bit adder for signal <pix_y_bullet3> created at line 87.
    Found 10-bit adder for signal <pix_y_bullet4> created at line 92.
    Found 10-bit adder for signal <pix_y_bullet5> created at line 97.
    Found 32-bit adder for signal <GND_26_o_GND_26_o_add_61_OUT> created at line 182.
    Found 10-bit adder for signal <USER_X_POS[9]_GND_26_o_add_64_OUT> created at line 183.
    Found 11-bit adder for signal <n0806> created at line 294.
    Found 11-bit adder for signal <n0809> created at line 298.
    Found 10-bit adder for signal <BULLET_Y_POS[0][9]_GND_26_o_add_141_OUT> created at line 298.
    Found 11-bit adder for signal <n0812> created at line 300.
    Found 10-bit adder for signal <BULLET_Y_POS[1][9]_GND_26_o_add_148_OUT> created at line 300.
    Found 11-bit adder for signal <n0815> created at line 302.
    Found 10-bit adder for signal <BULLET_Y_POS[2][9]_GND_26_o_add_155_OUT> created at line 302.
    Found 11-bit adder for signal <n0818> created at line 304.
    Found 10-bit adder for signal <BULLET_Y_POS[3][9]_GND_26_o_add_162_OUT> created at line 304.
    Found 11-bit adder for signal <n0821> created at line 306.
    Found 10-bit adder for signal <BULLET_Y_POS[4][9]_GND_26_o_add_169_OUT> created at line 306.
    Found 11-bit adder for signal <n0824> created at line 308.
    Found 10-bit adder for signal <BULLET_Y_POS[5][9]_GND_26_o_add_176_OUT> created at line 308.
    Found 8-bit subtractor for signal <pix_y_user<7:0>> created at line 64.
    Found 5-bit subtractor for signal <pix_x_user<4:0>> created at line 64.
    Found 5-bit subtractor for signal <pix_x_bullet0<4:0>> created at line 69.
    Found 5-bit subtractor for signal <pix_x_bullet1<4:0>> created at line 74.
    Found 5-bit subtractor for signal <pix_x_bullet2<4:0>> created at line 79.
    Found 5-bit subtractor for signal <pix_x_bullet3<4:0>> created at line 84.
    Found 5-bit subtractor for signal <pix_x_bullet4<4:0>> created at line 89.
    Found 5-bit subtractor for signal <pix_x_bullet5<4:0>> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data> created at line 66.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data0> created at line 71.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data1> created at line 76.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data2> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data3> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data4> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data5> created at line 96.
    Found 8-bit comparator greater for signal <PWR_26_o_tmp_received_y[7]_LessThan_59_o> created at line 182
    Found 32-bit comparator greater for signal <GND_26_o_GND_26_o_LessThan_63_o> created at line 182
    Found 8-bit comparator greater for signal <tmp_received_y[7]_PWR_26_o_LessThan_66_o> created at line 184
    Found 10-bit comparator greater for signal <GND_26_o_USER_X_POS[9]_LessThan_67_o> created at line 184
    Found 10-bit comparator greater for signal <GND_26_o_BULLET_Y_POS[0][9]_LessThan_84_o> created at line 237
    Found 10-bit comparator greater for signal <BULLET_Y_POS[0][9]_GND_26_o_LessThan_88_o> created at line 239
    Found 10-bit comparator greater for signal <GND_26_o_BULLET_Y_POS[1][9]_LessThan_90_o> created at line 245
    Found 10-bit comparator greater for signal <BULLET_Y_POS[1][9]_GND_26_o_LessThan_94_o> created at line 247
    Found 10-bit comparator greater for signal <GND_26_o_BULLET_Y_POS[2][9]_LessThan_96_o> created at line 253
    Found 10-bit comparator greater for signal <BULLET_Y_POS[2][9]_GND_26_o_LessThan_100_o> created at line 255
    Found 10-bit comparator greater for signal <GND_26_o_BULLET_Y_POS[3][9]_LessThan_102_o> created at line 261
    Found 10-bit comparator greater for signal <BULLET_Y_POS[3][9]_GND_26_o_LessThan_106_o> created at line 263
    Found 10-bit comparator greater for signal <GND_26_o_BULLET_Y_POS[4][9]_LessThan_108_o> created at line 269
    Found 10-bit comparator greater for signal <BULLET_Y_POS[4][9]_GND_26_o_LessThan_112_o> created at line 271
    Found 10-bit comparator greater for signal <GND_26_o_BULLET_Y_POS[5][9]_LessThan_114_o> created at line 277
    Found 10-bit comparator greater for signal <BULLET_Y_POS[5][9]_GND_26_o_LessThan_118_o> created at line 279
    Found 10-bit comparator greater for signal <USER_X_POS[9]_pix_x[9]_LessThan_132_o> created at line 294
    Found 11-bit comparator greater for signal <GND_26_o_BUS_0010_LessThan_134_o> created at line 294
    Found 10-bit comparator greater for signal <GND_26_o_pix_y[9]_LessThan_135_o> created at line 294
    Found 10-bit comparator greater for signal <pix_y[9]_GND_26_o_LessThan_136_o> created at line 294
    Found 10-bit comparator greater for signal <BULLET_X_POS[0][9]_pix_x[9]_LessThan_138_o> created at line 298
    Found 11-bit comparator greater for signal <GND_26_o_BUS_0011_LessThan_140_o> created at line 298
    Found 10-bit comparator greater for signal <BULLET_Y_POS[0][9]_pix_y[9]_LessThan_141_o> created at line 298
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[0][9]_LessThan_143_o> created at line 298
    Found 10-bit comparator greater for signal <BULLET_X_POS[1][9]_pix_x[9]_LessThan_145_o> created at line 300
    Found 11-bit comparator greater for signal <GND_26_o_BUS_0013_LessThan_147_o> created at line 300
    Found 10-bit comparator greater for signal <BULLET_Y_POS[1][9]_pix_y[9]_LessThan_148_o> created at line 300
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[1][9]_LessThan_150_o> created at line 300
    Found 10-bit comparator greater for signal <BULLET_X_POS[2][9]_pix_x[9]_LessThan_152_o> created at line 302
    Found 11-bit comparator greater for signal <GND_26_o_BUS_0015_LessThan_154_o> created at line 302
    Found 10-bit comparator greater for signal <BULLET_Y_POS[2][9]_pix_y[9]_LessThan_155_o> created at line 302
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[2][9]_LessThan_157_o> created at line 302
    Found 10-bit comparator greater for signal <BULLET_X_POS[3][9]_pix_x[9]_LessThan_159_o> created at line 304
    Found 11-bit comparator greater for signal <GND_26_o_BUS_0017_LessThan_161_o> created at line 304
    Found 10-bit comparator greater for signal <BULLET_Y_POS[3][9]_pix_y[9]_LessThan_162_o> created at line 304
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[3][9]_LessThan_164_o> created at line 304
    Found 10-bit comparator greater for signal <BULLET_X_POS[4][9]_pix_x[9]_LessThan_166_o> created at line 306
    Found 11-bit comparator greater for signal <GND_26_o_BUS_0019_LessThan_168_o> created at line 306
    Found 10-bit comparator greater for signal <BULLET_Y_POS[4][9]_pix_y[9]_LessThan_169_o> created at line 306
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[4][9]_LessThan_171_o> created at line 306
    Found 10-bit comparator greater for signal <BULLET_X_POS[5][9]_pix_x[9]_LessThan_173_o> created at line 308
    Found 11-bit comparator greater for signal <GND_26_o_BUS_0021_LessThan_175_o> created at line 308
    Found 10-bit comparator greater for signal <BULLET_Y_POS[5][9]_pix_y[9]_LessThan_176_o> created at line 308
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[5][9]_LessThan_178_o> created at line 308
    Summary:
	inferred  43 Adder/Subtractor(s).
	inferred 147 D-type flip-flop(s).
	inferred  44 Comparator(s).
	inferred 476 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <user> synthesized.

Synthesizing Unit <objects_rom>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\objects_rom.v".
    Found 8-bit register for signal <addr_reg>.
    Found 128x32-bit Read Only RAM for signal <_n0220>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <objects_rom> synthesized.

Synthesizing Unit <mod_m_counter_3>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\mod_m_counter.v".
        N = 30
        M = 2000000
    Found 30-bit register for signal <r_reg>.
    Found 30-bit adder for signal <r_reg[29]_GND_28_o_add_1_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter_3> synthesized.

Synthesizing Unit <enemy_1>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v".
        MIN_X = 0
        MAX_X = 640
        MIN_Y = 0
        MAX_Y = 480
        BOX_WIDTH = 32
        BOX_HEIGHT = 32
        RANDOM = 80
    Found 10-bit register for signal <ENEMY_Y_POS>.
    Found 3-bit register for signal <state_reg>.
    Found 10-bit register for signal <BULLET_X_POS>.
    Found 10-bit register for signal <BULLET_Y_POS>.
    Found 1-bit register for signal <bullet_active>.
    Found 1-bit register for signal <ENEMY_X_POS<9>>.
    Found 1-bit register for signal <ENEMY_X_POS<8>>.
    Found 1-bit register for signal <ENEMY_X_POS<7>>.
    Found 1-bit register for signal <ENEMY_X_POS<6>>.
    Found 1-bit register for signal <ENEMY_X_POS<5>>.
    Found 1-bit register for signal <ENEMY_X_POS<4>>.
    Found 1-bit register for signal <ENEMY_X_POS<3>>.
    Found 1-bit register for signal <ENEMY_X_POS<2>>.
    Found 1-bit register for signal <ENEMY_X_POS<1>>.
    Found 1-bit register for signal <ENEMY_X_POS<0>>.
    Found finite state machine <FSM_4> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n0176> created at line 38.
    Found 10-bit subtractor for signal <n0178> created at line 43.
    Found 10-bit adder for signal <pix_y_enemy> created at line 38.
    Found 10-bit adder for signal <pix_y_bullet0> created at line 43.
    Found 10-bit adder for signal <ENEMY_Y_POS[9]_GND_30_o_add_25_OUT> created at line 105.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_30_o_add_31_OUT> created at line 117.
    Found 11-bit adder for signal <n0167> created at line 146.
    Found 11-bit adder for signal <n0169> created at line 146.
    Found 11-bit adder for signal <n0172> created at line 149.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_30_o_add_65_OUT> created at line 149.
    Found 5-bit subtractor for signal <pix_x_enemy<4:0>> created at line 35.
    Found 5-bit subtractor for signal <pix_x_bullet0<4:0>> created at line 40.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data> created at line 37.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data0> created at line 42.
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_PWR_31_o_LessThan_31_o> created at line 116
    Found 10-bit comparator greater for signal <PWR_31_o_BULLET_Y_POS[9]_LessThan_35_o> created at line 118
    Found 10-bit comparator greater for signal <ENEMY_X_POS[9]_pix_x[9]_LessThan_55_o> created at line 146
    Found 11-bit comparator greater for signal <GND_30_o_BUS_0006_LessThan_57_o> created at line 146
    Found 10-bit comparator greater for signal <ENEMY_Y_POS[9]_pix_y[9]_LessThan_58_o> created at line 146
    Found 11-bit comparator greater for signal <GND_30_o_BUS_0007_LessThan_60_o> created at line 146
    Found 10-bit comparator greater for signal <BULLET_X_POS[9]_pix_x[9]_LessThan_62_o> created at line 149
    Found 11-bit comparator greater for signal <GND_30_o_BUS_0008_LessThan_64_o> created at line 149
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_pix_y[9]_LessThan_65_o> created at line 149
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[9]_LessThan_67_o> created at line 149
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <enemy_1> synthesized.

Synthesizing Unit <enemy_2>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v".
        MIN_X = 0
        MAX_X = 640
        MIN_Y = 0
        MAX_Y = 480
        BOX_WIDTH = 32
        BOX_HEIGHT = 32
        RANDOM = 180
    Found 10-bit register for signal <ENEMY_Y_POS>.
    Found 3-bit register for signal <state_reg>.
    Found 10-bit register for signal <BULLET_X_POS>.
    Found 10-bit register for signal <BULLET_Y_POS>.
    Found 1-bit register for signal <bullet_active>.
    Found 1-bit register for signal <ENEMY_X_POS<9>>.
    Found 1-bit register for signal <ENEMY_X_POS<8>>.
    Found 1-bit register for signal <ENEMY_X_POS<7>>.
    Found 1-bit register for signal <ENEMY_X_POS<6>>.
    Found 1-bit register for signal <ENEMY_X_POS<5>>.
    Found 1-bit register for signal <ENEMY_X_POS<4>>.
    Found 1-bit register for signal <ENEMY_X_POS<3>>.
    Found 1-bit register for signal <ENEMY_X_POS<2>>.
    Found 1-bit register for signal <ENEMY_X_POS<1>>.
    Found 1-bit register for signal <ENEMY_X_POS<0>>.
    Found finite state machine <FSM_5> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n0176> created at line 38.
    Found 10-bit subtractor for signal <n0178> created at line 43.
    Found 10-bit adder for signal <pix_y_enemy> created at line 38.
    Found 10-bit adder for signal <pix_y_bullet0> created at line 43.
    Found 10-bit adder for signal <ENEMY_Y_POS[9]_GND_31_o_add_25_OUT> created at line 105.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_31_o_add_31_OUT> created at line 117.
    Found 11-bit adder for signal <n0167> created at line 146.
    Found 11-bit adder for signal <n0169> created at line 146.
    Found 11-bit adder for signal <n0172> created at line 149.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_31_o_add_65_OUT> created at line 149.
    Found 5-bit subtractor for signal <pix_x_enemy<4:0>> created at line 35.
    Found 5-bit subtractor for signal <pix_x_bullet0<4:0>> created at line 40.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data> created at line 37.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data0> created at line 42.
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_PWR_32_o_LessThan_31_o> created at line 116
    Found 10-bit comparator greater for signal <PWR_32_o_BULLET_Y_POS[9]_LessThan_35_o> created at line 118
    Found 10-bit comparator greater for signal <ENEMY_X_POS[9]_pix_x[9]_LessThan_55_o> created at line 146
    Found 11-bit comparator greater for signal <GND_31_o_BUS_0006_LessThan_57_o> created at line 146
    Found 10-bit comparator greater for signal <ENEMY_Y_POS[9]_pix_y[9]_LessThan_58_o> created at line 146
    Found 11-bit comparator greater for signal <GND_31_o_BUS_0007_LessThan_60_o> created at line 146
    Found 10-bit comparator greater for signal <BULLET_X_POS[9]_pix_x[9]_LessThan_62_o> created at line 149
    Found 11-bit comparator greater for signal <GND_31_o_BUS_0008_LessThan_64_o> created at line 149
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_pix_y[9]_LessThan_65_o> created at line 149
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[9]_LessThan_67_o> created at line 149
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <enemy_2> synthesized.

Synthesizing Unit <enemy_3>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v".
        MIN_X = 0
        MAX_X = 640
        MIN_Y = 0
        MAX_Y = 480
        BOX_WIDTH = 32
        BOX_HEIGHT = 32
        RANDOM = 250
    Found 10-bit register for signal <ENEMY_Y_POS>.
    Found 3-bit register for signal <state_reg>.
    Found 10-bit register for signal <BULLET_X_POS>.
    Found 10-bit register for signal <BULLET_Y_POS>.
    Found 1-bit register for signal <bullet_active>.
    Found 1-bit register for signal <ENEMY_X_POS<9>>.
    Found 1-bit register for signal <ENEMY_X_POS<8>>.
    Found 1-bit register for signal <ENEMY_X_POS<7>>.
    Found 1-bit register for signal <ENEMY_X_POS<6>>.
    Found 1-bit register for signal <ENEMY_X_POS<5>>.
    Found 1-bit register for signal <ENEMY_X_POS<4>>.
    Found 1-bit register for signal <ENEMY_X_POS<3>>.
    Found 1-bit register for signal <ENEMY_X_POS<2>>.
    Found 1-bit register for signal <ENEMY_X_POS<1>>.
    Found 1-bit register for signal <ENEMY_X_POS<0>>.
    Found finite state machine <FSM_6> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n0176> created at line 38.
    Found 10-bit subtractor for signal <n0178> created at line 43.
    Found 10-bit adder for signal <pix_y_enemy> created at line 38.
    Found 10-bit adder for signal <pix_y_bullet0> created at line 43.
    Found 10-bit adder for signal <ENEMY_Y_POS[9]_GND_32_o_add_25_OUT> created at line 105.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_32_o_add_31_OUT> created at line 117.
    Found 11-bit adder for signal <n0167> created at line 146.
    Found 11-bit adder for signal <n0169> created at line 146.
    Found 11-bit adder for signal <n0172> created at line 149.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_32_o_add_65_OUT> created at line 149.
    Found 5-bit subtractor for signal <pix_x_enemy<4:0>> created at line 35.
    Found 5-bit subtractor for signal <pix_x_bullet0<4:0>> created at line 40.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data> created at line 37.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data0> created at line 42.
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_PWR_33_o_LessThan_31_o> created at line 116
    Found 10-bit comparator greater for signal <PWR_33_o_BULLET_Y_POS[9]_LessThan_35_o> created at line 118
    Found 10-bit comparator greater for signal <ENEMY_X_POS[9]_pix_x[9]_LessThan_55_o> created at line 146
    Found 11-bit comparator greater for signal <GND_32_o_BUS_0006_LessThan_57_o> created at line 146
    Found 10-bit comparator greater for signal <ENEMY_Y_POS[9]_pix_y[9]_LessThan_58_o> created at line 146
    Found 11-bit comparator greater for signal <GND_32_o_BUS_0007_LessThan_60_o> created at line 146
    Found 10-bit comparator greater for signal <BULLET_X_POS[9]_pix_x[9]_LessThan_62_o> created at line 149
    Found 11-bit comparator greater for signal <GND_32_o_BUS_0008_LessThan_64_o> created at line 149
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_pix_y[9]_LessThan_65_o> created at line 149
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[9]_LessThan_67_o> created at line 149
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <enemy_3> synthesized.

Synthesizing Unit <enemy_4>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v".
        MIN_X = 0
        MAX_X = 640
        MIN_Y = 0
        MAX_Y = 480
        BOX_WIDTH = 32
        BOX_HEIGHT = 32
        RANDOM = 380
    Found 10-bit register for signal <ENEMY_Y_POS>.
    Found 3-bit register for signal <state_reg>.
    Found 10-bit register for signal <BULLET_X_POS>.
    Found 10-bit register for signal <BULLET_Y_POS>.
    Found 1-bit register for signal <bullet_active>.
    Found 1-bit register for signal <ENEMY_X_POS<9>>.
    Found 1-bit register for signal <ENEMY_X_POS<8>>.
    Found 1-bit register for signal <ENEMY_X_POS<7>>.
    Found 1-bit register for signal <ENEMY_X_POS<6>>.
    Found 1-bit register for signal <ENEMY_X_POS<5>>.
    Found 1-bit register for signal <ENEMY_X_POS<4>>.
    Found 1-bit register for signal <ENEMY_X_POS<3>>.
    Found 1-bit register for signal <ENEMY_X_POS<2>>.
    Found 1-bit register for signal <ENEMY_X_POS<1>>.
    Found 1-bit register for signal <ENEMY_X_POS<0>>.
    Found finite state machine <FSM_7> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n0176> created at line 38.
    Found 10-bit subtractor for signal <n0178> created at line 43.
    Found 10-bit adder for signal <pix_y_enemy> created at line 38.
    Found 10-bit adder for signal <pix_y_bullet0> created at line 43.
    Found 10-bit adder for signal <ENEMY_Y_POS[9]_GND_33_o_add_25_OUT> created at line 105.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_33_o_add_31_OUT> created at line 117.
    Found 11-bit adder for signal <n0167> created at line 146.
    Found 11-bit adder for signal <n0169> created at line 146.
    Found 11-bit adder for signal <n0172> created at line 149.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_33_o_add_65_OUT> created at line 149.
    Found 5-bit subtractor for signal <pix_x_enemy<4:0>> created at line 35.
    Found 5-bit subtractor for signal <pix_x_bullet0<4:0>> created at line 40.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data> created at line 37.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data0> created at line 42.
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_PWR_34_o_LessThan_31_o> created at line 116
    Found 10-bit comparator greater for signal <PWR_34_o_BULLET_Y_POS[9]_LessThan_35_o> created at line 118
    Found 10-bit comparator greater for signal <ENEMY_X_POS[9]_pix_x[9]_LessThan_55_o> created at line 146
    Found 11-bit comparator greater for signal <GND_33_o_BUS_0006_LessThan_57_o> created at line 146
    Found 10-bit comparator greater for signal <ENEMY_Y_POS[9]_pix_y[9]_LessThan_58_o> created at line 146
    Found 11-bit comparator greater for signal <GND_33_o_BUS_0007_LessThan_60_o> created at line 146
    Found 10-bit comparator greater for signal <BULLET_X_POS[9]_pix_x[9]_LessThan_62_o> created at line 149
    Found 11-bit comparator greater for signal <GND_33_o_BUS_0008_LessThan_64_o> created at line 149
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_pix_y[9]_LessThan_65_o> created at line 149
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[9]_LessThan_67_o> created at line 149
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <enemy_4> synthesized.

Synthesizing Unit <enemy_5>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v".
        MIN_X = 0
        MAX_X = 640
        MIN_Y = 0
        MAX_Y = 480
        BOX_WIDTH = 32
        BOX_HEIGHT = 32
        RANDOM = 510
    Found 10-bit register for signal <ENEMY_Y_POS>.
    Found 3-bit register for signal <state_reg>.
    Found 10-bit register for signal <BULLET_X_POS>.
    Found 10-bit register for signal <BULLET_Y_POS>.
    Found 1-bit register for signal <bullet_active>.
    Found 1-bit register for signal <ENEMY_X_POS<9>>.
    Found 1-bit register for signal <ENEMY_X_POS<8>>.
    Found 1-bit register for signal <ENEMY_X_POS<7>>.
    Found 1-bit register for signal <ENEMY_X_POS<6>>.
    Found 1-bit register for signal <ENEMY_X_POS<5>>.
    Found 1-bit register for signal <ENEMY_X_POS<4>>.
    Found 1-bit register for signal <ENEMY_X_POS<3>>.
    Found 1-bit register for signal <ENEMY_X_POS<2>>.
    Found 1-bit register for signal <ENEMY_X_POS<1>>.
    Found 1-bit register for signal <ENEMY_X_POS<0>>.
    Found finite state machine <FSM_8> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n0176> created at line 38.
    Found 10-bit subtractor for signal <n0178> created at line 43.
    Found 10-bit adder for signal <pix_y_enemy> created at line 38.
    Found 10-bit adder for signal <pix_y_bullet0> created at line 43.
    Found 10-bit adder for signal <ENEMY_Y_POS[9]_GND_34_o_add_25_OUT> created at line 105.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_34_o_add_31_OUT> created at line 117.
    Found 11-bit adder for signal <n0167> created at line 146.
    Found 11-bit adder for signal <n0169> created at line 146.
    Found 11-bit adder for signal <n0172> created at line 149.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_34_o_add_65_OUT> created at line 149.
    Found 5-bit subtractor for signal <pix_x_enemy<4:0>> created at line 35.
    Found 5-bit subtractor for signal <pix_x_bullet0<4:0>> created at line 40.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data> created at line 37.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data0> created at line 42.
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_PWR_35_o_LessThan_31_o> created at line 116
    Found 10-bit comparator greater for signal <PWR_35_o_BULLET_Y_POS[9]_LessThan_35_o> created at line 118
    Found 10-bit comparator greater for signal <ENEMY_X_POS[9]_pix_x[9]_LessThan_55_o> created at line 146
    Found 11-bit comparator greater for signal <GND_34_o_BUS_0006_LessThan_57_o> created at line 146
    Found 10-bit comparator greater for signal <ENEMY_Y_POS[9]_pix_y[9]_LessThan_58_o> created at line 146
    Found 11-bit comparator greater for signal <GND_34_o_BUS_0007_LessThan_60_o> created at line 146
    Found 10-bit comparator greater for signal <BULLET_X_POS[9]_pix_x[9]_LessThan_62_o> created at line 149
    Found 11-bit comparator greater for signal <GND_34_o_BUS_0008_LessThan_64_o> created at line 149
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_pix_y[9]_LessThan_65_o> created at line 149
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[9]_LessThan_67_o> created at line 149
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <enemy_5> synthesized.

Synthesizing Unit <enemy_6>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\enemy.v".
        MIN_X = 0
        MAX_X = 640
        MIN_Y = 0
        MAX_Y = 480
        BOX_WIDTH = 32
        BOX_HEIGHT = 32
        RANDOM = 600
    Found 10-bit register for signal <ENEMY_Y_POS>.
    Found 3-bit register for signal <state_reg>.
    Found 10-bit register for signal <BULLET_X_POS>.
    Found 10-bit register for signal <BULLET_Y_POS>.
    Found 1-bit register for signal <bullet_active>.
    Found 1-bit register for signal <ENEMY_X_POS<9>>.
    Found 1-bit register for signal <ENEMY_X_POS<8>>.
    Found 1-bit register for signal <ENEMY_X_POS<7>>.
    Found 1-bit register for signal <ENEMY_X_POS<6>>.
    Found 1-bit register for signal <ENEMY_X_POS<5>>.
    Found 1-bit register for signal <ENEMY_X_POS<4>>.
    Found 1-bit register for signal <ENEMY_X_POS<3>>.
    Found 1-bit register for signal <ENEMY_X_POS<2>>.
    Found 1-bit register for signal <ENEMY_X_POS<1>>.
    Found 1-bit register for signal <ENEMY_X_POS<0>>.
    Found finite state machine <FSM_9> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n0176> created at line 38.
    Found 10-bit subtractor for signal <n0178> created at line 43.
    Found 10-bit adder for signal <pix_y_enemy> created at line 38.
    Found 10-bit adder for signal <pix_y_bullet0> created at line 43.
    Found 10-bit adder for signal <ENEMY_Y_POS[9]_GND_35_o_add_25_OUT> created at line 105.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_35_o_add_31_OUT> created at line 117.
    Found 11-bit adder for signal <n0167> created at line 146.
    Found 11-bit adder for signal <n0169> created at line 146.
    Found 11-bit adder for signal <n0172> created at line 149.
    Found 10-bit adder for signal <BULLET_Y_POS[9]_GND_35_o_add_65_OUT> created at line 149.
    Found 5-bit subtractor for signal <pix_x_enemy<4:0>> created at line 35.
    Found 5-bit subtractor for signal <pix_x_bullet0<4:0>> created at line 40.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data> created at line 37.
    Found 1-bit 32-to-1 multiplexer for signal <bit_on_data0> created at line 42.
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_PWR_36_o_LessThan_31_o> created at line 116
    Found 10-bit comparator greater for signal <PWR_36_o_BULLET_Y_POS[9]_LessThan_35_o> created at line 118
    Found 10-bit comparator greater for signal <ENEMY_X_POS[9]_pix_x[9]_LessThan_55_o> created at line 146
    Found 11-bit comparator greater for signal <GND_35_o_BUS_0006_LessThan_57_o> created at line 146
    Found 10-bit comparator greater for signal <ENEMY_Y_POS[9]_pix_y[9]_LessThan_58_o> created at line 146
    Found 11-bit comparator greater for signal <GND_35_o_BUS_0007_LessThan_60_o> created at line 146
    Found 10-bit comparator greater for signal <BULLET_X_POS[9]_pix_x[9]_LessThan_62_o> created at line 149
    Found 11-bit comparator greater for signal <GND_35_o_BUS_0008_LessThan_64_o> created at line 149
    Found 10-bit comparator greater for signal <BULLET_Y_POS[9]_pix_y[9]_LessThan_65_o> created at line 149
    Found 10-bit comparator greater for signal <pix_y[9]_BULLET_Y_POS[9]_LessThan_67_o> created at line 149
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <enemy_6> synthesized.

Synthesizing Unit <disp_hex_mux>.
    Related source file is "C:\Users\luka\Documents\ISE projects\SEMINARSKA_NALOGA\disp_hex_mux.v".
    Found 18-bit register for signal <q_reg>.
    Found 18-bit adder for signal <q_next> created at line 29.
    Found 8x8-bit Read Only RAM for signal <an>
    Found 16x7-bit Read Only RAM for signal <_n0050[0:6]>
    Found 1-bit 7-to-1 multiplexer for signal <hex_in<3>> created at line 88.
    Found 1-bit 7-to-1 multiplexer for signal <hex_in<2>> created at line 88.
    Found 1-bit 7-to-1 multiplexer for signal <hex_in<1>> created at line 88.
    Found 1-bit 7-to-1 multiplexer for signal <hex_in<0>> created at line 88.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <disp_hex_mux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 29
 128x32-bit single-port Read Only RAM                  : 19
 16x7-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 6
 8x1-bit single-port Read Only RAM                     : 2
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 183
 10-bit adder                                          : 58
 10-bit subtractor                                     : 25
 11-bit adder                                          : 62
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 21-bit subtractor                                     : 1
 30-bit adder                                          : 3
 32-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 26
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 150
 1-bit register                                        : 76
 10-bit register                                       : 27
 16-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 21-bit register                                       : 1
 3-bit register                                        : 8
 30-bit register                                       : 3
 4-bit register                                        : 1
 5-bit register                                        : 7
 6-bit register                                        : 1
 60-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 20
# Latches                                              : 15
 1-bit latch                                           : 15
# Comparators                                          : 245
 10-bit comparator greater                             : 90
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 145
 32-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 667
 1-bit 2-to-1 multiplexer                              : 476
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 19
 1-bit 7-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 61
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 48
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 2
 60-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <accelerometer_read>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_index_reg[2]_GND_10_o_Mux_14_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index_reg<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_index_reg[2]_GND_10_o_Mux_19_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index_reg<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <accelerometer_read> synthesized (advanced).

Synthesizing (advanced) Unit <accelerometer_write>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_index_reg[2]_GND_7_o_Mux_10_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(index_reg<2>,index_reg<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <accelerometer_write> synthesized (advanced).

Synthesizing (advanced) Unit <disp_hex_mux>.
The following registers are absorbed into counter <q_reg>: 1 register on signal <q_reg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <q_reg>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0050[0:6]> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex_in>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <disp_hex_mux> synthesized (advanced).

Synthesizing (advanced) Unit <mod_m_counter_1>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <mod_m_counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <mod_m_counter_2>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <mod_m_counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <mod_m_counter_3>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <mod_m_counter_3> synthesized (advanced).

Synthesizing (advanced) Unit <mod_m_counter_gyro>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <mod_m_counter_gyro> synthesized (advanced).

Synthesizing (advanced) Unit <objects_rom>.
INFO:Xst:3226 - The RAM <Mram__n0220> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr<6:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <objects_rom> synthesized (advanced).

Synthesizing (advanced) Unit <semi_graph>.
The following registers are absorbed into counter <score_user>: 1 register on signal <score_user>.
Unit <semi_graph> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <mod4_reg>: 1 register on signal <mod4_reg>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).
WARNING:Xst:2677 - Node <addr_reg_0> of sequential type is unconnected in block <objects_rom>.
WARNING:Xst:2677 - Node <addr_reg_1> of sequential type is unconnected in block <objects_rom>.
WARNING:Xst:2677 - Node <addr_reg_2> of sequential type is unconnected in block <objects_rom>.
WARNING:Xst:2677 - Node <addr_reg_3> of sequential type is unconnected in block <objects_rom>.
WARNING:Xst:2677 - Node <addr_reg_4> of sequential type is unconnected in block <objects_rom>.
WARNING:Xst:2677 - Node <addr_reg_5> of sequential type is unconnected in block <objects_rom>.
WARNING:Xst:2677 - Node <addr_reg_6> of sequential type is unconnected in block <objects_rom>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 29
 128x32-bit single-port block Read Only RAM            : 19
 16x7-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 6
 8x1-bit single-port distributed Read Only RAM         : 2
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 174
 10-bit adder                                          : 38
 10-bit subtractor                                     : 7
 11-bit adder                                          : 62
 21-bit subtractor                                     : 1
 32-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 26
 6-bit subtractor                                      : 1
 8-bit adder                                           : 18
 8-bit subtractor                                      : 19
# Counters                                             : 9
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 30-bit up counter                                     : 3
 7-bit up counter                                      : 1
# Registers                                            : 563
 Flip-Flops                                            : 563
# Comparators                                          : 245
 10-bit comparator greater                             : 90
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 145
 32-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 669
 1-bit 2-to-1 multiplexer                              : 491
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 19
 1-bit 7-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 59
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 41
 32-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 2
 60-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_module/FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <accelerometer_unit/write_INT1MAP/FSM_1> on signal <state_reg[1:3]> with user encoding.
Optimizing FSM <accelerometer_unit/write_INT1MAP2/FSM_1> on signal <state_reg[1:3]> with user encoding.
Optimizing FSM <accelerometer_unit/write_INT1MAP3/FSM_1> on signal <state_reg[1:3]> with user encoding.
Optimizing FSM <accelerometer_unit/write_INT1MAP4/FSM_1> on signal <state_reg[1:3]> with user encoding.
Optimizing FSM <accelerometer_unit/write_INT1MAP5/FSM_1> on signal <state_reg[1:3]> with user encoding.
Optimizing FSM <accelerometer_unit/write_INT1MAP6/FSM_1> on signal <state_reg[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <accelerometer_unit/read_x_axis/FSM_2> on signal <state_reg[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects5/Mram__n0220>, <objects4/Mram__n0220> are packed into the single block RAM <objects5/Mram__n02201>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects3/Mram__n0220>, <objects2/Mram__n0220> are packed into the single block RAM <objects3/Mram__n02201>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects/Mram__n0220>, <objects1/Mram__n0220> are packed into the single block RAM <objects/Mram__n02201>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <semi_graph_unit/user_object/FSM_3> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects1/Mram__n0220>, <objects/Mram__n0220> are packed into the single block RAM <objects1/Mram__n02201>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <semi_graph_unit/enemy_object1/FSM_4> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects1/Mram__n0220>, <objects/Mram__n0220> are packed into the single block RAM <objects1/Mram__n02201>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <semi_graph_unit/enemy_object2/FSM_5> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects1/Mram__n0220>, <objects/Mram__n0220> are packed into the single block RAM <objects1/Mram__n02201>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <semi_graph_unit/enemy_object3/FSM_6> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects1/Mram__n0220>, <objects/Mram__n0220> are packed into the single block RAM <objects1/Mram__n02201>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <semi_graph_unit/enemy_object4/FSM_7> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects1/Mram__n0220>, <objects/Mram__n0220> are packed into the single block RAM <objects1/Mram__n02201>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <semi_graph_unit/enemy_object5/FSM_8> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
INFO:Xst:2697 - Unit <MTP_> : the RAMs <objects1/Mram__n0220>, <objects/Mram__n0220> are packed into the single block RAM <objects1/Mram__n02201>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <semi_graph_unit/enemy_object6/FSM_9> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
INFO:Xst:2261 - The FF/Latch <random_module/random4_reg_2> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random4_reg_5> 
INFO:Xst:2261 - The FF/Latch <random_module/random0_reg_2> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random1_reg_2> 
INFO:Xst:2261 - The FF/Latch <random_module/random0_reg_1> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random5_reg_1> 
INFO:Xst:2261 - The FF/Latch <random_module/random3_reg_5> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random2_reg_0> 
INFO:Xst:2261 - The FF/Latch <random_module/random3_reg_0> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random2_reg_2> 
INFO:Xst:2261 - The FF/Latch <random_module/random5_reg_3> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random1_reg_1> 
INFO:Xst:2261 - The FF/Latch <random_module/random0_reg_3> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random5_reg_5> 
INFO:Xst:2261 - The FF/Latch <random_module/random0_reg_0> in Unit <semi_graph> is equivalent to the following 3 FFs/Latches, which will be removed : <random_module/random5_reg_2> <random_module/random1_reg_5> <random_module/random3_reg_2> 
INFO:Xst:2261 - The FF/Latch <random_module/random0_reg_6> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random5_reg_6> 
INFO:Xst:2261 - The FF/Latch <random_module/random5_reg_4> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random2_reg_4> 
INFO:Xst:2261 - The FF/Latch <random_module/random4_reg_4> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random0_reg_4> 
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    ENEMY_X_POS_0 in unit <enemy_6>
    ENEMY_X_POS_1 in unit <enemy_6>
    ENEMY_X_POS_2 in unit <enemy_6>
    ENEMY_X_POS_3 in unit <enemy_6>
    ENEMY_X_POS_4 in unit <enemy_6>
    ENEMY_X_POS_6 in unit <enemy_6>
    ENEMY_X_POS_7 in unit <enemy_6>
    ENEMY_X_POS_5 in unit <enemy_6>
    ENEMY_X_POS_8 in unit <enemy_6>
    ENEMY_X_POS_9 in unit <enemy_6>
    ENEMY_X_POS_0 in unit <enemy_5>
    ENEMY_X_POS_1 in unit <enemy_5>
    ENEMY_X_POS_2 in unit <enemy_5>
    ENEMY_X_POS_3 in unit <enemy_5>
    ENEMY_X_POS_4 in unit <enemy_5>
    ENEMY_X_POS_6 in unit <enemy_5>
    ENEMY_X_POS_7 in unit <enemy_5>
    ENEMY_X_POS_5 in unit <enemy_5>
    ENEMY_X_POS_8 in unit <enemy_5>
    ENEMY_X_POS_9 in unit <enemy_5>
    ENEMY_X_POS_0 in unit <enemy_4>
    ENEMY_X_POS_1 in unit <enemy_4>
    ENEMY_X_POS_2 in unit <enemy_4>
    ENEMY_X_POS_3 in unit <enemy_4>
    ENEMY_X_POS_4 in unit <enemy_4>
    ENEMY_X_POS_6 in unit <enemy_4>
    ENEMY_X_POS_7 in unit <enemy_4>
    ENEMY_X_POS_5 in unit <enemy_4>
    ENEMY_X_POS_8 in unit <enemy_4>
    ENEMY_X_POS_9 in unit <enemy_4>
    ENEMY_X_POS_0 in unit <enemy_3>
    ENEMY_X_POS_1 in unit <enemy_3>
    ENEMY_X_POS_2 in unit <enemy_3>
    ENEMY_X_POS_3 in unit <enemy_3>
    ENEMY_X_POS_4 in unit <enemy_3>
    ENEMY_X_POS_6 in unit <enemy_3>
    ENEMY_X_POS_7 in unit <enemy_3>
    ENEMY_X_POS_5 in unit <enemy_3>
    ENEMY_X_POS_8 in unit <enemy_3>
    ENEMY_X_POS_9 in unit <enemy_3>
    ENEMY_X_POS_0 in unit <enemy_2>
    ENEMY_X_POS_1 in unit <enemy_2>
    ENEMY_X_POS_2 in unit <enemy_2>
    ENEMY_X_POS_3 in unit <enemy_2>
    ENEMY_X_POS_4 in unit <enemy_2>
    ENEMY_X_POS_6 in unit <enemy_2>
    ENEMY_X_POS_7 in unit <enemy_2>
    ENEMY_X_POS_5 in unit <enemy_2>
    ENEMY_X_POS_8 in unit <enemy_2>
    ENEMY_X_POS_9 in unit <enemy_2>
    ENEMY_X_POS_0 in unit <enemy_1>
    ENEMY_X_POS_1 in unit <enemy_1>
    ENEMY_X_POS_2 in unit <enemy_1>
    ENEMY_X_POS_3 in unit <enemy_1>
    ENEMY_X_POS_4 in unit <enemy_1>
    ENEMY_X_POS_6 in unit <enemy_1>
    ENEMY_X_POS_7 in unit <enemy_1>
    ENEMY_X_POS_5 in unit <enemy_1>
    ENEMY_X_POS_8 in unit <enemy_1>
    ENEMY_X_POS_9 in unit <enemy_1>
    tmp_received_y_2 in unit <user>
    tmp_received_y_0 in unit <user>
    tmp_received_y_1 in unit <user>
    tmp_received_y_3 in unit <user>
    tmp_received_y_4 in unit <user>
    tmp_received_y_5 in unit <user>
    tmp_received_y_6 in unit <user>
    tmp_received_y_7 in unit <user>


Optimizing unit <seminarska_naloga> ...

Optimizing unit <vga_sync> ...

Optimizing unit <debounce> ...

Optimizing unit <accelerometer_test> ...
WARNING:Xst:1710 - FF/Latch <prescaler/r_reg_6> (without init value) has a constant value of 0 in block <accelerometer_test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <accelerometer_write> ...
WARNING:Xst:1293 - FF/Latch <index_reg_3> has a constant value of 0 in block <accelerometer_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <index_reg_4> has a constant value of 0 in block <accelerometer_write>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <accelerometer_read> ...
WARNING:Xst:1293 - FF/Latch <index_reg_4> has a constant value of 0 in block <accelerometer_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <index_reg_3> has a constant value of 0 in block <accelerometer_read>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <semi_graph> ...
INFO:Xst:2261 - The FF/Latch <random_module/random2_reg_7> in Unit <semi_graph> is equivalent to the following FF/Latch, which will be removed : <random_module/random2_reg_8> 

Optimizing unit <user> ...
WARNING:Xst:1293 - FF/Latch <fsmfake3_2> has a constant value of 0 in block <user>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake3_1> has a constant value of 0 in block <user>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fsmfake3_0> of sequential type is unconnected in block <user>.

Optimizing unit <enemy_1> ...
WARNING:Xst:1293 - FF/Latch <fsmfake4_2> has a constant value of 0 in block <enemy_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake4_1> has a constant value of 0 in block <enemy_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake4_2> has a constant value of 0 in block <enemy_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fsmfake4_0> of sequential type is unconnected in block <enemy_1>.

Optimizing unit <enemy_2> ...
WARNING:Xst:1293 - FF/Latch <fsmfake5_2> has a constant value of 0 in block <enemy_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake5_1> has a constant value of 0 in block <enemy_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake5_2> has a constant value of 0 in block <enemy_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fsmfake5_0> of sequential type is unconnected in block <enemy_2>.

Optimizing unit <enemy_3> ...
WARNING:Xst:1293 - FF/Latch <fsmfake6_2> has a constant value of 0 in block <enemy_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake6_1> has a constant value of 0 in block <enemy_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake6_2> has a constant value of 0 in block <enemy_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fsmfake6_0> of sequential type is unconnected in block <enemy_3>.

Optimizing unit <enemy_4> ...
WARNING:Xst:1293 - FF/Latch <fsmfake7_2> has a constant value of 0 in block <enemy_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake7_1> has a constant value of 0 in block <enemy_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake7_2> has a constant value of 0 in block <enemy_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fsmfake7_0> of sequential type is unconnected in block <enemy_4>.

Optimizing unit <enemy_5> ...
WARNING:Xst:1293 - FF/Latch <fsmfake8_2> has a constant value of 0 in block <enemy_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake8_1> has a constant value of 0 in block <enemy_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake8_2> has a constant value of 0 in block <enemy_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fsmfake8_0> of sequential type is unconnected in block <enemy_5>.

Optimizing unit <enemy_6> ...
WARNING:Xst:1293 - FF/Latch <fsmfake9_2> has a constant value of 0 in block <enemy_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake9_1> has a constant value of 0 in block <enemy_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake9_2> has a constant value of 0 in block <enemy_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fsmfake9_0> of sequential type is unconnected in block <enemy_6>.
WARNING:Xst:1710 - FF/Latch <rgb_reg_0> (without init value) has a constant value of 0 in block <seminarska_naloga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <semi_graph_unit/lives_reg_3> has a constant value of 0 in block <seminarska_naloga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <semi_graph_unit/user_object/fsmfake3_1> has a constant value of 0 in block <seminarska_naloga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <semi_graph_unit/user_object/fsmfake3_0> of sequential type is unconnected in block <seminarska_naloga>.
INFO:Xst:2261 - The FF/Latch <semi_graph_unit/enemy_object2/state_reg_FSM_FFd2> in Unit <seminarska_naloga> is equivalent to the following FF/Latch, which will be removed : <semi_graph_unit/enemy_object5/state_reg_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <accelerometer_unit/prescaler/r_reg_5> in Unit <seminarska_naloga> is equivalent to the following FF/Latch, which will be removed : <vsync_unit/h_count_reg_3> 
INFO:Xst:2261 - The FF/Latch <vsync_unit/mod4_reg_0> in Unit <seminarska_naloga> is equivalent to the following 5 FFs/Latches, which will be removed : <display_module/q_reg_0> <accelerometer_unit/prescaler/r_reg_0> <semi_graph_unit/bullet_time_generator/r_reg_0> <semi_graph_unit/move_time_generator/r_reg_0> <semi_graph_unit/user_object/first_prescaler/r_reg_0> 
INFO:Xst:2261 - The FF/Latch <vsync_unit/mod4_reg_1> in Unit <seminarska_naloga> is equivalent to the following 5 FFs/Latches, which will be removed : <display_module/q_reg_1> <accelerometer_unit/prescaler/r_reg_1> <semi_graph_unit/bullet_time_generator/r_reg_1> <semi_graph_unit/move_time_generator/r_reg_1> <semi_graph_unit/user_object/first_prescaler/r_reg_1> 
INFO:Xst:2261 - The FF/Latch <vsync_unit/h_count_reg_0> in Unit <seminarska_naloga> is equivalent to the following 5 FFs/Latches, which will be removed : <display_module/q_reg_2> <accelerometer_unit/prescaler/r_reg_2> <semi_graph_unit/bullet_time_generator/r_reg_2> <semi_graph_unit/move_time_generator/r_reg_2> <semi_graph_unit/user_object/first_prescaler/r_reg_2> 
INFO:Xst:2261 - The FF/Latch <vsync_unit/h_count_reg_1> in Unit <seminarska_naloga> is equivalent to the following 5 FFs/Latches, which will be removed : <display_module/q_reg_3> <accelerometer_unit/prescaler/r_reg_3> <semi_graph_unit/bullet_time_generator/r_reg_3> <semi_graph_unit/move_time_generator/r_reg_3> <semi_graph_unit/user_object/first_prescaler/r_reg_3> 
INFO:Xst:2261 - The FF/Latch <vsync_unit/h_count_reg_2> in Unit <seminarska_naloga> is equivalent to the following 5 FFs/Latches, which will be removed : <display_module/q_reg_4> <accelerometer_unit/prescaler/r_reg_4> <semi_graph_unit/bullet_time_generator/r_reg_4> <semi_graph_unit/move_time_generator/r_reg_4> <semi_graph_unit/user_object/first_prescaler/r_reg_4> 
INFO:Xst:2261 - The FF/Latch <vsync_unit/h_count_reg_4> in Unit <seminarska_naloga> is equivalent to the following 2 FFs/Latches, which will be removed : <display_module/q_reg_6> <semi_graph_unit/user_object/first_prescaler/r_reg_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block seminarska_naloga, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 733
 Flip-Flops                                            : 733

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : seminarska_naloga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6210
#      GND                         : 1
#      INV                         : 85
#      LUT1                        : 125
#      LUT2                        : 501
#      LUT3                        : 370
#      LUT4                        : 2047
#      LUT5                        : 860
#      LUT6                        : 798
#      MUXCY                       : 1222
#      MUXF7                       : 24
#      VCC                         : 1
#      XORCY                       : 176
# FlipFlops/Latches                : 807
#      FD                          : 65
#      FDC                         : 207
#      FDCE                        : 108
#      FDE                         : 248
#      FDP                         : 70
#      FDPE                        : 29
#      FDSE                        : 6
#      LD                          : 15
#      LDC                         : 59
# RAMS                             : 10
#      RAMB18E1                    : 1
#      RAMB36E1                    : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 4
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             807  out of  126800     0%  
 Number of Slice LUTs:                 4786  out of  63400     7%  
    Number used as Logic:              4786  out of  63400     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5012
   Number with an unused Flip Flop:    4205  out of   5012    83%  
   Number with an unused LUT:           226  out of   5012     4%  
   Number of fully used LUT-FF pairs:   581  out of   5012    11%  
   Number of unique control sets:       220

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    210    19%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of    135     7%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    128     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+
Clock Signal                                                                                                                             | Clock buffer(FF name)                                    | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+
clk                                                                                                                                      | BUFGP                                                    | 693   |
accelerometer_unit/prescaler/r_reg_5                                                                                                     | BUFG                                                     | 50    |
accelerometer_unit/write_INT1MAP6/state_reg[2]_GND_8_o_Mux_26_o(accelerometer_unit/write_INT1MAP6/state_reg__n0068<1>1:O)                | NONE(*)(accelerometer_unit/write_INT1MAP6/mosi_reg)      | 1     |
accelerometer_unit/write_INT1MAP5/state_reg[2]_GND_8_o_Mux_26_o(accelerometer_unit/write_INT1MAP5/state_reg__n0068<1>1:O)                | NONE(*)(accelerometer_unit/write_INT1MAP5/mosi_reg)      | 1     |
accelerometer_unit/write_INT1MAP4/state_reg[2]_GND_8_o_Mux_26_o(accelerometer_unit/write_INT1MAP4/state_reg__n0068<1>1:O)                | NONE(*)(accelerometer_unit/write_INT1MAP4/mosi_reg)      | 1     |
accelerometer_unit/write_INT1MAP3/state_reg[2]_GND_8_o_Mux_26_o(accelerometer_unit/write_INT1MAP3/state_reg__n0068<1>1:O)                | NONE(*)(accelerometer_unit/write_INT1MAP3/mosi_reg)      | 1     |
accelerometer_unit/write_INT1MAP2/state_reg[2]_GND_8_o_Mux_26_o(accelerometer_unit/write_INT1MAP2/state_reg__n0068<1>1:O)                | NONE(*)(accelerometer_unit/write_INT1MAP2/mosi_reg)      | 1     |
accelerometer_unit/write_INT1MAP/state_reg[2]_GND_8_o_Mux_26_o(accelerometer_unit/write_INT1MAP/state_reg__n0068<1>1:O)                  | NONE(*)(accelerometer_unit/write_INT1MAP/mosi_reg)       | 1     |
accelerometer_unit/read_x_axis/state_reg[2]_GND_19_o_Mux_48_o(accelerometer_unit/read_x_axis/state_reg_state_reg[2]_GND_19_o_Mux_48_o1:O)| NONE(*)(accelerometer_unit/read_x_axis/mosi_reg)         | 1     |
accelerometer_unit/read_x_axis/rewrite_helper(accelerometer_unit/read_x_axis/rewrite_helper1:O)                                          | NONE(*)(accelerometer_unit/read_x_axis/received_y_next_0)| 1     |
accelerometer_unit/read_x_axis/state_reg[2]_GND_17_o_Mux_44_o(accelerometer_unit/read_x_axis/Mmux_state_reg[2]_GND_17_o_Mux_44_o11:O)    | NONE(*)(accelerometer_unit/read_x_axis/received_y_next_1)| 1     |
accelerometer_unit/read_x_axis/state_reg[2]_GND_16_o_Mux_42_o(accelerometer_unit/read_x_axis/Mmux_state_reg[2]_GND_16_o_Mux_42_o11:O)    | NONE(*)(accelerometer_unit/read_x_axis/received_y_next_2)| 1     |
accelerometer_unit/read_x_axis/state_reg[2]_GND_15_o_Mux_40_o(accelerometer_unit/read_x_axis/Mmux_state_reg[2]_GND_15_o_Mux_40_o11:O)    | NONE(*)(accelerometer_unit/read_x_axis/received_y_next_3)| 1     |
accelerometer_unit/read_x_axis/state_reg[2]_GND_14_o_Mux_38_o(accelerometer_unit/read_x_axis/Mmux_state_reg[2]_GND_14_o_Mux_38_o11:O)    | NONE(*)(accelerometer_unit/read_x_axis/received_y_next_4)| 1     |
accelerometer_unit/read_x_axis/state_reg[2]_GND_13_o_Mux_36_o(accelerometer_unit/read_x_axis/Mmux_state_reg[2]_GND_13_o_Mux_36_o11:O)    | NONE(*)(accelerometer_unit/read_x_axis/received_y_next_5)| 1     |
accelerometer_unit/read_x_axis/state_reg[2]_GND_12_o_Mux_34_o(accelerometer_unit/read_x_axis/Mmux_state_reg[2]_GND_12_o_Mux_34_o11:O)    | NONE(*)(accelerometer_unit/read_x_axis/received_y_next_6)| 1     |
accelerometer_unit/read_x_axis/state_reg[2]_GND_11_o_Mux_32_o(accelerometer_unit/read_x_axis/Mmux_state_reg[2]_GND_11_o_Mux_32_o11:O)    | NONE(*)(accelerometer_unit/read_x_axis/received_y_next_7)| 1     |
semi_graph_unit/user_object/reset_received_y[2]_AND_146_o(semi_graph_unit/user_object/reset_received_y[2]_AND_146_o1:O)                  | NONE(*)(semi_graph_unit/user_object/tmp_received_y_2_LDC)| 1     |
semi_graph_unit/user_object/reset_received_y[0]_AND_150_o(semi_graph_unit/user_object/reset_received_y[0]_AND_150_o1:O)                  | NONE(*)(semi_graph_unit/user_object/tmp_received_y_0_LDC)| 1     |
semi_graph_unit/user_object/reset_received_y[1]_AND_148_o(semi_graph_unit/user_object/reset_received_y[1]_AND_148_o1:O)                  | NONE(*)(semi_graph_unit/user_object/tmp_received_y_1_LDC)| 1     |
semi_graph_unit/user_object/reset_received_y[3]_AND_144_o(semi_graph_unit/user_object/reset_received_y[3]_AND_144_o1:O)                  | NONE(*)(semi_graph_unit/user_object/tmp_received_y_3_LDC)| 1     |
semi_graph_unit/user_object/reset_received_y[4]_AND_142_o(semi_graph_unit/user_object/reset_received_y[4]_AND_142_o1:O)                  | NONE(*)(semi_graph_unit/user_object/tmp_received_y_4_LDC)| 1     |
semi_graph_unit/user_object/reset_received_y[5]_AND_140_o(semi_graph_unit/user_object/reset_received_y[5]_AND_140_o1:O)                  | NONE(*)(semi_graph_unit/user_object/tmp_received_y_5_LDC)| 1     |
semi_graph_unit/user_object/reset_received_y[6]_AND_138_o(semi_graph_unit/user_object/reset_received_y[6]_AND_138_o1:O)                  | NONE(*)(semi_graph_unit/user_object/tmp_received_y_6_LDC)| 1     |
semi_graph_unit/user_object/reset_received_y[7]_AND_136_o(semi_graph_unit/user_object/reset_received_y[7]_AND_136_o1:O)                  | NONE(*)(semi_graph_unit/user_object/tmp_received_y_7_LDC)| 1     |
semi_graph_unit/enemy_object1/reset_random_number_x[0]_AND_177_o(semi_graph_unit/enemy_object1/reset_random_number_x[0]_AND_177_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_0_LDC) | 2     |
semi_graph_unit/enemy_object1/reset_random_number_x[1]_AND_175_o(semi_graph_unit/enemy_object1/reset_random_number_x[1]_AND_175_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_1_LDC) | 1     |
semi_graph_unit/enemy_object1/reset_random_number_x[2]_AND_173_o(semi_graph_unit/enemy_object1/reset_random_number_x[2]_AND_173_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_2_LDC) | 2     |
semi_graph_unit/enemy_object1/reset_random_number_x[3]_AND_171_o(semi_graph_unit/enemy_object1/reset_random_number_x[3]_AND_171_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_3_LDC) | 1     |
semi_graph_unit/enemy_object1/reset_random_number_x[4]_AND_169_o(semi_graph_unit/enemy_object1/reset_random_number_x[4]_AND_169_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_4_LDC) | 1     |
semi_graph_unit/enemy_object1/reset_random_number_x[6]_AND_165_o(semi_graph_unit/enemy_object1/reset_random_number_x[6]_AND_165_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_6_LDC) | 1     |
semi_graph_unit/enemy_object1/reset_random_number_x[7]_AND_163_o(semi_graph_unit/enemy_object1/reset_random_number_x[7]_AND_163_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_7_LDC) | 1     |
semi_graph_unit/enemy_object1/reset_random_number_x[5]_AND_167_o(semi_graph_unit/enemy_object1/reset_random_number_x[5]_AND_167_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_5_LDC) | 1     |
semi_graph_unit/enemy_object1/reset_random_number_x[8]_AND_161_o(semi_graph_unit/enemy_object1/reset_random_number_x[8]_AND_161_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_8_LDC) | 1     |
semi_graph_unit/enemy_object1/reset_random_number_x[9]_AND_159_o(semi_graph_unit/enemy_object1/reset_random_number_x[9]_AND_159_o1:O)    | NONE(*)(semi_graph_unit/enemy_object1/ENEMY_X_POS_9_LDC) | 1     |
semi_graph_unit/enemy_object2/reset_random_number_x[0]_AND_204_o(semi_graph_unit/enemy_object2/reset_random_number_x[0]_AND_204_o1:O)    | NONE(*)(semi_graph_unit/enemy_object2/ENEMY_X_POS_0_LDC) | 1     |
semi_graph_unit/enemy_object2/reset_random_number_x[1]_AND_202_o(semi_graph_unit/enemy_object2/reset_random_number_x[1]_AND_202_o1:O)    | NONE(*)(semi_graph_unit/enemy_object2/ENEMY_X_POS_1_LDC) | 2     |
semi_graph_unit/enemy_object2/reset_random_number_x[3]_AND_198_o(semi_graph_unit/enemy_object2/reset_random_number_x[3]_AND_198_o1:O)    | NONE(*)(semi_graph_unit/enemy_object2/ENEMY_X_POS_3_LDC) | 1     |
semi_graph_unit/enemy_object2/reset_random_number_x[4]_AND_196_o(semi_graph_unit/enemy_object2/reset_random_number_x[4]_AND_196_o1:O)    | NONE(*)(semi_graph_unit/enemy_object2/ENEMY_X_POS_4_LDC) | 1     |
semi_graph_unit/enemy_object2/reset_random_number_x[6]_AND_192_o(semi_graph_unit/enemy_object2/reset_random_number_x[6]_AND_192_o1:O)    | NONE(*)(semi_graph_unit/enemy_object2/ENEMY_X_POS_6_LDC) | 1     |
semi_graph_unit/enemy_object2/reset_random_number_x[7]_AND_190_o(semi_graph_unit/enemy_object2/reset_random_number_x[7]_AND_190_o1:O)    | NONE(*)(semi_graph_unit/enemy_object2/ENEMY_X_POS_7_LDC) | 1     |
semi_graph_unit/enemy_object2/reset_random_number_x[8]_AND_188_o(semi_graph_unit/enemy_object2/reset_random_number_x[8]_AND_188_o1:O)    | NONE(*)(semi_graph_unit/enemy_object2/ENEMY_X_POS_8_LDC) | 1     |
semi_graph_unit/enemy_object2/reset_random_number_x[9]_AND_186_o(semi_graph_unit/enemy_object2/reset_random_number_x[9]_AND_186_o1:O)    | NONE(*)(semi_graph_unit/enemy_object2/ENEMY_X_POS_9_LDC) | 1     |
semi_graph_unit/enemy_object3/reset_random_number_x[0]_AND_231_o(semi_graph_unit/enemy_object3/reset_random_number_x[0]_AND_231_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_0_LDC) | 2     |
semi_graph_unit/enemy_object3/reset_random_number_x[1]_AND_229_o(semi_graph_unit/enemy_object3/reset_random_number_x[1]_AND_229_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_1_LDC) | 1     |
semi_graph_unit/enemy_object3/reset_random_number_x[2]_AND_227_o(semi_graph_unit/enemy_object3/reset_random_number_x[2]_AND_227_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_2_LDC) | 1     |
semi_graph_unit/enemy_object3/reset_random_number_x[3]_AND_225_o(semi_graph_unit/enemy_object3/reset_random_number_x[3]_AND_225_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_3_LDC) | 1     |
semi_graph_unit/enemy_object3/reset_random_number_x[4]_AND_223_o(semi_graph_unit/enemy_object3/reset_random_number_x[4]_AND_223_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_4_LDC) | 1     |
semi_graph_unit/enemy_object3/reset_random_number_x[6]_AND_219_o(semi_graph_unit/enemy_object3/reset_random_number_x[6]_AND_219_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_6_LDC) | 1     |
semi_graph_unit/enemy_object3/reset_random_number_x[7]_AND_217_o(semi_graph_unit/enemy_object3/reset_random_number_x[7]_AND_217_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_7_LDC) | 2     |
semi_graph_unit/enemy_object3/reset_random_number_x[5]_AND_221_o(semi_graph_unit/enemy_object3/reset_random_number_x[5]_AND_221_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_5_LDC) | 1     |
semi_graph_unit/enemy_object3/reset_random_number_x[9]_AND_213_o(semi_graph_unit/enemy_object3/reset_random_number_x[9]_AND_213_o1:O)    | NONE(*)(semi_graph_unit/enemy_object3/ENEMY_X_POS_9_LDC) | 1     |
semi_graph_unit/enemy_object4/reset_random_number_x[1]_AND_256_o(semi_graph_unit/enemy_object4/reset_random_number_x[1]_AND_256_o1:O)    | NONE(*)(semi_graph_unit/enemy_object4/ENEMY_X_POS_1_LDC) | 1     |
semi_graph_unit/enemy_object4/reset_random_number_x[3]_AND_252_o(semi_graph_unit/enemy_object4/reset_random_number_x[3]_AND_252_o1:O)    | NONE(*)(semi_graph_unit/enemy_object4/ENEMY_X_POS_3_LDC) | 1     |
semi_graph_unit/enemy_object4/reset_random_number_x[4]_AND_250_o(semi_graph_unit/enemy_object4/reset_random_number_x[4]_AND_250_o1:O)    | NONE(*)(semi_graph_unit/enemy_object4/ENEMY_X_POS_4_LDC) | 1     |
semi_graph_unit/enemy_object4/reset_random_number_x[6]_AND_246_o(semi_graph_unit/enemy_object4/reset_random_number_x[6]_AND_246_o1:O)    | NONE(*)(semi_graph_unit/enemy_object4/ENEMY_X_POS_6_LDC) | 1     |
semi_graph_unit/enemy_object4/reset_random_number_x[7]_AND_244_o(semi_graph_unit/enemy_object4/reset_random_number_x[7]_AND_244_o1:O)    | NONE(*)(semi_graph_unit/enemy_object4/ENEMY_X_POS_7_LDC) | 1     |
semi_graph_unit/enemy_object4/reset_random_number_x[8]_AND_242_o(semi_graph_unit/enemy_object4/reset_random_number_x[8]_AND_242_o1:O)    | NONE(*)(semi_graph_unit/enemy_object4/ENEMY_X_POS_8_LDC) | 1     |
semi_graph_unit/enemy_object4/reset_random_number_x[9]_AND_240_o(semi_graph_unit/enemy_object4/reset_random_number_x[9]_AND_240_o1:O)    | NONE(*)(semi_graph_unit/enemy_object4/ENEMY_X_POS_9_LDC) | 1     |
semi_graph_unit/enemy_object5/reset_random_number_x[0]_AND_285_o(semi_graph_unit/enemy_object5/reset_random_number_x[0]_AND_285_o1:O)    | NONE(*)(semi_graph_unit/enemy_object5/ENEMY_X_POS_0_LDC) | 1     |
semi_graph_unit/enemy_object5/reset_random_number_x[1]_AND_283_o(semi_graph_unit/enemy_object5/reset_random_number_x[1]_AND_283_o1:O)    | NONE(*)(semi_graph_unit/enemy_object5/ENEMY_X_POS_1_LDC) | 1     |
semi_graph_unit/enemy_object5/reset_random_number_x[2]_AND_281_o(semi_graph_unit/enemy_object5/reset_random_number_x[2]_AND_281_o1:O)    | NONE(*)(semi_graph_unit/enemy_object5/ENEMY_X_POS_2_LDC) | 1     |
semi_graph_unit/enemy_object5/reset_random_number_x[3]_AND_279_o(semi_graph_unit/enemy_object5/reset_random_number_x[3]_AND_279_o1:O)    | NONE(*)(semi_graph_unit/enemy_object5/ENEMY_X_POS_3_LDC) | 1     |
semi_graph_unit/enemy_object5/reset_random_number_x[6]_AND_273_o(semi_graph_unit/enemy_object5/reset_random_number_x[6]_AND_273_o1:O)    | NONE(*)(semi_graph_unit/enemy_object5/ENEMY_X_POS_6_LDC) | 1     |
semi_graph_unit/enemy_object5/reset_random_number_x[7]_AND_271_o(semi_graph_unit/enemy_object5/reset_random_number_x[7]_AND_271_o1:O)    | NONE(*)(semi_graph_unit/enemy_object5/ENEMY_X_POS_7_LDC) | 1     |
semi_graph_unit/enemy_object5/reset_random_number_x[8]_AND_269_o(semi_graph_unit/enemy_object5/reset_random_number_x[8]_AND_269_o1:O)    | NONE(*)(semi_graph_unit/enemy_object5/ENEMY_X_POS_8_LDC) | 1     |
semi_graph_unit/enemy_object5/reset_random_number_x[9]_AND_267_o(semi_graph_unit/enemy_object5/reset_random_number_x[9]_AND_267_o1:O)    | NONE(*)(semi_graph_unit/enemy_object5/ENEMY_X_POS_9_LDC) | 1     |
semi_graph_unit/enemy_object6/reset_random_number_x[0]_AND_312_o(semi_graph_unit/enemy_object6/reset_random_number_x[0]_AND_312_o1:O)    | NONE(*)(semi_graph_unit/enemy_object6/ENEMY_X_POS_0_LDC) | 1     |
semi_graph_unit/enemy_object6/reset_random_number_x[7]_AND_298_o(semi_graph_unit/enemy_object6/reset_random_number_x[7]_AND_298_o1:O)    | NONE(*)(semi_graph_unit/enemy_object6/ENEMY_X_POS_7_LDC) | 1     |
semi_graph_unit/enemy_object6/reset_random_number_x[8]_AND_296_o(semi_graph_unit/enemy_object6/reset_random_number_x[8]_AND_296_o1:O)    | NONE(*)(semi_graph_unit/enemy_object6/ENEMY_X_POS_8_LDC) | 1     |
semi_graph_unit/enemy_object6/reset_random_number_x[9]_AND_294_o(semi_graph_unit/enemy_object6/reset_random_number_x[9]_AND_294_o1:O)    | NONE(*)(semi_graph_unit/enemy_object6/ENEMY_X_POS_9_LDC) | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+
(*) These 69 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------+--------------------------------------------------------+-------+
Control Signal                                                                     | Buffer(FF name)                                        | Load  |
-----------------------------------------------------------------------------------+--------------------------------------------------------+-------+
accelerometer_unit/write_INT1MAP/Mmux_index_reg[2]_address[7]_Mux_15_o_4(XST_GND:G)| NONE(semi_graph_unit/user_object_objects0/Mram__n02201)| 2     |
-----------------------------------------------------------------------------------+--------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.578ns (Maximum Frequency: 179.289MHz)
   Minimum input arrival time before clock: 2.022ns
   Maximum output required time after clock: 3.161ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.578ns (frequency: 179.289MHz)
  Total number of paths / destination ports: 1135290 / 1178
-------------------------------------------------------------------------
Delay:               5.578ns (Levels of Logic = 8)
  Source:            semi_graph_unit/user_object/BULLET_X_POS_0_44 (FF)
  Destination:       semi_graph_unit/score_user_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: semi_graph_unit/user_object/BULLET_X_POS_0_44 to semi_graph_unit/score_user_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.361   0.753  semi_graph_unit/user_object/BULLET_X_POS_0_44 (semi_graph_unit/user_object/BULLET_X_POS_0_44)
     LUT6:I0->O            4   0.097   0.309  semi_graph_unit/Madd_n0651_cy<6>11 (semi_graph_unit/Madd_n0651_cy<6>)
     LUT3:I2->O           12   0.097   0.734  semi_graph_unit/Madd_n0651_xor<8>11 (semi_graph_unit/n0651<8>)
     LUT5:I0->O            1   0.097   0.000  semi_graph_unit/Mcompar_GND_22_o_BUS_0150_LessThan_272_o_lut<4> (semi_graph_unit/Mcompar_GND_22_o_BUS_0150_LessThan_272_o_lut<4>)
     MUXCY:S->O            1   0.583   0.295  semi_graph_unit/Mcompar_GND_22_o_BUS_0150_LessThan_272_o_cy<4> (semi_graph_unit/Mcompar_GND_22_o_BUS_0150_LessThan_272_o_cy<4>)
     LUT3:I2->O            3   0.097   0.703  semi_graph_unit/GND_22_o_GND_22_o_AND_395_o1 (semi_graph_unit/GND_22_o_GND_22_o_AND_395_o)
     LUT6:I0->O           22   0.097   0.788  semi_graph_unit/killed<1>1 (semi_graph_unit/killed<1>)
     LUT6:I0->O           16   0.097   0.364  semi_graph_unit/_n0882_inv_rstpot (semi_graph_unit/_n0882_inv_rstpot)
     LUT3:I2->O            1   0.097   0.000  semi_graph_unit/score_user_0_dpot (semi_graph_unit/score_user_0_dpot)
     FDCE:D                    0.008          semi_graph_unit/score_user_0
    ----------------------------------------
    Total                      5.578ns (1.631ns logic, 3.947ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'accelerometer_unit/prescaler/r_reg_5'
  Clock period: 1.646ns (frequency: 607.533MHz)
  Total number of paths / destination ports: 284 / 71
-------------------------------------------------------------------------
Delay:               1.646ns (Levels of Logic = 1)
  Source:            accelerometer_unit/read_x_axis/state_reg_FSM_FFd2 (FF)
  Destination:       accelerometer_unit/read_x_axis/received_y_reg_7 (FF)
  Source Clock:      accelerometer_unit/prescaler/r_reg_5 rising
  Destination Clock: accelerometer_unit/prescaler/r_reg_5 rising

  Data Path: accelerometer_unit/read_x_axis/state_reg_FSM_FFd2 to accelerometer_unit/read_x_axis/received_y_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.361   0.777  accelerometer_unit/read_x_axis/state_reg_FSM_FFd2 (accelerometer_unit/read_x_axis/state_reg_FSM_FFd2)
     LUT6:I0->O            9   0.097   0.316  accelerometer_unit/read_x_axis/rewrite_helper1 (accelerometer_unit/read_x_axis/rewrite_helper)
     FDCE:CE                   0.095          accelerometer_unit/read_x_axis/received_y_reg_0
    ----------------------------------------
    Total                      1.646ns (0.553ns logic, 1.093ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1119 / 860
-------------------------------------------------------------------------
Offset:              2.022ns (Levels of Logic = 3)
  Source:            pause_switch (PAD)
  Destination:       semi_graph_unit/user_object/USER_X_POS_9 (FF)
  Destination Clock: clk rising

  Data Path: pause_switch to semi_graph_unit/user_object/USER_X_POS_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.602  pause_switch_IBUF (pause_switch_IBUF)
     LUT4:I0->O           87   0.097   0.809  semi_graph_unit/stop1 (semi_graph_unit/stop)
     LUT6:I0->O           10   0.097   0.321  semi_graph_unit/user_object/_n0984_inv4 (semi_graph_unit/user_object/_n0984_inv)
     FDCE:CE                   0.095          semi_graph_unit/user_object/USER_X_POS_0
    ----------------------------------------
    Total                      2.022ns (0.290ns logic, 1.732ns route)
                                       (14.3% logic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/prescaler/r_reg_5'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              0.793ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       accelerometer_unit/write_INT1MAP6/state_reg_FSM_FFd1 (FF)
  Destination Clock: accelerometer_unit/prescaler/r_reg_5 rising

  Data Path: reset to accelerometer_unit/write_INT1MAP6/state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.443  reset_IBUF (reset_IBUF)
     FDPE:PRE                  0.349          accelerometer_unit/write_INT1MAP6/index_reg_0
    ----------------------------------------
    Total                      0.793ns (0.350ns logic, 0.443ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/read_x_axis/rewrite_helper'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            MISO (PAD)
  Destination:       accelerometer_unit/read_x_axis/received_y_next_0 (LATCH)
  Destination Clock: accelerometer_unit/read_x_axis/rewrite_helper falling

  Data Path: MISO to accelerometer_unit/read_x_axis/received_y_next_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  MISO_IBUF (MISO_IBUF)
     LD:D                     -0.028          accelerometer_unit/read_x_axis/received_y_next_0
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/read_x_axis/state_reg[2]_GND_17_o_Mux_44_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            MISO (PAD)
  Destination:       accelerometer_unit/read_x_axis/received_y_next_1 (LATCH)
  Destination Clock: accelerometer_unit/read_x_axis/state_reg[2]_GND_17_o_Mux_44_o falling

  Data Path: MISO to accelerometer_unit/read_x_axis/received_y_next_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  MISO_IBUF (MISO_IBUF)
     LD:D                     -0.028          accelerometer_unit/read_x_axis/received_y_next_1
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/read_x_axis/state_reg[2]_GND_16_o_Mux_42_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            MISO (PAD)
  Destination:       accelerometer_unit/read_x_axis/received_y_next_2 (LATCH)
  Destination Clock: accelerometer_unit/read_x_axis/state_reg[2]_GND_16_o_Mux_42_o falling

  Data Path: MISO to accelerometer_unit/read_x_axis/received_y_next_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  MISO_IBUF (MISO_IBUF)
     LD:D                     -0.028          accelerometer_unit/read_x_axis/received_y_next_2
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/read_x_axis/state_reg[2]_GND_15_o_Mux_40_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            MISO (PAD)
  Destination:       accelerometer_unit/read_x_axis/received_y_next_3 (LATCH)
  Destination Clock: accelerometer_unit/read_x_axis/state_reg[2]_GND_15_o_Mux_40_o falling

  Data Path: MISO to accelerometer_unit/read_x_axis/received_y_next_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  MISO_IBUF (MISO_IBUF)
     LD:D                     -0.028          accelerometer_unit/read_x_axis/received_y_next_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/read_x_axis/state_reg[2]_GND_14_o_Mux_38_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            MISO (PAD)
  Destination:       accelerometer_unit/read_x_axis/received_y_next_4 (LATCH)
  Destination Clock: accelerometer_unit/read_x_axis/state_reg[2]_GND_14_o_Mux_38_o falling

  Data Path: MISO to accelerometer_unit/read_x_axis/received_y_next_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  MISO_IBUF (MISO_IBUF)
     LD:D                     -0.028          accelerometer_unit/read_x_axis/received_y_next_4
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/read_x_axis/state_reg[2]_GND_13_o_Mux_36_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            MISO (PAD)
  Destination:       accelerometer_unit/read_x_axis/received_y_next_5 (LATCH)
  Destination Clock: accelerometer_unit/read_x_axis/state_reg[2]_GND_13_o_Mux_36_o falling

  Data Path: MISO to accelerometer_unit/read_x_axis/received_y_next_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  MISO_IBUF (MISO_IBUF)
     LD:D                     -0.028          accelerometer_unit/read_x_axis/received_y_next_5
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/read_x_axis/state_reg[2]_GND_12_o_Mux_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            MISO (PAD)
  Destination:       accelerometer_unit/read_x_axis/received_y_next_6 (LATCH)
  Destination Clock: accelerometer_unit/read_x_axis/state_reg[2]_GND_12_o_Mux_34_o falling

  Data Path: MISO to accelerometer_unit/read_x_axis/received_y_next_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  MISO_IBUF (MISO_IBUF)
     LD:D                     -0.028          accelerometer_unit/read_x_axis/received_y_next_6
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'accelerometer_unit/read_x_axis/state_reg[2]_GND_11_o_Mux_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            MISO (PAD)
  Destination:       accelerometer_unit/read_x_axis/received_y_next_7 (LATCH)
  Destination Clock: accelerometer_unit/read_x_axis/state_reg[2]_GND_11_o_Mux_32_o falling

  Data Path: MISO to accelerometer_unit/read_x_axis/received_y_next_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  MISO_IBUF (MISO_IBUF)
     LD:D                     -0.028          accelerometer_unit/read_x_axis/received_y_next_7
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/user_object/reset_received_y[2]_AND_146_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/user_object/tmp_received_y_2_LDC (LATCH)
  Destination Clock: semi_graph_unit/user_object/reset_received_y[2]_AND_146_o falling

  Data Path: reset to semi_graph_unit/user_object/tmp_received_y_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/user_object/reset_received_y[2]_AND_147_o1 (semi_graph_unit/user_object/reset_received_y[2]_AND_147_o)
     LDC:CLR                   0.349          semi_graph_unit/user_object/tmp_received_y_2_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/user_object/reset_received_y[0]_AND_150_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/user_object/tmp_received_y_0_LDC (LATCH)
  Destination Clock: semi_graph_unit/user_object/reset_received_y[0]_AND_150_o falling

  Data Path: reset to semi_graph_unit/user_object/tmp_received_y_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/user_object/reset_received_y[0]_AND_151_o1 (semi_graph_unit/user_object/reset_received_y[0]_AND_151_o)
     LDC:CLR                   0.349          semi_graph_unit/user_object/tmp_received_y_0_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/user_object/reset_received_y[1]_AND_148_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/user_object/tmp_received_y_1_LDC (LATCH)
  Destination Clock: semi_graph_unit/user_object/reset_received_y[1]_AND_148_o falling

  Data Path: reset to semi_graph_unit/user_object/tmp_received_y_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/user_object/reset_received_y[1]_AND_149_o1 (semi_graph_unit/user_object/reset_received_y[1]_AND_149_o)
     LDC:CLR                   0.349          semi_graph_unit/user_object/tmp_received_y_1_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/user_object/reset_received_y[3]_AND_144_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/user_object/tmp_received_y_3_LDC (LATCH)
  Destination Clock: semi_graph_unit/user_object/reset_received_y[3]_AND_144_o falling

  Data Path: reset to semi_graph_unit/user_object/tmp_received_y_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/user_object/reset_received_y[3]_AND_145_o1 (semi_graph_unit/user_object/reset_received_y[3]_AND_145_o)
     LDC:CLR                   0.349          semi_graph_unit/user_object/tmp_received_y_3_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/user_object/reset_received_y[4]_AND_142_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/user_object/tmp_received_y_4_LDC (LATCH)
  Destination Clock: semi_graph_unit/user_object/reset_received_y[4]_AND_142_o falling

  Data Path: reset to semi_graph_unit/user_object/tmp_received_y_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/user_object/reset_received_y[4]_AND_143_o1 (semi_graph_unit/user_object/reset_received_y[4]_AND_143_o)
     LDC:CLR                   0.349          semi_graph_unit/user_object/tmp_received_y_4_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/user_object/reset_received_y[5]_AND_140_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/user_object/tmp_received_y_5_LDC (LATCH)
  Destination Clock: semi_graph_unit/user_object/reset_received_y[5]_AND_140_o falling

  Data Path: reset to semi_graph_unit/user_object/tmp_received_y_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/user_object/reset_received_y[5]_AND_141_o1 (semi_graph_unit/user_object/reset_received_y[5]_AND_141_o)
     LDC:CLR                   0.349          semi_graph_unit/user_object/tmp_received_y_5_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/user_object/reset_received_y[6]_AND_138_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/user_object/tmp_received_y_6_LDC (LATCH)
  Destination Clock: semi_graph_unit/user_object/reset_received_y[6]_AND_138_o falling

  Data Path: reset to semi_graph_unit/user_object/tmp_received_y_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/user_object/reset_received_y[6]_AND_139_o1 (semi_graph_unit/user_object/reset_received_y[6]_AND_139_o)
     LDC:CLR                   0.349          semi_graph_unit/user_object/tmp_received_y_6_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/user_object/reset_received_y[7]_AND_136_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/user_object/tmp_received_y_7_LDC (LATCH)
  Destination Clock: semi_graph_unit/user_object/reset_received_y[7]_AND_136_o falling

  Data Path: reset to semi_graph_unit/user_object/tmp_received_y_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/user_object/reset_received_y[7]_AND_137_o1 (semi_graph_unit/user_object/reset_received_y[7]_AND_137_o)
     LDC:CLR                   0.349          semi_graph_unit/user_object/tmp_received_y_7_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[0]_AND_177_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.293ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_0_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[0]_AND_177_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            6   0.097   0.302  semi_graph_unit/enemy_object1/reset_random_number_x[0]_AND_178_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[0]_AND_178_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_0_LDC
    ----------------------------------------
    Total                      1.293ns (0.447ns logic, 0.846ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[1]_AND_175_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_1_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[1]_AND_175_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  semi_graph_unit/enemy_object1/reset_random_number_x[1]_AND_176_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[1]_AND_176_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_1_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[2]_AND_173_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.284ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_2_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[2]_AND_173_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            4   0.097   0.293  semi_graph_unit/enemy_object1/reset_random_number_x[2]_AND_174_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[2]_AND_174_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_2_LDC
    ----------------------------------------
    Total                      1.284ns (0.447ns logic, 0.837ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[3]_AND_171_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_3_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[3]_AND_171_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  semi_graph_unit/enemy_object1/reset_random_number_x[3]_AND_172_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[3]_AND_172_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_3_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[4]_AND_169_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_4_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[4]_AND_169_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  semi_graph_unit/enemy_object1/reset_random_number_x[4]_AND_170_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[4]_AND_170_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_4_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[6]_AND_165_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_6_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[6]_AND_165_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  semi_graph_unit/enemy_object1/reset_random_number_x[6]_AND_166_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[6]_AND_166_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_6_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[7]_AND_163_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_7_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[7]_AND_163_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object1/reset_random_number_x[7]_AND_164_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[7]_AND_164_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_7_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[5]_AND_167_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_5_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[5]_AND_167_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object1/reset_random_number_x[5]_AND_168_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[5]_AND_168_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_5_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[8]_AND_161_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_8_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[8]_AND_161_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object1/reset_random_number_x[8]_AND_162_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[8]_AND_162_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_8_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object1/reset_random_number_x[9]_AND_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object1/ENEMY_X_POS_9_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object1/reset_random_number_x[9]_AND_159_o falling

  Data Path: reset to semi_graph_unit/enemy_object1/ENEMY_X_POS_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object1/reset_random_number_x[9]_AND_160_o1 (semi_graph_unit/enemy_object1/reset_random_number_x[9]_AND_160_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object1/ENEMY_X_POS_9_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object2/reset_random_number_x[0]_AND_204_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object2/ENEMY_X_POS_0_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object2/reset_random_number_x[0]_AND_204_o falling

  Data Path: reset to semi_graph_unit/enemy_object2/ENEMY_X_POS_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object2/reset_random_number_x[0]_AND_205_o1 (semi_graph_unit/enemy_object2/reset_random_number_x[0]_AND_205_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object2/ENEMY_X_POS_0_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object2/reset_random_number_x[1]_AND_202_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.284ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object2/ENEMY_X_POS_1_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object2/reset_random_number_x[1]_AND_202_o falling

  Data Path: reset to semi_graph_unit/enemy_object2/ENEMY_X_POS_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            4   0.097   0.293  semi_graph_unit/enemy_object2/reset_random_number_x[1]_AND_203_o1 (semi_graph_unit/enemy_object2/reset_random_number_x[1]_AND_203_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object2/ENEMY_X_POS_1_LDC
    ----------------------------------------
    Total                      1.284ns (0.447ns logic, 0.837ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object2/reset_random_number_x[3]_AND_198_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object2/ENEMY_X_POS_3_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object2/reset_random_number_x[3]_AND_198_o falling

  Data Path: reset to semi_graph_unit/enemy_object2/ENEMY_X_POS_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object2/reset_random_number_x[3]_AND_199_o1 (semi_graph_unit/enemy_object2/reset_random_number_x[3]_AND_199_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object2/ENEMY_X_POS_3_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object2/reset_random_number_x[4]_AND_196_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object2/ENEMY_X_POS_4_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object2/reset_random_number_x[4]_AND_196_o falling

  Data Path: reset to semi_graph_unit/enemy_object2/ENEMY_X_POS_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object2/reset_random_number_x[4]_AND_197_o1 (semi_graph_unit/enemy_object2/reset_random_number_x[4]_AND_197_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object2/ENEMY_X_POS_4_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object2/reset_random_number_x[6]_AND_192_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object2/ENEMY_X_POS_6_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object2/reset_random_number_x[6]_AND_192_o falling

  Data Path: reset to semi_graph_unit/enemy_object2/ENEMY_X_POS_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object2/reset_random_number_x[6]_AND_193_o1 (semi_graph_unit/enemy_object2/reset_random_number_x[6]_AND_193_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object2/ENEMY_X_POS_6_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object2/reset_random_number_x[7]_AND_190_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object2/ENEMY_X_POS_7_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object2/reset_random_number_x[7]_AND_190_o falling

  Data Path: reset to semi_graph_unit/enemy_object2/ENEMY_X_POS_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object2/reset_random_number_x[7]_AND_191_o1 (semi_graph_unit/enemy_object2/reset_random_number_x[7]_AND_191_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object2/ENEMY_X_POS_7_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object2/reset_random_number_x[8]_AND_188_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object2/ENEMY_X_POS_8_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object2/reset_random_number_x[8]_AND_188_o falling

  Data Path: reset to semi_graph_unit/enemy_object2/ENEMY_X_POS_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object2/reset_random_number_x[8]_AND_189_o1 (semi_graph_unit/enemy_object2/reset_random_number_x[8]_AND_189_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object2/ENEMY_X_POS_8_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object2/reset_random_number_x[9]_AND_186_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object2/ENEMY_X_POS_9_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object2/reset_random_number_x[9]_AND_186_o falling

  Data Path: reset to semi_graph_unit/enemy_object2/ENEMY_X_POS_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object2/reset_random_number_x[9]_AND_187_o1 (semi_graph_unit/enemy_object2/reset_random_number_x[9]_AND_187_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object2/ENEMY_X_POS_9_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[0]_AND_231_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.284ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_0_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[0]_AND_231_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            4   0.097   0.293  semi_graph_unit/enemy_object3/reset_random_number_x[0]_AND_232_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[0]_AND_232_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_0_LDC
    ----------------------------------------
    Total                      1.284ns (0.447ns logic, 0.837ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[1]_AND_229_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_1_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[1]_AND_229_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object3/reset_random_number_x[1]_AND_230_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[1]_AND_230_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_1_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[2]_AND_227_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_2_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[2]_AND_227_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  semi_graph_unit/enemy_object3/reset_random_number_x[2]_AND_228_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[2]_AND_228_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_2_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[3]_AND_225_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_3_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[3]_AND_225_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object3/reset_random_number_x[3]_AND_226_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[3]_AND_226_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_3_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[4]_AND_223_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_4_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[4]_AND_223_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  semi_graph_unit/enemy_object3/reset_random_number_x[4]_AND_224_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[4]_AND_224_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_4_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[6]_AND_219_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_6_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[6]_AND_219_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object3/reset_random_number_x[6]_AND_220_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[6]_AND_220_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_6_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[7]_AND_217_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.284ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_7_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[7]_AND_217_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            4   0.097   0.293  semi_graph_unit/enemy_object3/reset_random_number_x[7]_AND_218_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[7]_AND_218_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_7_LDC
    ----------------------------------------
    Total                      1.284ns (0.447ns logic, 0.837ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[5]_AND_221_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_5_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[5]_AND_221_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object3/reset_random_number_x[5]_AND_222_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[5]_AND_222_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_5_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object3/reset_random_number_x[9]_AND_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object3/ENEMY_X_POS_9_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object3/reset_random_number_x[9]_AND_213_o falling

  Data Path: reset to semi_graph_unit/enemy_object3/ENEMY_X_POS_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object3/reset_random_number_x[9]_AND_214_o1 (semi_graph_unit/enemy_object3/reset_random_number_x[9]_AND_214_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object3/ENEMY_X_POS_9_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object4/reset_random_number_x[1]_AND_256_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object4/ENEMY_X_POS_1_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object4/reset_random_number_x[1]_AND_256_o falling

  Data Path: reset to semi_graph_unit/enemy_object4/ENEMY_X_POS_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object4/reset_random_number_x[1]_AND_257_o1 (semi_graph_unit/enemy_object4/reset_random_number_x[1]_AND_257_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object4/ENEMY_X_POS_1_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object4/reset_random_number_x[3]_AND_252_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object4/ENEMY_X_POS_3_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object4/reset_random_number_x[3]_AND_252_o falling

  Data Path: reset to semi_graph_unit/enemy_object4/ENEMY_X_POS_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object4/reset_random_number_x[3]_AND_253_o1 (semi_graph_unit/enemy_object4/reset_random_number_x[3]_AND_253_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object4/ENEMY_X_POS_3_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object4/reset_random_number_x[4]_AND_250_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object4/ENEMY_X_POS_4_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object4/reset_random_number_x[4]_AND_250_o falling

  Data Path: reset to semi_graph_unit/enemy_object4/ENEMY_X_POS_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object4/reset_random_number_x[4]_AND_251_o1 (semi_graph_unit/enemy_object4/reset_random_number_x[4]_AND_251_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object4/ENEMY_X_POS_4_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object4/reset_random_number_x[6]_AND_246_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object4/ENEMY_X_POS_6_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object4/reset_random_number_x[6]_AND_246_o falling

  Data Path: reset to semi_graph_unit/enemy_object4/ENEMY_X_POS_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object4/reset_random_number_x[6]_AND_247_o1 (semi_graph_unit/enemy_object4/reset_random_number_x[6]_AND_247_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object4/ENEMY_X_POS_6_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object4/reset_random_number_x[7]_AND_244_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object4/ENEMY_X_POS_7_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object4/reset_random_number_x[7]_AND_244_o falling

  Data Path: reset to semi_graph_unit/enemy_object4/ENEMY_X_POS_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object4/reset_random_number_x[7]_AND_245_o1 (semi_graph_unit/enemy_object4/reset_random_number_x[7]_AND_245_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object4/ENEMY_X_POS_7_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object4/reset_random_number_x[8]_AND_242_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object4/ENEMY_X_POS_8_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object4/reset_random_number_x[8]_AND_242_o falling

  Data Path: reset to semi_graph_unit/enemy_object4/ENEMY_X_POS_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object4/reset_random_number_x[8]_AND_243_o1 (semi_graph_unit/enemy_object4/reset_random_number_x[8]_AND_243_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object4/ENEMY_X_POS_8_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object4/reset_random_number_x[9]_AND_240_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object4/ENEMY_X_POS_9_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object4/reset_random_number_x[9]_AND_240_o falling

  Data Path: reset to semi_graph_unit/enemy_object4/ENEMY_X_POS_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object4/reset_random_number_x[9]_AND_241_o1 (semi_graph_unit/enemy_object4/reset_random_number_x[9]_AND_241_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object4/ENEMY_X_POS_9_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object5/reset_random_number_x[0]_AND_285_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object5/ENEMY_X_POS_0_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object5/reset_random_number_x[0]_AND_285_o falling

  Data Path: reset to semi_graph_unit/enemy_object5/ENEMY_X_POS_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object5/reset_random_number_x[0]_AND_286_o1 (semi_graph_unit/enemy_object5/reset_random_number_x[0]_AND_286_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object5/ENEMY_X_POS_0_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object5/reset_random_number_x[1]_AND_283_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object5/ENEMY_X_POS_1_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object5/reset_random_number_x[1]_AND_283_o falling

  Data Path: reset to semi_graph_unit/enemy_object5/ENEMY_X_POS_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object5/reset_random_number_x[1]_AND_284_o1 (semi_graph_unit/enemy_object5/reset_random_number_x[1]_AND_284_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object5/ENEMY_X_POS_1_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object5/reset_random_number_x[2]_AND_281_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object5/ENEMY_X_POS_2_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object5/reset_random_number_x[2]_AND_281_o falling

  Data Path: reset to semi_graph_unit/enemy_object5/ENEMY_X_POS_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  semi_graph_unit/enemy_object5/reset_random_number_x[2]_AND_282_o1 (semi_graph_unit/enemy_object5/reset_random_number_x[2]_AND_282_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object5/ENEMY_X_POS_2_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object5/reset_random_number_x[3]_AND_279_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object5/ENEMY_X_POS_3_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object5/reset_random_number_x[3]_AND_279_o falling

  Data Path: reset to semi_graph_unit/enemy_object5/ENEMY_X_POS_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object5/reset_random_number_x[3]_AND_280_o1 (semi_graph_unit/enemy_object5/reset_random_number_x[3]_AND_280_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object5/ENEMY_X_POS_3_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object5/reset_random_number_x[6]_AND_273_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object5/ENEMY_X_POS_6_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object5/reset_random_number_x[6]_AND_273_o falling

  Data Path: reset to semi_graph_unit/enemy_object5/ENEMY_X_POS_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object5/reset_random_number_x[6]_AND_274_o1 (semi_graph_unit/enemy_object5/reset_random_number_x[6]_AND_274_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object5/ENEMY_X_POS_6_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object5/reset_random_number_x[7]_AND_271_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object5/ENEMY_X_POS_7_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object5/reset_random_number_x[7]_AND_271_o falling

  Data Path: reset to semi_graph_unit/enemy_object5/ENEMY_X_POS_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object5/reset_random_number_x[7]_AND_272_o1 (semi_graph_unit/enemy_object5/reset_random_number_x[7]_AND_272_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object5/ENEMY_X_POS_7_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object5/reset_random_number_x[8]_AND_269_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object5/ENEMY_X_POS_8_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object5/reset_random_number_x[8]_AND_269_o falling

  Data Path: reset to semi_graph_unit/enemy_object5/ENEMY_X_POS_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object5/reset_random_number_x[8]_AND_270_o1 (semi_graph_unit/enemy_object5/reset_random_number_x[8]_AND_270_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object5/ENEMY_X_POS_8_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object5/reset_random_number_x[9]_AND_267_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object5/ENEMY_X_POS_9_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object5/reset_random_number_x[9]_AND_267_o falling

  Data Path: reset to semi_graph_unit/enemy_object5/ENEMY_X_POS_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object5/reset_random_number_x[9]_AND_268_o1 (semi_graph_unit/enemy_object5/reset_random_number_x[9]_AND_268_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object5/ENEMY_X_POS_9_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object6/reset_random_number_x[0]_AND_312_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object6/ENEMY_X_POS_0_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object6/reset_random_number_x[0]_AND_312_o falling

  Data Path: reset to semi_graph_unit/enemy_object6/ENEMY_X_POS_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object6/reset_random_number_x[0]_AND_313_o1 (semi_graph_unit/enemy_object6/reset_random_number_x[0]_AND_313_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object6/ENEMY_X_POS_0_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object6/reset_random_number_x[7]_AND_298_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object6/ENEMY_X_POS_7_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object6/reset_random_number_x[7]_AND_298_o falling

  Data Path: reset to semi_graph_unit/enemy_object6/ENEMY_X_POS_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object6/reset_random_number_x[7]_AND_299_o1 (semi_graph_unit/enemy_object6/reset_random_number_x[7]_AND_299_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object6/ENEMY_X_POS_7_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object6/reset_random_number_x[8]_AND_296_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object6/ENEMY_X_POS_8_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object6/reset_random_number_x[8]_AND_296_o falling

  Data Path: reset to semi_graph_unit/enemy_object6/ENEMY_X_POS_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object6/reset_random_number_x[8]_AND_297_o1 (semi_graph_unit/enemy_object6/reset_random_number_x[8]_AND_297_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object6/ENEMY_X_POS_8_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semi_graph_unit/enemy_object6/reset_random_number_x[9]_AND_294_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       semi_graph_unit/enemy_object6/ENEMY_X_POS_9_LDC (LATCH)
  Destination Clock: semi_graph_unit/enemy_object6/reset_random_number_x[9]_AND_294_o falling

  Data Path: reset to semi_graph_unit/enemy_object6/ENEMY_X_POS_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           406   0.001   0.543  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.097   0.283  semi_graph_unit/enemy_object6/reset_random_number_x[9]_AND_295_o1 (semi_graph_unit/enemy_object6/reset_random_number_x[9]_AND_295_o)
     LDC:CLR                   0.349          semi_graph_unit/enemy_object6/ENEMY_X_POS_9_LDC
    ----------------------------------------
    Total                      1.274ns (0.447ns logic, 0.827ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 365 / 26
-------------------------------------------------------------------------
Offset:              2.578ns (Levels of Logic = 4)
  Source:            display_module/q_reg_15 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      clk rising

  Data Path: display_module/q_reg_15 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.361   0.768  display_module/q_reg_15 (display_module/q_reg_15)
     LUT6:I0->O            1   0.097   0.295  display_module/Mmux_hex_in<1>11 (display_module/Mmux_hex_in<1>1)
     LUT5:I4->O            7   0.097   0.584  display_module/Mmux_hex_in<1>12 (display_module/hex_in<1>)
     LUT4:I0->O            1   0.097   0.279  display_module/Mram__n0050[0:6]61 (sseg_6_OBUF)
     OBUF:I->O                 0.000          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      2.578ns (0.652ns logic, 1.926ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accelerometer_unit/prescaler/r_reg_5'
  Total number of paths / destination ports: 102 / 3
-------------------------------------------------------------------------
Offset:              3.161ns (Levels of Logic = 5)
  Source:            accelerometer_unit/write_INT1MAP4/state_reg_FSM_FFd1 (FF)
  Destination:       MOSI (PAD)
  Source Clock:      accelerometer_unit/prescaler/r_reg_5 rising

  Data Path: accelerometer_unit/write_INT1MAP4/state_reg_FSM_FFd1 to MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.361   0.539  accelerometer_unit/write_INT1MAP4/state_reg_FSM_FFd1 (accelerometer_unit/write_INT1MAP4/state_reg_FSM_FFd1)
     LUT3:I0->O            3   0.097   0.703  accelerometer_unit/write_INT1MAP4/state_reg[2]_state_reg[2]_OR_71_o1 (accelerometer_unit/writeSS3)
     LUT6:I0->O            1   0.097   0.379  accelerometer_unit/selectMOSI_output/selected3 (accelerometer_unit/selectMOSI_output/selected2)
     LUT6:I4->O            1   0.097   0.511  accelerometer_unit/selectMOSI_output/selected4 (accelerometer_unit/selectMOSI_output/selected3)
     LUT6:I3->O            1   0.097   0.279  accelerometer_unit/selectMOSI_output/selected6 (MOSI_OBUF)
     OBUF:I->O                 0.000          MOSI_OBUF (MOSI)
    ----------------------------------------
    Total                      3.161ns (0.749ns logic, 2.412ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accelerometer_unit/write_INT1MAP5/state_reg[2]_GND_8_o_Mux_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.616ns (Levels of Logic = 4)
  Source:            accelerometer_unit/write_INT1MAP5/mosi_reg (LATCH)
  Destination:       MOSI (PAD)
  Source Clock:      accelerometer_unit/write_INT1MAP5/state_reg[2]_GND_8_o_Mux_26_o falling

  Data Path: accelerometer_unit/write_INT1MAP5/mosi_reg to MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.683  accelerometer_unit/write_INT1MAP5/mosi_reg (accelerometer_unit/write_INT1MAP5/mosi_reg)
     LUT6:I1->O            1   0.097   0.379  accelerometer_unit/selectMOSI_output/selected3 (accelerometer_unit/selectMOSI_output/selected2)
     LUT6:I4->O            1   0.097   0.511  accelerometer_unit/selectMOSI_output/selected4 (accelerometer_unit/selectMOSI_output/selected3)
     LUT6:I3->O            1   0.097   0.279  accelerometer_unit/selectMOSI_output/selected6 (MOSI_OBUF)
     OBUF:I->O                 0.000          MOSI_OBUF (MOSI)
    ----------------------------------------
    Total                      2.616ns (0.763ns logic, 1.853ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accelerometer_unit/write_INT1MAP6/state_reg[2]_GND_8_o_Mux_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.444ns (Levels of Logic = 4)
  Source:            accelerometer_unit/write_INT1MAP6/mosi_reg (LATCH)
  Destination:       MOSI (PAD)
  Source Clock:      accelerometer_unit/write_INT1MAP6/state_reg[2]_GND_8_o_Mux_26_o falling

  Data Path: accelerometer_unit/write_INT1MAP6/mosi_reg to MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  accelerometer_unit/write_INT1MAP6/mosi_reg (accelerometer_unit/write_INT1MAP6/mosi_reg)
     LUT6:I3->O            1   0.097   0.379  accelerometer_unit/selectMOSI_output/selected3 (accelerometer_unit/selectMOSI_output/selected2)
     LUT6:I4->O            1   0.097   0.511  accelerometer_unit/selectMOSI_output/selected4 (accelerometer_unit/selectMOSI_output/selected3)
     LUT6:I3->O            1   0.097   0.279  accelerometer_unit/selectMOSI_output/selected6 (MOSI_OBUF)
     OBUF:I->O                 0.000          MOSI_OBUF (MOSI)
    ----------------------------------------
    Total                      2.444ns (0.763ns logic, 1.681ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accelerometer_unit/write_INT1MAP4/state_reg[2]_GND_8_o_Mux_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.228ns (Levels of Logic = 4)
  Source:            accelerometer_unit/write_INT1MAP4/mosi_reg (LATCH)
  Destination:       MOSI (PAD)
  Source Clock:      accelerometer_unit/write_INT1MAP4/state_reg[2]_GND_8_o_Mux_26_o falling

  Data Path: accelerometer_unit/write_INT1MAP4/mosi_reg to MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  accelerometer_unit/write_INT1MAP4/mosi_reg (accelerometer_unit/write_INT1MAP4/mosi_reg)
     LUT6:I5->O            1   0.097   0.379  accelerometer_unit/selectMOSI_output/selected3 (accelerometer_unit/selectMOSI_output/selected2)
     LUT6:I4->O            1   0.097   0.511  accelerometer_unit/selectMOSI_output/selected4 (accelerometer_unit/selectMOSI_output/selected3)
     LUT6:I3->O            1   0.097   0.279  accelerometer_unit/selectMOSI_output/selected6 (MOSI_OBUF)
     OBUF:I->O                 0.000          MOSI_OBUF (MOSI)
    ----------------------------------------
    Total                      2.228ns (0.763ns logic, 1.465ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accelerometer_unit/write_INT1MAP3/state_reg[2]_GND_8_o_Mux_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.752ns (Levels of Logic = 3)
  Source:            accelerometer_unit/write_INT1MAP3/mosi_reg (LATCH)
  Destination:       MOSI (PAD)
  Source Clock:      accelerometer_unit/write_INT1MAP3/state_reg[2]_GND_8_o_Mux_26_o falling

  Data Path: accelerometer_unit/write_INT1MAP3/mosi_reg to MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  accelerometer_unit/write_INT1MAP3/mosi_reg (accelerometer_unit/write_INT1MAP3/mosi_reg)
     LUT6:I5->O            1   0.097   0.511  accelerometer_unit/selectMOSI_output/selected4 (accelerometer_unit/selectMOSI_output/selected3)
     LUT6:I3->O            1   0.097   0.279  accelerometer_unit/selectMOSI_output/selected6 (MOSI_OBUF)
     OBUF:I->O                 0.000          MOSI_OBUF (MOSI)
    ----------------------------------------
    Total                      1.752ns (0.666ns logic, 1.086ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accelerometer_unit/write_INT1MAP2/state_reg[2]_GND_8_o_Mux_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.881ns (Levels of Logic = 3)
  Source:            accelerometer_unit/write_INT1MAP2/mosi_reg (LATCH)
  Destination:       MOSI (PAD)
  Source Clock:      accelerometer_unit/write_INT1MAP2/state_reg[2]_GND_8_o_Mux_26_o falling

  Data Path: accelerometer_unit/write_INT1MAP2/mosi_reg to MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  accelerometer_unit/write_INT1MAP2/mosi_reg (accelerometer_unit/write_INT1MAP2/mosi_reg)
     LUT6:I2->O            1   0.097   0.379  accelerometer_unit/selectMOSI_output/selected5 (accelerometer_unit/selectMOSI_output/selected4)
     LUT6:I4->O            1   0.097   0.279  accelerometer_unit/selectMOSI_output/selected6 (MOSI_OBUF)
     OBUF:I->O                 0.000          MOSI_OBUF (MOSI)
    ----------------------------------------
    Total                      1.881ns (0.666ns logic, 1.215ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accelerometer_unit/read_x_axis/state_reg[2]_GND_19_o_Mux_48_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 3)
  Source:            accelerometer_unit/read_x_axis/mosi_reg (LATCH)
  Destination:       MOSI (PAD)
  Source Clock:      accelerometer_unit/read_x_axis/state_reg[2]_GND_19_o_Mux_48_o falling

  Data Path: accelerometer_unit/read_x_axis/mosi_reg to MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  accelerometer_unit/read_x_axis/mosi_reg (accelerometer_unit/read_x_axis/mosi_reg)
     LUT6:I4->O            1   0.097   0.379  accelerometer_unit/selectMOSI_output/selected5 (accelerometer_unit/selectMOSI_output/selected4)
     LUT6:I4->O            1   0.097   0.279  accelerometer_unit/selectMOSI_output/selected6 (MOSI_OBUF)
     OBUF:I->O                 0.000          MOSI_OBUF (MOSI)
    ----------------------------------------
    Total                      1.704ns (0.666ns logic, 1.038ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accelerometer_unit/write_INT1MAP/state_reg[2]_GND_8_o_Mux_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.934ns (Levels of Logic = 3)
  Source:            accelerometer_unit/write_INT1MAP/mosi_reg (LATCH)
  Destination:       MOSI (PAD)
  Source Clock:      accelerometer_unit/write_INT1MAP/state_reg[2]_GND_8_o_Mux_26_o falling

  Data Path: accelerometer_unit/write_INT1MAP/mosi_reg to MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.693  accelerometer_unit/write_INT1MAP/mosi_reg (accelerometer_unit/write_INT1MAP/mosi_reg)
     LUT6:I0->O            1   0.097   0.295  accelerometer_unit/selectMOSI_output/selected2 (accelerometer_unit/selectMOSI_output/selected1)
     LUT6:I5->O            1   0.097   0.279  accelerometer_unit/selectMOSI_output/selected6 (MOSI_OBUF)
     OBUF:I->O                 0.000          MOSI_OBUF (MOSI)
    ----------------------------------------
    Total                      1.934ns (0.666ns logic, 1.268ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock accelerometer_unit/prescaler/r_reg_5
-------------------------------------------------------------+---------+---------+---------+---------+
                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5                         |    1.646|         |         |         |
accelerometer_unit/read_x_axis/rewrite_helper                |         |    0.759|         |         |
accelerometer_unit/read_x_axis/state_reg[2]_GND_11_o_Mux_32_o|         |    0.759|         |         |
accelerometer_unit/read_x_axis/state_reg[2]_GND_12_o_Mux_34_o|         |    0.759|         |         |
accelerometer_unit/read_x_axis/state_reg[2]_GND_13_o_Mux_36_o|         |    0.759|         |         |
accelerometer_unit/read_x_axis/state_reg[2]_GND_14_o_Mux_38_o|         |    0.759|         |         |
accelerometer_unit/read_x_axis/state_reg[2]_GND_15_o_Mux_40_o|         |    0.759|         |         |
accelerometer_unit/read_x_axis/state_reg[2]_GND_16_o_Mux_42_o|         |    0.759|         |         |
accelerometer_unit/read_x_axis/state_reg[2]_GND_17_o_Mux_44_o|         |    0.759|         |         |
-------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock accelerometer_unit/read_x_axis/state_reg[2]_GND_19_o_Mux_48_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.197|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock accelerometer_unit/write_INT1MAP/state_reg[2]_GND_8_o_Mux_26_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.183|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock accelerometer_unit/write_INT1MAP2/state_reg[2]_GND_8_o_Mux_26_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.179|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock accelerometer_unit/write_INT1MAP3/state_reg[2]_GND_8_o_Mux_26_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.179|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock accelerometer_unit/write_INT1MAP4/state_reg[2]_GND_8_o_Mux_26_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.179|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock accelerometer_unit/write_INT1MAP5/state_reg[2]_GND_8_o_Mux_26_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.183|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock accelerometer_unit/write_INT1MAP6/state_reg[2]_GND_8_o_Mux_26_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.183|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5                            |    1.396|         |         |         |
clk                                                             |    5.578|         |         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[0]_AND_177_o|         |    5.740|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[1]_AND_175_o|         |    4.923|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[2]_AND_173_o|         |    5.146|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[3]_AND_171_o|         |    5.612|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[4]_AND_169_o|         |    4.945|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[5]_AND_167_o|         |    5.422|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[6]_AND_165_o|         |    5.471|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[7]_AND_163_o|         |    5.212|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[8]_AND_161_o|         |    5.248|         |         |
semi_graph_unit/enemy_object1/reset_random_number_x[9]_AND_159_o|         |    5.393|         |         |
semi_graph_unit/enemy_object2/reset_random_number_x[0]_AND_204_o|         |    5.210|         |         |
semi_graph_unit/enemy_object2/reset_random_number_x[1]_AND_202_o|         |    5.050|         |         |
semi_graph_unit/enemy_object2/reset_random_number_x[3]_AND_198_o|         |    5.033|         |         |
semi_graph_unit/enemy_object2/reset_random_number_x[4]_AND_196_o|         |    5.123|         |         |
semi_graph_unit/enemy_object2/reset_random_number_x[6]_AND_192_o|         |    5.598|         |         |
semi_graph_unit/enemy_object2/reset_random_number_x[7]_AND_190_o|         |    5.526|         |         |
semi_graph_unit/enemy_object2/reset_random_number_x[8]_AND_188_o|         |    5.562|         |         |
semi_graph_unit/enemy_object2/reset_random_number_x[9]_AND_186_o|         |    5.707|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[0]_AND_231_o|         |    5.332|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[1]_AND_229_o|         |    5.040|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[2]_AND_227_o|         |    5.182|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[3]_AND_225_o|         |    5.023|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[4]_AND_223_o|         |    5.117|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[5]_AND_221_o|         |    5.726|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[6]_AND_219_o|         |    5.588|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[7]_AND_217_o|         |    5.552|         |         |
semi_graph_unit/enemy_object3/reset_random_number_x[9]_AND_213_o|         |    5.697|         |         |
semi_graph_unit/enemy_object4/reset_random_number_x[1]_AND_256_o|         |    4.647|         |         |
semi_graph_unit/enemy_object4/reset_random_number_x[3]_AND_252_o|         |    4.629|         |         |
semi_graph_unit/enemy_object4/reset_random_number_x[4]_AND_250_o|         |    4.719|         |         |
semi_graph_unit/enemy_object4/reset_random_number_x[6]_AND_246_o|         |    5.194|         |         |
semi_graph_unit/enemy_object4/reset_random_number_x[7]_AND_244_o|         |    5.278|         |         |
semi_graph_unit/enemy_object4/reset_random_number_x[8]_AND_242_o|         |    5.314|         |         |
semi_graph_unit/enemy_object4/reset_random_number_x[9]_AND_240_o|         |    5.437|         |         |
semi_graph_unit/enemy_object5/reset_random_number_x[0]_AND_285_o|         |    5.028|         |         |
semi_graph_unit/enemy_object5/reset_random_number_x[1]_AND_283_o|         |    4.868|         |         |
semi_graph_unit/enemy_object5/reset_random_number_x[2]_AND_281_o|         |    5.558|         |         |
semi_graph_unit/enemy_object5/reset_random_number_x[3]_AND_279_o|         |    4.851|         |         |
semi_graph_unit/enemy_object5/reset_random_number_x[6]_AND_273_o|         |    5.416|         |         |
semi_graph_unit/enemy_object5/reset_random_number_x[7]_AND_271_o|         |    5.344|         |         |
semi_graph_unit/enemy_object5/reset_random_number_x[8]_AND_269_o|         |    5.380|         |         |
semi_graph_unit/enemy_object5/reset_random_number_x[9]_AND_267_o|         |    5.525|         |         |
semi_graph_unit/enemy_object6/reset_random_number_x[0]_AND_312_o|         |    5.073|         |         |
semi_graph_unit/enemy_object6/reset_random_number_x[7]_AND_298_o|         |    5.389|         |         |
semi_graph_unit/enemy_object6/reset_random_number_x[8]_AND_296_o|         |    5.425|         |         |
semi_graph_unit/enemy_object6/reset_random_number_x[9]_AND_294_o|         |    5.570|         |         |
semi_graph_unit/user_object/reset_received_y[0]_AND_150_o       |         |    3.980|         |         |
semi_graph_unit/user_object/reset_received_y[1]_AND_148_o       |         |    3.849|         |         |
semi_graph_unit/user_object/reset_received_y[2]_AND_146_o       |         |    3.935|         |         |
semi_graph_unit/user_object/reset_received_y[3]_AND_144_o       |         |    4.171|         |         |
semi_graph_unit/user_object/reset_received_y[4]_AND_142_o       |         |    4.044|         |         |
semi_graph_unit/user_object/reset_received_y[5]_AND_140_o       |         |    3.866|         |         |
semi_graph_unit/user_object/reset_received_y[6]_AND_138_o       |         |    3.843|         |         |
semi_graph_unit/user_object/reset_received_y[7]_AND_136_o       |         |    3.167|         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[0]_AND_177_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.433|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[1]_AND_175_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[2]_AND_173_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.414|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[3]_AND_171_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[4]_AND_169_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[5]_AND_167_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.400|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[6]_AND_165_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[7]_AND_163_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.400|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[8]_AND_161_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.400|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object1/reset_random_number_x[9]_AND_159_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.400|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object2/reset_random_number_x[0]_AND_204_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object2/reset_random_number_x[1]_AND_202_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object2/reset_random_number_x[3]_AND_198_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object2/reset_random_number_x[4]_AND_196_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object2/reset_random_number_x[6]_AND_192_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object2/reset_random_number_x[7]_AND_190_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object2/reset_random_number_x[8]_AND_188_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object2/reset_random_number_x[9]_AND_186_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[0]_AND_231_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[1]_AND_229_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[2]_AND_227_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.405|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[3]_AND_225_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[4]_AND_223_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.405|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[5]_AND_221_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[6]_AND_219_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[7]_AND_217_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object3/reset_random_number_x[9]_AND_213_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object4/reset_random_number_x[1]_AND_256_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object4/reset_random_number_x[3]_AND_252_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object4/reset_random_number_x[4]_AND_250_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object4/reset_random_number_x[6]_AND_246_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object4/reset_random_number_x[7]_AND_244_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object4/reset_random_number_x[8]_AND_242_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object4/reset_random_number_x[9]_AND_240_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object5/reset_random_number_x[0]_AND_285_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object5/reset_random_number_x[1]_AND_283_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object5/reset_random_number_x[2]_AND_281_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.405|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object5/reset_random_number_x[3]_AND_279_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object5/reset_random_number_x[6]_AND_273_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object5/reset_random_number_x[7]_AND_271_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object5/reset_random_number_x[8]_AND_269_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object5/reset_random_number_x[9]_AND_267_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object6/reset_random_number_x[0]_AND_312_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object6/reset_random_number_x[7]_AND_298_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object6/reset_random_number_x[8]_AND_296_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/enemy_object6/reset_random_number_x[9]_AND_294_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/user_object/reset_received_y[0]_AND_150_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.396|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/user_object/reset_received_y[1]_AND_148_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.396|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/user_object/reset_received_y[2]_AND_146_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.396|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/user_object/reset_received_y[3]_AND_144_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.396|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/user_object/reset_received_y[4]_AND_142_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.396|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/user_object/reset_received_y[5]_AND_140_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.396|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/user_object/reset_received_y[6]_AND_138_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.396|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock semi_graph_unit/user_object/reset_received_y[7]_AND_136_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
accelerometer_unit/prescaler/r_reg_5|         |         |    1.396|         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 42.85 secs
 
--> 

Total memory usage is 419008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   80 (   0 filtered)
Number of infos    :   40 (   0 filtered)

