/*
 * SPDX-License-Identifier: BSD-2-Clause
 *
 * Authors:
 *   Inochi Amaoto <inochiama@outlook.com>
 *
 */

#include <platform_override.h>
#include <thead/c9xx_encoding.h>
#include <thead/c9xx_errata.h>
#include <thead/c9xx_pmu.h>
#include <thead/light/asm.h>
#include <thead/thead_aon.h>
#include <sbi/riscv_io.h>
#include <sbi/sbi_const.h>
#include <sbi/sbi_console.h>
#include <sbi/sbi_ecall.h>
#include <sbi/sbi_platform.h>
#include <sbi/sbi_scratch.h>
#include <sbi/sbi_string.h>
#include <sbi/sbi_hsm.h>
#include <sbi_utils/fdt/fdt_helper.h>
#include <sbi/sbi_system.h>


#define SBI_EXT_VENDOR_SMC      (SBI_EXT_VENDOR_START + 0)
#define SBI_EXT_VENDOR_PMU      (SBI_EXT_VENDOR_START + 1)
#define SBI_EXT_VENDOR_PMP      (SBI_EXT_VENDOR_START + 2)

#define CSR_MCOUNTERWEN  0x7c9
#define PMP_BASE_ADDR			0xffdc020000UL
#define PMP_SIZE_PER_CORE		0x4000UL
#define TCM0_START_ADDR			0xffe0180000UL
#define TCM0_END_ADDR			0xffe01c0000UL
#define TCM1_START_ADDR			0xffe01c0000UL
#define TCM1_END_ADDR			0xffe0200000UL
#define RESERVED_START_ADDR		0xffe0200000UL
#define RESERVED_END_ADDR		0xffe1000000UL
#define PMP_ENTRY_BASE_ADDR		0x100UL
#define PMP_ENTRY_START_ADDR(n)	(PMP_BASE_ADDR + PMP_ENTRY_BASE_ADDR + (n * 8))
#define PMP_ENTRY_END_ADDR(n)	(PMP_ENTRY_START_ADDR(n) + 4)
#define PMP_ENTRY_CFG_ADDR(n)	(PMP_BASE_ADDR + ((n / 4) * 4))

/* redefine CSR register */
#define CSR_MXSTATUS	THEAD_C9XX_CSR_MXSTATUS
#define CSR_MHCR		THEAD_C9XX_CSR_MHCR
#define CSR_MCCR2		THEAD_C9XX_CSR_MCCR2
#define CSR_MHINT		THEAD_C9XX_CSR_MHINT
#define CSR_MHINT2_E	THEAD_C9XX_CSR_MHINT2
#define CSR_MHINT4		THEAD_C9XX_CSR_MHINT4
#define CSR_MSMPR		THEAD_C9XX_CSR_MSMPR
#define CSR_SMPEN		CSR_MSMPR

// csr register value by default
static unsigned long csr_smpen;
static unsigned long csr_mccr2;
static unsigned long csr_mxstatus;
static unsigned long csr_mhint;
static unsigned long csr_mhcr;
static unsigned long csr_mhint2;
static unsigned long csr_mhint4;

extern int hotplug_flag;
extern const struct sbi_hsm_device light_ppu;
extern struct sbi_system_suspend_device th1520_susp;
static u32 selected_hartid = 0;
struct thead_generic_quirks {
	u64	errata;
};

static u64 errata;


static void cpu_performance_save(void)
{
	csr_smpen = csr_read(CSR_SMPEN);
	csr_mccr2 = csr_read(CSR_MCCR2);
	csr_mxstatus = csr_read(CSR_MXSTATUS);
	csr_mhint = csr_read(CSR_MHINT);
	csr_mhcr = csr_read(CSR_MHCR);
	csr_mhint2 = csr_read(CSR_MHINT2_E);
	csr_mhint4 = csr_read(CSR_MHINT4);
}

static void cpu_performance_restore(void)
{
	csr_write(CSR_SMPEN,    csr_smpen);
	csr_write(CSR_MCCR2,    csr_mccr2);
	csr_write(CSR_MXSTATUS, csr_mxstatus);
	csr_write(CSR_MHINT,    csr_mhint);
	csr_write(CSR_MHCR,     csr_mhcr);
	csr_write(CSR_MHINT2_E, csr_mhint2);
	csr_write(CSR_MHINT4,   csr_mhint4);
}

static int thead_tlb_flush_early_init(bool cold_boot)
{
	if (hotplug_flag)
		cpu_performance_restore();

	thead_register_tlb_flush_trap_handler();

	return generic_early_init(cold_boot);
}

static int thead_pmu_extensions_init(struct sbi_hart_features *hfeatures)
{
	int rc;

	rc = generic_extensions_init(hfeatures);
	if (rc)
		return rc;

	thead_c9xx_register_pmu_device();

	return 0;
}

static void thead_generic_final_exit(void)
{
	cpu_performance_save();
}

static void sbi_thead_pmu_init(void)
{
	unsigned long interrupts;

	interrupts = csr_read(CSR_MIDELEG) | (1 << 17);
	csr_write(CSR_MIDELEG, interrupts);

	/* THEAD_C9XX_CSR_MCOUNTERWEN has already been set in mstatus_init() */
	csr_write(THEAD_C9XX_CSR_MCOUNTERWEN, 0xffffffff);
	csr_write(CSR_MHPMEVENT3, 1);
	csr_write(CSR_MHPMEVENT4, 2);
	csr_write(CSR_MHPMEVENT5, 3);
	csr_write(CSR_MHPMEVENT6, 4);
	csr_write(CSR_MHPMEVENT7, 5);
	csr_write(CSR_MHPMEVENT8, 6);
	csr_write(CSR_MHPMEVENT9, 7);
	csr_write(CSR_MHPMEVENT10, 8);
	csr_write(CSR_MHPMEVENT11, 9);
	csr_write(CSR_MHPMEVENT12, 10);
	csr_write(CSR_MHPMEVENT13, 11);
	csr_write(CSR_MHPMEVENT14, 12);
	csr_write(CSR_MHPMEVENT15, 13);
	csr_write(CSR_MHPMEVENT16, 14);
	csr_write(CSR_MHPMEVENT17, 15);
	csr_write(CSR_MHPMEVENT18, 16);
	csr_write(CSR_MHPMEVENT19, 17);
	csr_write(CSR_MHPMEVENT20, 18);
	csr_write(CSR_MHPMEVENT21, 19);
	csr_write(CSR_MHPMEVENT22, 20);
	csr_write(CSR_MHPMEVENT23, 21);
	csr_write(CSR_MHPMEVENT24, 22);
	csr_write(CSR_MHPMEVENT25, 23);
	csr_write(CSR_MHPMEVENT26, 24);
	csr_write(CSR_MHPMEVENT27, 25);
	csr_write(CSR_MHPMEVENT28, 26);
}

static void sbi_thead_pmu_map(unsigned long idx, unsigned long event_id)
{
	switch (idx) {
	case 3:
		csr_write(CSR_MHPMEVENT3, event_id);
		break;
	case 4:
		csr_write(CSR_MHPMEVENT4, event_id);
		break;
	case 5:
		csr_write(CSR_MHPMEVENT5, event_id);
		break;
	case 6:
		csr_write(CSR_MHPMEVENT6, event_id);
		break;
	case 7:
		csr_write(CSR_MHPMEVENT7, event_id);
		break;
	case 8:
		csr_write(CSR_MHPMEVENT8, event_id);
		break;
	case 9:
		csr_write(CSR_MHPMEVENT9, event_id);
		break;
	case 10:
		csr_write(CSR_MHPMEVENT10, event_id);
		break;
	case 11:
		csr_write(CSR_MHPMEVENT11, event_id);
		break;
	case 12:
		csr_write(CSR_MHPMEVENT12, event_id);
		break;
	case 13:
		csr_write(CSR_MHPMEVENT13, event_id);
		break;
	case 14:
		csr_write(CSR_MHPMEVENT14, event_id);
		break;
	case 15:
		csr_write(CSR_MHPMEVENT15, event_id);
		break;
	case 16:
		csr_write(CSR_MHPMEVENT16, event_id);
		break;
	case 17:
		csr_write(CSR_MHPMEVENT17, event_id);
		break;
	case 18:
		csr_write(CSR_MHPMEVENT18, event_id);
		break;
	case 19:
		csr_write(CSR_MHPMEVENT19, event_id);
		break;
	case 20:
		csr_write(CSR_MHPMEVENT20, event_id);
		break;
	case 21:
		csr_write(CSR_MHPMEVENT21, event_id);
		break;
	case 22:
		csr_write(CSR_MHPMEVENT22, event_id);
		break;
	case 23:
		csr_write(CSR_MHPMEVENT23, event_id);
		break;
	case 24:
		csr_write(CSR_MHPMEVENT24, event_id);
		break;
	case 25:
		csr_write(CSR_MHPMEVENT25, event_id);
		break;
	case 26:
		csr_write(CSR_MHPMEVENT26, event_id);
		break;
	case 27:
		csr_write(CSR_MHPMEVENT27, event_id);
		break;
	case 28:
		csr_write(CSR_MHPMEVENT28, event_id);
		break;
	case 29:
		csr_write(CSR_MHPMEVENT29, event_id);
		break;
	case 30:
		csr_write(CSR_MHPMEVENT30, event_id);
		break;
	case 31:
		csr_write(CSR_MHPMEVENT31, event_id);
		break;
	}
}

static void sbi_thead_pmu_set(unsigned long type, unsigned long idx, unsigned long event_id)
{
	switch (type) {
	case 2:
		sbi_thead_pmu_map(idx, event_id);
		break;
	default:
		sbi_thead_pmu_init();
		break;
	}
}

static void sbi_thead_reserved_pmp_set(void)
{
	unsigned int num, reg_val;

	for (num = 0; num < 4; num++) {
		/*	pmp entry 28 for reserved memory	*/
		writel(RESERVED_START_ADDR >> 12, (void *)(PMP_ENTRY_START_ADDR(28) + num*PMP_SIZE_PER_CORE));
		writel(RESERVED_END_ADDR >> 12, (void *)(PMP_ENTRY_END_ADDR(28) + num*PMP_SIZE_PER_CORE));

		/*	pmp entry 28 config	*/
		reg_val = readl((void *)(PMP_ENTRY_CFG_ADDR(28) + num*PMP_SIZE_PER_CORE));
		reg_val = (reg_val & 0xffffff00) | 0x040;
		writel(reg_val, (void *)((PMP_ENTRY_CFG_ADDR(28) + num*PMP_SIZE_PER_CORE)));
	}

	sync_is();
}

static void sbi_thead_tcm0_pmp_set(unsigned long auth)
{
	sbi_printf("%s: auth:%lx \n", __func__, auth);
	unsigned int num, reg_val;

	reg_val = readl((void *)PMP_ENTRY_START_ADDR(26));

	if (reg_val != TCM0_START_ADDR >> 12)
		for(num = 0; num < 4; num++) {
			/*	pmp entry 26 for dsp tcm0	*/
			writel(TCM0_START_ADDR >> 12, (void *)(PMP_ENTRY_START_ADDR(26) + num*PMP_SIZE_PER_CORE));
			writel(TCM0_END_ADDR >> 12, (void *)(PMP_ENTRY_END_ADDR(26) + num*PMP_SIZE_PER_CORE));
		}

	for(num = 0; num < 4; num++) {
		/*	pmp entry 26 config	*/
		reg_val = readl((void *)(PMP_ENTRY_CFG_ADDR(26) + num*PMP_SIZE_PER_CORE));
		reg_val = (reg_val & 0xff00ffff) | (auth << 16);
		writel(reg_val, (void *)(PMP_ENTRY_CFG_ADDR(26) + num*PMP_SIZE_PER_CORE));
	}

	sync_is();
}

static void sbi_thead_tcm1_pmp_set(unsigned long auth)
{
	sbi_printf("%s: auth:%lx \n", __func__, auth);
	unsigned int num, reg_val;

	reg_val = readl((void *)PMP_ENTRY_START_ADDR(27));
	if (reg_val != TCM1_START_ADDR >> 12)
		for (num = 0; num < 4; num++) {
			/*	pmp entry 27 for dsp tcm1	*/
			writel(TCM1_START_ADDR >> 12, (void *)(PMP_ENTRY_START_ADDR(27) + num*PMP_SIZE_PER_CORE));
			writel(TCM1_END_ADDR >> 12, (void *)(PMP_ENTRY_END_ADDR(27) + num*PMP_SIZE_PER_CORE));
		}

	for (num = 0; num < 4; num++) {
		/*	pmp entry 27 config	*/
		reg_val = readl((void *)(PMP_ENTRY_CFG_ADDR(27) + num*PMP_SIZE_PER_CORE));
		reg_val = (reg_val & 0x00ffffff) | (auth << 24);
		writel(reg_val, (void *)(PMP_ENTRY_CFG_ADDR(27) + num*PMP_SIZE_PER_CORE));
	}

	sync_is();
}

static void sbi_thead_pmp_set(unsigned long idx, unsigned long auth)
{
	unsigned int reg_val;

	if (idx !=0 && idx != 1)
		return;

	/*	read pmp entry 28	*/
	reg_val = readl((void *)PMP_ENTRY_START_ADDR(28));

	if (reg_val != RESERVED_START_ADDR >> 12)
		sbi_thead_reserved_pmp_set();

	switch (idx) {
	case 0:
		sbi_thead_tcm0_pmp_set(auth);
		break;
	case 1:
		sbi_thead_tcm1_pmp_set(auth);
		break;
	default:
		break;
	}
}

static int sbi_ecall_light_handler(unsigned long extid, unsigned long funcid,
		       struct sbi_trap_regs *regs,
		       struct sbi_ecall_return *out)
{
	switch(extid) {
	case SBI_EXT_VENDOR_PMU:
		sbi_thead_pmu_set(regs->a0, regs->a1, regs->a2);
		break;
	case SBI_EXT_VENDOR_PMP:
		sbi_thead_pmp_set(funcid, regs->a0);
		break;
	}
	return 0;
}


struct sbi_ecall_extension ecall_light = {
	.extid_start		= SBI_EXT_VENDOR_PMU,
	.extid_end		= SBI_EXT_VENDOR_PMP,
	.handle			= sbi_ecall_light_handler,
};

static int thead_vendor_ext_provider(long funcid,
				   struct sbi_trap_regs *regs,
				   struct sbi_ecall_return *out)
{
	sbi_thead_pmu_set(regs->a0, regs->a1, regs->a2);
	return 0;
}

bool request_ecall_light = false;

static int thead_generic_final_init(bool cold_boot)
{
	if (cold_boot) {
		sbi_hsm_set_device(&light_ppu);
		sbi_system_suspend_set_device(&th1520_susp);
		if(thead_aon_init()) {
			sbi_printf("thead aon init faild");
			return -1;
		}
		if (request_ecall_light)
			sbi_ecall_register_extension(&ecall_light);
	}

	return 0;
}

static bool thead_generic_cold_boot_allowed(u32 hartid)
{
	if (selected_hartid != -1)
		return (selected_hartid == hartid);
	return true;
}

static int thead_generic_platform_init(const void *fdt, int nodeoff,
				       const struct fdt_match *match)
{
	const struct thead_generic_quirks *quirks = match->data;

	errata = quirks->errata;

	generic_platform_ops.vendor_ext_provider = thead_vendor_ext_provider;
	generic_platform_ops.cold_boot_allowed = thead_generic_cold_boot_allowed;
	generic_platform_ops.final_exit = thead_generic_final_exit;
	if (quirks->errata & THEAD_QUIRK_ERRATA_TLB_FLUSH)
		generic_platform_ops.early_init = thead_tlb_flush_early_init;
	if (quirks->errata & THEAD_QUIRK_ERRATA_THEAD_PMU)
		generic_platform_ops.extensions_init = thead_pmu_extensions_init;
	if (quirks->errata & THEAD_QUIRK_ERRATA_LOGHT_PPU)
		generic_platform_ops.final_init = thead_generic_final_init;
	if (!sbi_strcmp(match->compatible, "thead,light"))
		request_ecall_light = true;

	return 0;
}

/*
static struct thead_generic_quirks thead_th1520_quirks = {
	.errata = THEAD_QUIRK_ERRATA_TLB_FLUSH | THEAD_QUIRK_ERRATA_THEAD_PMU,
};
*/

static const struct thead_generic_quirks thead_pmu_quirks = {
	.errata = THEAD_QUIRK_ERRATA_THEAD_PMU,
};

static struct thead_generic_quirks thead_light_quirks = {
	.errata = THEAD_QUIRK_ERRATA_TLB_FLUSH | THEAD_QUIRK_ERRATA_LOGHT_PPU,
};

static const struct fdt_match thead_generic_match[] = {
	{ .compatible = "canaan,kendryte-k230", .data = &thead_pmu_quirks },
	{ .compatible = "sophgo,cv1800b", .data = &thead_pmu_quirks },
	{ .compatible = "sophgo,cv1812h", .data = &thead_pmu_quirks },
	{ .compatible = "sophgo,sg2000", .data = &thead_pmu_quirks },
	{ .compatible = "sophgo,sg2002", .data = &thead_pmu_quirks },
	{ .compatible = "sophgo,sg2044", .data = &thead_pmu_quirks },
	{ .compatible = "thead,th1520", .data = &thead_light_quirks },
        { .compatible = "thead,light", .data = &thead_light_quirks },
	{ },
};

const struct fdt_driver thead_generic = {
	.match_table		= thead_generic_match,
	.init			= thead_generic_platform_init,
};
