
**All files work together to implement the FPGA Clock.

The file clock.v should be the top module and hold an instance of all the other modules.

Switches on the face of the Basys 3 should signal the modes of the clock: Set time, Set Alarm

Light flash when the alarm time has been reached

