// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_max_pool.h"
#include "dut_conv.h"
#include "dut_reshape.h"
#include "dut_dense.h"
#include "dut_dense_1.h"
#include "dut_pad.h"
#include "dut_threshold1_V_0.h"
#include "dut_threshold1_V_1.h"
#include "dut_threshold1_V_2.h"
#include "dut_threshold1_V_3.h"
#include "dut_threshold1_V_4.h"
#include "dut_threshold1_V_5.h"
#include "dut_threshold1_V_6.h"
#include "dut_threshold1_V_7.h"
#include "dut_threshold2_V_0.h"
#include "dut_threshold2_V_1.h"
#include "dut_threshold2_V_2.h"
#include "dut_threshold2_V_3.h"
#include "dut_mem_conv1_0.h"
#include "dut_input_0.h"
#include "dut_input_1.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_V_dout;
    sc_in< sc_logic > strm_in_V_V_empty_n;
    sc_out< sc_logic > strm_in_V_V_read;
    sc_out< sc_lv<32> > strm_out_V_V_din;
    sc_in< sc_logic > strm_out_V_V_full_n;
    sc_out< sc_logic > strm_out_V_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_threshold1_V_0* threshold1_V_0_U;
    dut_threshold1_V_1* threshold1_V_1_U;
    dut_threshold1_V_2* threshold1_V_2_U;
    dut_threshold1_V_3* threshold1_V_3_U;
    dut_threshold1_V_4* threshold1_V_4_U;
    dut_threshold1_V_5* threshold1_V_5_U;
    dut_threshold1_V_6* threshold1_V_6_U;
    dut_threshold1_V_7* threshold1_V_7_U;
    dut_threshold2_V_0* threshold2_V_0_U;
    dut_threshold2_V_1* threshold2_V_1_U;
    dut_threshold2_V_2* threshold2_V_2_U;
    dut_threshold2_V_3* threshold2_V_3_U;
    dut_threshold1_V_7* threshold2_V_4_U;
    dut_threshold1_V_7* threshold2_V_5_U;
    dut_threshold1_V_7* threshold2_V_6_U;
    dut_threshold1_V_7* threshold2_V_7_U;
    dut_mem_conv1_0* mem_conv1_0_U;
    dut_mem_conv1_0* mem_conv1_1_U;
    dut_mem_conv1_0* mem_conv1_2_U;
    dut_mem_conv1_0* mem_conv1_3_U;
    dut_mem_conv1_0* mem_conv1_4_U;
    dut_mem_conv1_0* mem_conv1_5_U;
    dut_mem_conv1_0* mem_conv1_6_U;
    dut_mem_conv1_0* mem_conv1_7_U;
    dut_mem_conv1_0* mem_conv2_0_U;
    dut_mem_conv1_0* mem_conv2_1_U;
    dut_mem_conv1_0* mem_conv2_2_U;
    dut_mem_conv1_0* mem_conv2_3_U;
    dut_mem_conv1_0* mem_conv2_4_U;
    dut_mem_conv1_0* mem_conv2_5_U;
    dut_mem_conv1_0* mem_conv2_6_U;
    dut_mem_conv1_0* mem_conv2_7_U;
    dut_input_0* input_0_U;
    dut_input_1* input_1_U;
    dut_input_1* input_2_U;
    dut_input_1* input_3_U;
    dut_input_1* input_4_U;
    dut_input_1* input_5_U;
    dut_input_1* input_6_U;
    dut_input_1* input_7_U;
    dut_max_pool* grp_dut_max_pool_fu_309;
    dut_conv* grp_dut_conv_fu_335;
    dut_reshape* grp_dut_reshape_fu_395;
    dut_dense* grp_dut_dense_fu_401;
    dut_dense_1* grp_dut_dense_1_fu_411;
    dut_pad* grp_dut_pad_fu_421;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_37;
    sc_signal< sc_lv<8> > threshold1_V_0_q0;
    sc_signal< sc_lv<8> > threshold1_V_1_q0;
    sc_signal< sc_lv<8> > threshold1_V_2_q0;
    sc_signal< sc_lv<8> > threshold1_V_3_q0;
    sc_signal< sc_lv<8> > threshold1_V_4_q0;
    sc_signal< sc_lv<8> > threshold1_V_5_q0;
    sc_signal< sc_lv<8> > threshold1_V_6_q0;
    sc_signal< sc_lv<8> > threshold1_V_7_q0;
    sc_signal< sc_lv<8> > threshold2_V_0_q0;
    sc_signal< sc_lv<8> > threshold2_V_1_q0;
    sc_signal< sc_lv<8> > threshold2_V_2_q0;
    sc_signal< sc_lv<8> > threshold2_V_3_q0;
    sc_signal< sc_lv<8> > threshold2_V_4_q0;
    sc_signal< sc_lv<8> > threshold2_V_5_q0;
    sc_signal< sc_lv<8> > threshold2_V_6_q0;
    sc_signal< sc_lv<8> > threshold2_V_7_q0;
    sc_signal< sc_logic > strm_in_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_182;
    sc_signal< sc_lv<1> > exitcond1_fu_447_p2;
    sc_signal< sc_logic > strm_out_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_20;
    sc_signal< bool > ap_sig_194;
    sc_signal< sc_lv<1> > exitcond_i_fu_513_p2;
    sc_signal< sc_lv<4> > i_2_fu_453_p2;
    sc_signal< sc_lv<4> > i_2_reg_540;
    sc_signal< bool > ap_sig_204;
    sc_signal< sc_lv<32> > tmp_V_1_reg_545;
    sc_signal< sc_lv<8> > tmp_s_fu_463_p3;
    sc_signal< sc_lv<8> > tmp_s_reg_550;
    sc_signal< sc_lv<6> > j_fu_485_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_219;
    sc_signal< sc_lv<32> > max_id_V_cast2_fu_509_p1;
    sc_signal< sc_lv<32> > max_id_V_cast2_reg_563;
    sc_signal< bool > ap_sig_225;
    sc_signal< sc_lv<4> > i_3_fu_524_p2;
    sc_signal< sc_lv<4> > i_3_reg_576;
    sc_signal< sc_lv<32> > phitmp_i_fu_530_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_21;
    sc_signal< bool > ap_sig_240;
    sc_signal< sc_lv<10> > mem_conv1_0_address0;
    sc_signal< sc_logic > mem_conv1_0_ce0;
    sc_signal< sc_logic > mem_conv1_0_we0;
    sc_signal< sc_lv<1> > mem_conv1_0_d0;
    sc_signal< sc_lv<1> > mem_conv1_0_q0;
    sc_signal< sc_lv<10> > mem_conv1_0_address1;
    sc_signal< sc_logic > mem_conv1_0_ce1;
    sc_signal< sc_logic > mem_conv1_0_we1;
    sc_signal< sc_lv<1> > mem_conv1_0_d1;
    sc_signal< sc_lv<1> > mem_conv1_0_q1;
    sc_signal< sc_lv<10> > mem_conv1_1_address0;
    sc_signal< sc_logic > mem_conv1_1_ce0;
    sc_signal< sc_logic > mem_conv1_1_we0;
    sc_signal< sc_lv<1> > mem_conv1_1_d0;
    sc_signal< sc_lv<1> > mem_conv1_1_q0;
    sc_signal< sc_lv<10> > mem_conv1_1_address1;
    sc_signal< sc_logic > mem_conv1_1_ce1;
    sc_signal< sc_logic > mem_conv1_1_we1;
    sc_signal< sc_lv<1> > mem_conv1_1_q1;
    sc_signal< sc_lv<10> > mem_conv1_2_address0;
    sc_signal< sc_logic > mem_conv1_2_ce0;
    sc_signal< sc_logic > mem_conv1_2_we0;
    sc_signal< sc_lv<1> > mem_conv1_2_d0;
    sc_signal< sc_lv<1> > mem_conv1_2_q0;
    sc_signal< sc_lv<10> > mem_conv1_2_address1;
    sc_signal< sc_logic > mem_conv1_2_ce1;
    sc_signal< sc_logic > mem_conv1_2_we1;
    sc_signal< sc_lv<1> > mem_conv1_2_q1;
    sc_signal< sc_lv<10> > mem_conv1_3_address0;
    sc_signal< sc_logic > mem_conv1_3_ce0;
    sc_signal< sc_logic > mem_conv1_3_we0;
    sc_signal< sc_lv<1> > mem_conv1_3_d0;
    sc_signal< sc_lv<1> > mem_conv1_3_q0;
    sc_signal< sc_lv<10> > mem_conv1_3_address1;
    sc_signal< sc_logic > mem_conv1_3_ce1;
    sc_signal< sc_logic > mem_conv1_3_we1;
    sc_signal< sc_lv<1> > mem_conv1_3_q1;
    sc_signal< sc_lv<10> > mem_conv1_4_address0;
    sc_signal< sc_logic > mem_conv1_4_ce0;
    sc_signal< sc_logic > mem_conv1_4_we0;
    sc_signal< sc_lv<1> > mem_conv1_4_d0;
    sc_signal< sc_lv<1> > mem_conv1_4_q0;
    sc_signal< sc_lv<10> > mem_conv1_4_address1;
    sc_signal< sc_logic > mem_conv1_4_ce1;
    sc_signal< sc_logic > mem_conv1_4_we1;
    sc_signal< sc_lv<1> > mem_conv1_4_q1;
    sc_signal< sc_lv<10> > mem_conv1_5_address0;
    sc_signal< sc_logic > mem_conv1_5_ce0;
    sc_signal< sc_logic > mem_conv1_5_we0;
    sc_signal< sc_lv<1> > mem_conv1_5_d0;
    sc_signal< sc_lv<1> > mem_conv1_5_q0;
    sc_signal< sc_lv<10> > mem_conv1_5_address1;
    sc_signal< sc_logic > mem_conv1_5_ce1;
    sc_signal< sc_logic > mem_conv1_5_we1;
    sc_signal< sc_lv<1> > mem_conv1_5_q1;
    sc_signal< sc_lv<10> > mem_conv1_6_address0;
    sc_signal< sc_logic > mem_conv1_6_ce0;
    sc_signal< sc_logic > mem_conv1_6_we0;
    sc_signal< sc_lv<1> > mem_conv1_6_d0;
    sc_signal< sc_lv<1> > mem_conv1_6_q0;
    sc_signal< sc_lv<10> > mem_conv1_6_address1;
    sc_signal< sc_logic > mem_conv1_6_ce1;
    sc_signal< sc_logic > mem_conv1_6_we1;
    sc_signal< sc_lv<1> > mem_conv1_6_q1;
    sc_signal< sc_lv<10> > mem_conv1_7_address0;
    sc_signal< sc_logic > mem_conv1_7_ce0;
    sc_signal< sc_logic > mem_conv1_7_we0;
    sc_signal< sc_lv<1> > mem_conv1_7_d0;
    sc_signal< sc_lv<1> > mem_conv1_7_q0;
    sc_signal< sc_lv<10> > mem_conv1_7_address1;
    sc_signal< sc_logic > mem_conv1_7_ce1;
    sc_signal< sc_logic > mem_conv1_7_we1;
    sc_signal< sc_lv<1> > mem_conv1_7_q1;
    sc_signal< sc_lv<10> > mem_conv2_0_address0;
    sc_signal< sc_logic > mem_conv2_0_ce0;
    sc_signal< sc_logic > mem_conv2_0_we0;
    sc_signal< sc_lv<1> > mem_conv2_0_d0;
    sc_signal< sc_lv<1> > mem_conv2_0_q0;
    sc_signal< sc_lv<10> > mem_conv2_0_address1;
    sc_signal< sc_logic > mem_conv2_0_ce1;
    sc_signal< sc_logic > mem_conv2_0_we1;
    sc_signal< sc_lv<1> > mem_conv2_0_q1;
    sc_signal< sc_lv<10> > mem_conv2_1_address0;
    sc_signal< sc_logic > mem_conv2_1_ce0;
    sc_signal< sc_logic > mem_conv2_1_we0;
    sc_signal< sc_lv<1> > mem_conv2_1_d0;
    sc_signal< sc_lv<1> > mem_conv2_1_q0;
    sc_signal< sc_lv<10> > mem_conv2_1_address1;
    sc_signal< sc_logic > mem_conv2_1_ce1;
    sc_signal< sc_logic > mem_conv2_1_we1;
    sc_signal< sc_lv<1> > mem_conv2_1_q1;
    sc_signal< sc_lv<10> > mem_conv2_2_address0;
    sc_signal< sc_logic > mem_conv2_2_ce0;
    sc_signal< sc_logic > mem_conv2_2_we0;
    sc_signal< sc_lv<1> > mem_conv2_2_d0;
    sc_signal< sc_lv<1> > mem_conv2_2_q0;
    sc_signal< sc_lv<10> > mem_conv2_2_address1;
    sc_signal< sc_logic > mem_conv2_2_ce1;
    sc_signal< sc_logic > mem_conv2_2_we1;
    sc_signal< sc_lv<1> > mem_conv2_2_q1;
    sc_signal< sc_lv<10> > mem_conv2_3_address0;
    sc_signal< sc_logic > mem_conv2_3_ce0;
    sc_signal< sc_logic > mem_conv2_3_we0;
    sc_signal< sc_lv<1> > mem_conv2_3_d0;
    sc_signal< sc_lv<1> > mem_conv2_3_q0;
    sc_signal< sc_lv<10> > mem_conv2_3_address1;
    sc_signal< sc_logic > mem_conv2_3_ce1;
    sc_signal< sc_logic > mem_conv2_3_we1;
    sc_signal< sc_lv<1> > mem_conv2_3_q1;
    sc_signal< sc_lv<10> > mem_conv2_4_address0;
    sc_signal< sc_logic > mem_conv2_4_ce0;
    sc_signal< sc_logic > mem_conv2_4_we0;
    sc_signal< sc_lv<1> > mem_conv2_4_d0;
    sc_signal< sc_lv<1> > mem_conv2_4_q0;
    sc_signal< sc_lv<10> > mem_conv2_4_address1;
    sc_signal< sc_logic > mem_conv2_4_ce1;
    sc_signal< sc_logic > mem_conv2_4_we1;
    sc_signal< sc_lv<1> > mem_conv2_4_q1;
    sc_signal< sc_lv<10> > mem_conv2_5_address0;
    sc_signal< sc_logic > mem_conv2_5_ce0;
    sc_signal< sc_logic > mem_conv2_5_we0;
    sc_signal< sc_lv<1> > mem_conv2_5_d0;
    sc_signal< sc_lv<1> > mem_conv2_5_q0;
    sc_signal< sc_lv<10> > mem_conv2_5_address1;
    sc_signal< sc_logic > mem_conv2_5_ce1;
    sc_signal< sc_logic > mem_conv2_5_we1;
    sc_signal< sc_lv<1> > mem_conv2_5_q1;
    sc_signal< sc_lv<10> > mem_conv2_6_address0;
    sc_signal< sc_logic > mem_conv2_6_ce0;
    sc_signal< sc_logic > mem_conv2_6_we0;
    sc_signal< sc_lv<1> > mem_conv2_6_d0;
    sc_signal< sc_lv<1> > mem_conv2_6_q0;
    sc_signal< sc_lv<10> > mem_conv2_6_address1;
    sc_signal< sc_logic > mem_conv2_6_ce1;
    sc_signal< sc_logic > mem_conv2_6_we1;
    sc_signal< sc_lv<1> > mem_conv2_6_q1;
    sc_signal< sc_lv<10> > mem_conv2_7_address0;
    sc_signal< sc_logic > mem_conv2_7_ce0;
    sc_signal< sc_logic > mem_conv2_7_we0;
    sc_signal< sc_lv<1> > mem_conv2_7_d0;
    sc_signal< sc_lv<1> > mem_conv2_7_q0;
    sc_signal< sc_lv<10> > mem_conv2_7_address1;
    sc_signal< sc_logic > mem_conv2_7_ce1;
    sc_signal< sc_logic > mem_conv2_7_we1;
    sc_signal< sc_lv<1> > mem_conv2_7_q1;
    sc_signal< sc_lv<10> > input_0_address0;
    sc_signal< sc_logic > input_0_ce0;
    sc_signal< sc_logic > input_0_we0;
    sc_signal< sc_lv<1> > input_0_d0;
    sc_signal< sc_lv<1> > input_0_q0;
    sc_signal< sc_lv<1> > input_1_q0;
    sc_signal< sc_lv<1> > input_2_q0;
    sc_signal< sc_lv<1> > input_3_q0;
    sc_signal< sc_lv<1> > input_4_q0;
    sc_signal< sc_lv<1> > input_5_q0;
    sc_signal< sc_lv<1> > input_6_q0;
    sc_signal< sc_lv<1> > input_7_q0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_ap_start;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_ap_done;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_ap_idle;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_ap_ready;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_0_q0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_0_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_0_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_0_q1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_1_q0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_1_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_1_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_1_q1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_2_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_2_q0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_2_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_2_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_2_q1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_3_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_3_q0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_3_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_3_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_3_q1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_4_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_4_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_4_q0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_4_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_4_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_4_q1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_5_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_5_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_5_q0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_5_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_5_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_5_q1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_6_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_6_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_6_q0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_6_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_6_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_6_q1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_7_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_7_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_7_q0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_input_7_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_input_7_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_input_7_q1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_0_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_0_d0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_0_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_0_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_0_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_0_d1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_1_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_1_d0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_1_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_1_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_1_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_1_d1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_2_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_2_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_2_d0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_2_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_2_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_2_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_2_d1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_3_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_3_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_3_d0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_3_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_3_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_3_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_3_d1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_4_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_4_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_4_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_4_d0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_4_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_4_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_4_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_4_d1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_5_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_5_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_5_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_5_d0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_5_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_5_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_5_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_5_d1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_6_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_6_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_6_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_6_d0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_6_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_6_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_6_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_6_d1;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_7_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_7_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_7_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_7_d0;
    sc_signal< sc_lv<10> > grp_dut_max_pool_fu_309_output_7_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_7_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_309_output_7_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_309_output_7_d1;
    sc_signal< sc_lv<7> > grp_dut_max_pool_fu_309_M;
    sc_signal< sc_lv<6> > grp_dut_max_pool_fu_309_I;
    sc_signal< sc_logic > grp_dut_conv_fu_335_ap_start;
    sc_signal< sc_logic > grp_dut_conv_fu_335_ap_done;
    sc_signal< sc_logic > grp_dut_conv_fu_335_ap_idle;
    sc_signal< sc_logic > grp_dut_conv_fu_335_ap_ready;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_input_0_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_input_0_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_input_1_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_input_1_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_input_2_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_input_2_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_input_3_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_input_3_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_input_4_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_input_4_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_input_4_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_input_5_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_input_5_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_input_5_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_input_6_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_input_6_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_input_6_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_input_7_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_input_7_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_input_7_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_output_0_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_0_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_output_0_d0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_output_1_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_1_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_output_1_d0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_output_2_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_2_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_output_2_d0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_output_3_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_3_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_output_3_d0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_output_4_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_4_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_4_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_output_4_d0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_output_5_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_5_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_5_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_output_5_d0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_output_6_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_6_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_6_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_output_6_d0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_output_7_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_7_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_output_7_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_output_7_d0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_threshold_0_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_threshold_0_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_335_threshold_0_V_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_threshold_1_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_threshold_1_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_335_threshold_1_V_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_threshold_2_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_threshold_2_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_335_threshold_2_V_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_threshold_3_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_threshold_3_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_335_threshold_3_V_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_threshold_4_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_threshold_4_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_335_threshold_4_V_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_threshold_5_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_threshold_5_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_335_threshold_5_V_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_threshold_6_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_threshold_6_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_335_threshold_6_V_q0;
    sc_signal< sc_lv<10> > grp_dut_conv_fu_335_threshold_7_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_335_threshold_7_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_335_threshold_7_V_q0;
    sc_signal< sc_lv<7> > grp_dut_conv_fu_335_M;
    sc_signal< sc_lv<7> > grp_dut_conv_fu_335_N;
    sc_signal< sc_lv<6> > grp_dut_conv_fu_335_I;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_335_L;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_ap_start;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_ap_done;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_ap_idle;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_ap_ready;
    sc_signal< sc_lv<10> > grp_dut_reshape_fu_395_input_0_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_input_0_ce0;
    sc_signal< sc_lv<10> > grp_dut_reshape_fu_395_input_0_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_input_0_ce1;
    sc_signal< sc_lv<10> > grp_dut_reshape_fu_395_output_0_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_output_0_ce0;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_395_output_0_d0;
    sc_signal< sc_lv<10> > grp_dut_reshape_fu_395_output_0_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_output_0_ce1;
    sc_signal< sc_logic > grp_dut_reshape_fu_395_output_0_we1;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_395_output_0_d1;
    sc_signal< sc_logic > grp_dut_dense_fu_401_ap_start;
    sc_signal< sc_logic > grp_dut_dense_fu_401_ap_done;
    sc_signal< sc_logic > grp_dut_dense_fu_401_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_fu_401_ap_ready;
    sc_signal< sc_lv<10> > grp_dut_dense_fu_401_input_0_address0;
    sc_signal< sc_logic > grp_dut_dense_fu_401_input_0_ce0;
    sc_signal< sc_lv<10> > grp_dut_dense_fu_401_output_0_address0;
    sc_signal< sc_logic > grp_dut_dense_fu_401_output_0_ce0;
    sc_signal< sc_logic > grp_dut_dense_fu_401_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_dense_fu_401_output_0_d0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_411_ap_start;
    sc_signal< sc_logic > grp_dut_dense_1_fu_411_ap_done;
    sc_signal< sc_logic > grp_dut_dense_1_fu_411_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_1_fu_411_ap_ready;
    sc_signal< sc_lv<10> > grp_dut_dense_1_fu_411_input_r_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_411_input_r_ce0;
    sc_signal< sc_lv<10> > grp_dut_dense_1_fu_411_output_r_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_411_output_r_ce0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_411_output_r_we0;
    sc_signal< sc_lv<1> > grp_dut_dense_1_fu_411_output_r_d0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_ap_start;
    sc_signal< sc_logic > grp_dut_pad_fu_421_ap_done;
    sc_signal< sc_logic > grp_dut_pad_fu_421_ap_idle;
    sc_signal< sc_logic > grp_dut_pad_fu_421_ap_ready;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_input_0_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_input_0_q0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_input_1_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_input_1_q0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_input_2_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_input_2_q0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_input_3_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_input_3_q0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_input_4_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_input_4_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_input_4_q0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_input_5_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_input_5_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_input_5_q0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_input_6_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_input_6_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_input_6_q0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_input_7_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_input_7_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_input_7_q0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_output_0_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_0_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_output_0_d0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_output_1_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_1_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_output_1_d0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_output_2_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_2_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_output_2_d0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_output_3_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_3_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_output_3_d0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_output_4_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_4_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_4_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_output_4_d0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_output_5_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_5_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_5_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_output_5_d0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_output_6_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_6_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_6_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_output_6_d0;
    sc_signal< sc_lv<10> > grp_dut_pad_fu_421_output_7_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_7_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_421_output_7_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_421_output_7_d0;
    sc_signal< sc_lv<7> > grp_dut_pad_fu_421_M;
    sc_signal< sc_lv<6> > grp_dut_pad_fu_421_I;
    sc_signal< sc_lv<4> > i_reg_263;
    sc_signal< sc_lv<1> > exitcond_fu_479_p2;
    sc_signal< sc_lv<6> > Hi_assign_reg_274;
    sc_signal< sc_lv<32> > output_V_reg_285;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_19;
    sc_signal< bool > ap_sig_868;
    sc_signal< sc_lv<4> > max_id_V_reg_298;
    sc_signal< sc_logic > ap_reg_grp_dut_max_pool_fu_309_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_883;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_890;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_898;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_905;
    sc_signal< sc_logic > ap_reg_grp_dut_conv_fu_335_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_918;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_10;
    sc_signal< bool > ap_sig_925;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_933;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_11;
    sc_signal< bool > ap_sig_940;
    sc_signal< sc_logic > ap_reg_grp_dut_reshape_fu_395_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_969;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_15;
    sc_signal< bool > ap_sig_976;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_fu_401_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st19_fsm_18;
    sc_signal< bool > ap_sig_985;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_1_fu_411_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_16;
    sc_signal< bool > ap_sig_1010;
    sc_signal< sc_logic > ap_sig_cseq_ST_st18_fsm_17;
    sc_signal< bool > ap_sig_1017;
    sc_signal< sc_logic > ap_reg_grp_dut_pad_fu_421_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_1044;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_1052;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_1059;
    sc_signal< sc_lv<64> > newIndex1_fu_504_p1;
    sc_signal< sc_lv<64> > newIndex32_i_fu_519_p1;
    sc_signal< sc_lv<3> > tmp_fu_459_p1;
    sc_signal< sc_lv<32> > Hi_assign_cast3_fu_475_p1;
    sc_signal< sc_lv<8> > Hi_assign_cast4_fu_471_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_499_p2;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_st1_fsm_0;
    static const sc_lv<22> ap_ST_st2_fsm_1;
    static const sc_lv<22> ap_ST_st3_fsm_2;
    static const sc_lv<22> ap_ST_st4_fsm_3;
    static const sc_lv<22> ap_ST_st5_fsm_4;
    static const sc_lv<22> ap_ST_st6_fsm_5;
    static const sc_lv<22> ap_ST_st7_fsm_6;
    static const sc_lv<22> ap_ST_st8_fsm_7;
    static const sc_lv<22> ap_ST_st9_fsm_8;
    static const sc_lv<22> ap_ST_st10_fsm_9;
    static const sc_lv<22> ap_ST_st11_fsm_10;
    static const sc_lv<22> ap_ST_st12_fsm_11;
    static const sc_lv<22> ap_ST_st13_fsm_12;
    static const sc_lv<22> ap_ST_st14_fsm_13;
    static const sc_lv<22> ap_ST_st15_fsm_14;
    static const sc_lv<22> ap_ST_st16_fsm_15;
    static const sc_lv<22> ap_ST_st17_fsm_16;
    static const sc_lv<22> ap_ST_st18_fsm_17;
    static const sc_lv<22> ap_ST_st19_fsm_18;
    static const sc_lv<22> ap_ST_st20_fsm_19;
    static const sc_lv<22> ap_ST_st21_fsm_20;
    static const sc_lv<22> ap_ST_st22_fsm_21;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<4> ap_const_lv4_A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Hi_assign_cast3_fu_475_p1();
    void thread_Hi_assign_cast4_fu_471_p1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_1010();
    void thread_ap_sig_1017();
    void thread_ap_sig_1044();
    void thread_ap_sig_1052();
    void thread_ap_sig_1059();
    void thread_ap_sig_182();
    void thread_ap_sig_194();
    void thread_ap_sig_204();
    void thread_ap_sig_219();
    void thread_ap_sig_225();
    void thread_ap_sig_240();
    void thread_ap_sig_37();
    void thread_ap_sig_868();
    void thread_ap_sig_883();
    void thread_ap_sig_890();
    void thread_ap_sig_898();
    void thread_ap_sig_905();
    void thread_ap_sig_918();
    void thread_ap_sig_925();
    void thread_ap_sig_933();
    void thread_ap_sig_940();
    void thread_ap_sig_969();
    void thread_ap_sig_976();
    void thread_ap_sig_985();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st11_fsm_10();
    void thread_ap_sig_cseq_ST_st12_fsm_11();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st16_fsm_15();
    void thread_ap_sig_cseq_ST_st17_fsm_16();
    void thread_ap_sig_cseq_ST_st18_fsm_17();
    void thread_ap_sig_cseq_ST_st19_fsm_18();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_19();
    void thread_ap_sig_cseq_ST_st21_fsm_20();
    void thread_ap_sig_cseq_ST_st22_fsm_21();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_exitcond1_fu_447_p2();
    void thread_exitcond_fu_479_p2();
    void thread_exitcond_i_fu_513_p2();
    void thread_grp_dut_conv_fu_335_I();
    void thread_grp_dut_conv_fu_335_L();
    void thread_grp_dut_conv_fu_335_M();
    void thread_grp_dut_conv_fu_335_N();
    void thread_grp_dut_conv_fu_335_ap_start();
    void thread_grp_dut_conv_fu_335_input_0_q0();
    void thread_grp_dut_conv_fu_335_input_1_q0();
    void thread_grp_dut_conv_fu_335_input_2_q0();
    void thread_grp_dut_conv_fu_335_input_3_q0();
    void thread_grp_dut_conv_fu_335_input_4_q0();
    void thread_grp_dut_conv_fu_335_input_5_q0();
    void thread_grp_dut_conv_fu_335_input_6_q0();
    void thread_grp_dut_conv_fu_335_input_7_q0();
    void thread_grp_dut_conv_fu_335_threshold_0_V_q0();
    void thread_grp_dut_conv_fu_335_threshold_1_V_q0();
    void thread_grp_dut_conv_fu_335_threshold_2_V_q0();
    void thread_grp_dut_conv_fu_335_threshold_3_V_q0();
    void thread_grp_dut_conv_fu_335_threshold_4_V_q0();
    void thread_grp_dut_conv_fu_335_threshold_5_V_q0();
    void thread_grp_dut_conv_fu_335_threshold_6_V_q0();
    void thread_grp_dut_conv_fu_335_threshold_7_V_q0();
    void thread_grp_dut_dense_1_fu_411_ap_start();
    void thread_grp_dut_dense_fu_401_ap_start();
    void thread_grp_dut_max_pool_fu_309_I();
    void thread_grp_dut_max_pool_fu_309_M();
    void thread_grp_dut_max_pool_fu_309_ap_start();
    void thread_grp_dut_max_pool_fu_309_input_0_q0();
    void thread_grp_dut_max_pool_fu_309_input_0_q1();
    void thread_grp_dut_max_pool_fu_309_input_1_q0();
    void thread_grp_dut_max_pool_fu_309_input_1_q1();
    void thread_grp_dut_max_pool_fu_309_input_2_q0();
    void thread_grp_dut_max_pool_fu_309_input_2_q1();
    void thread_grp_dut_max_pool_fu_309_input_3_q0();
    void thread_grp_dut_max_pool_fu_309_input_3_q1();
    void thread_grp_dut_max_pool_fu_309_input_4_q0();
    void thread_grp_dut_max_pool_fu_309_input_4_q1();
    void thread_grp_dut_max_pool_fu_309_input_5_q0();
    void thread_grp_dut_max_pool_fu_309_input_5_q1();
    void thread_grp_dut_max_pool_fu_309_input_6_q0();
    void thread_grp_dut_max_pool_fu_309_input_6_q1();
    void thread_grp_dut_max_pool_fu_309_input_7_q0();
    void thread_grp_dut_max_pool_fu_309_input_7_q1();
    void thread_grp_dut_pad_fu_421_I();
    void thread_grp_dut_pad_fu_421_M();
    void thread_grp_dut_pad_fu_421_ap_start();
    void thread_grp_dut_pad_fu_421_input_0_q0();
    void thread_grp_dut_pad_fu_421_input_1_q0();
    void thread_grp_dut_pad_fu_421_input_2_q0();
    void thread_grp_dut_pad_fu_421_input_3_q0();
    void thread_grp_dut_pad_fu_421_input_4_q0();
    void thread_grp_dut_pad_fu_421_input_5_q0();
    void thread_grp_dut_pad_fu_421_input_6_q0();
    void thread_grp_dut_pad_fu_421_input_7_q0();
    void thread_grp_dut_reshape_fu_395_ap_start();
    void thread_i_2_fu_453_p2();
    void thread_i_3_fu_524_p2();
    void thread_input_0_address0();
    void thread_input_0_ce0();
    void thread_input_0_d0();
    void thread_input_0_we0();
    void thread_j_fu_485_p2();
    void thread_max_id_V_cast2_fu_509_p1();
    void thread_mem_conv1_0_address0();
    void thread_mem_conv1_0_address1();
    void thread_mem_conv1_0_ce0();
    void thread_mem_conv1_0_ce1();
    void thread_mem_conv1_0_d0();
    void thread_mem_conv1_0_d1();
    void thread_mem_conv1_0_we0();
    void thread_mem_conv1_0_we1();
    void thread_mem_conv1_1_address0();
    void thread_mem_conv1_1_address1();
    void thread_mem_conv1_1_ce0();
    void thread_mem_conv1_1_ce1();
    void thread_mem_conv1_1_d0();
    void thread_mem_conv1_1_we0();
    void thread_mem_conv1_1_we1();
    void thread_mem_conv1_2_address0();
    void thread_mem_conv1_2_address1();
    void thread_mem_conv1_2_ce0();
    void thread_mem_conv1_2_ce1();
    void thread_mem_conv1_2_d0();
    void thread_mem_conv1_2_we0();
    void thread_mem_conv1_2_we1();
    void thread_mem_conv1_3_address0();
    void thread_mem_conv1_3_address1();
    void thread_mem_conv1_3_ce0();
    void thread_mem_conv1_3_ce1();
    void thread_mem_conv1_3_d0();
    void thread_mem_conv1_3_we0();
    void thread_mem_conv1_3_we1();
    void thread_mem_conv1_4_address0();
    void thread_mem_conv1_4_address1();
    void thread_mem_conv1_4_ce0();
    void thread_mem_conv1_4_ce1();
    void thread_mem_conv1_4_d0();
    void thread_mem_conv1_4_we0();
    void thread_mem_conv1_4_we1();
    void thread_mem_conv1_5_address0();
    void thread_mem_conv1_5_address1();
    void thread_mem_conv1_5_ce0();
    void thread_mem_conv1_5_ce1();
    void thread_mem_conv1_5_d0();
    void thread_mem_conv1_5_we0();
    void thread_mem_conv1_5_we1();
    void thread_mem_conv1_6_address0();
    void thread_mem_conv1_6_address1();
    void thread_mem_conv1_6_ce0();
    void thread_mem_conv1_6_ce1();
    void thread_mem_conv1_6_d0();
    void thread_mem_conv1_6_we0();
    void thread_mem_conv1_6_we1();
    void thread_mem_conv1_7_address0();
    void thread_mem_conv1_7_address1();
    void thread_mem_conv1_7_ce0();
    void thread_mem_conv1_7_ce1();
    void thread_mem_conv1_7_d0();
    void thread_mem_conv1_7_we0();
    void thread_mem_conv1_7_we1();
    void thread_mem_conv2_0_address0();
    void thread_mem_conv2_0_address1();
    void thread_mem_conv2_0_ce0();
    void thread_mem_conv2_0_ce1();
    void thread_mem_conv2_0_d0();
    void thread_mem_conv2_0_we0();
    void thread_mem_conv2_0_we1();
    void thread_mem_conv2_1_address0();
    void thread_mem_conv2_1_address1();
    void thread_mem_conv2_1_ce0();
    void thread_mem_conv2_1_ce1();
    void thread_mem_conv2_1_d0();
    void thread_mem_conv2_1_we0();
    void thread_mem_conv2_1_we1();
    void thread_mem_conv2_2_address0();
    void thread_mem_conv2_2_address1();
    void thread_mem_conv2_2_ce0();
    void thread_mem_conv2_2_ce1();
    void thread_mem_conv2_2_d0();
    void thread_mem_conv2_2_we0();
    void thread_mem_conv2_2_we1();
    void thread_mem_conv2_3_address0();
    void thread_mem_conv2_3_address1();
    void thread_mem_conv2_3_ce0();
    void thread_mem_conv2_3_ce1();
    void thread_mem_conv2_3_d0();
    void thread_mem_conv2_3_we0();
    void thread_mem_conv2_3_we1();
    void thread_mem_conv2_4_address0();
    void thread_mem_conv2_4_address1();
    void thread_mem_conv2_4_ce0();
    void thread_mem_conv2_4_ce1();
    void thread_mem_conv2_4_d0();
    void thread_mem_conv2_4_we0();
    void thread_mem_conv2_4_we1();
    void thread_mem_conv2_5_address0();
    void thread_mem_conv2_5_address1();
    void thread_mem_conv2_5_ce0();
    void thread_mem_conv2_5_ce1();
    void thread_mem_conv2_5_d0();
    void thread_mem_conv2_5_we0();
    void thread_mem_conv2_5_we1();
    void thread_mem_conv2_6_address0();
    void thread_mem_conv2_6_address1();
    void thread_mem_conv2_6_ce0();
    void thread_mem_conv2_6_ce1();
    void thread_mem_conv2_6_d0();
    void thread_mem_conv2_6_we0();
    void thread_mem_conv2_6_we1();
    void thread_mem_conv2_7_address0();
    void thread_mem_conv2_7_address1();
    void thread_mem_conv2_7_ce0();
    void thread_mem_conv2_7_ce1();
    void thread_mem_conv2_7_d0();
    void thread_mem_conv2_7_we0();
    void thread_mem_conv2_7_we1();
    void thread_newIndex1_fu_504_p1();
    void thread_newIndex32_i_fu_519_p1();
    void thread_phitmp_i_fu_530_p3();
    void thread_strm_in_V_V_blk_n();
    void thread_strm_in_V_V_read();
    void thread_strm_out_V_V_blk_n();
    void thread_strm_out_V_V_din();
    void thread_strm_out_V_V_write();
    void thread_tmp_7_fu_499_p2();
    void thread_tmp_fu_459_p1();
    void thread_tmp_s_fu_463_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
