Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 20 17:29:34 2025
| Host         : LAPTOP-54NUE9F1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           17 |
| Yes          | No                    | No                     |              21 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  dc/pulse          |                                       |                                       |                1 |              1 |         1.00 |
|  dc/clk            |                                       |                                       |                1 |              1 |         1.00 |
|  dc/clk            | dc/hCount[9]_i_1_n_0                  |                                       |                2 |              5 |         2.50 |
|  dc/clk            | dc/hCount[9]_i_1_n_0                  | dc/vCount[9]_i_1_n_0                  |                3 |              5 |         1.67 |
|  dc/clk            |                                       | dc/hCount[9]_i_1_n_0                  |                4 |             10 |         2.50 |
|  ClkPort_IBUF_BUFG | vbc/greenMiddleSquareSpeed[0]_i_1_n_0 | vbc/greenMiddleSquareY                |                3 |             10 |         3.33 |
|  ClkPort_IBUF_BUFG | dc/score0                             |                                       |                4 |             16 |         4.00 |
|  ClkPort_IBUF_BUFG |                                       |                                       |                8 |             23 |         2.88 |
|  ClkPort_IBUF_BUFG |                                       | vbc/greenMiddleSquareSpeed[0]_i_1_n_0 |               13 |             50 |         3.85 |
+--------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


