Warning (10268): Verilog HDL information at UART.sv(54): always construct contains both blocking and non-blocking assignments File: F:/Datos/Doumentos/GitHub/UART/UART.sv Line: 54
