<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>Detect SSE4 ? - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=25226" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=3">MAIN</a> &raquo; <a href="../?id=25226">Detect SSE4 ?</a></p>
   <div class="post" id="post-184590">
    <div class="subject"><a href="#post-184590">Detect SSE4 ?</a></div>
    <div class="body">detecting SSE1-SSE3 is no problem but does someone know how to detect official (no hack!) if SSE4 is available or not? Here is my code for detecing SSE3 seems to work without any problems.<br /><br />&nbsp; PUSH Ebx<br />&nbsp; MOV&nbsp; &nbsp; Eax, 0x80000001<br />&nbsp; cpuid&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />&nbsp; MOV&nbsp; &nbsp; Eax, Edx&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />&nbsp; SHR&nbsp; &nbsp; Eax, 31&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;  <br />&nbsp; AND&nbsp; &nbsp; Eax, 1&nbsp; &nbsp;  <br />&nbsp; POP Ebx</div>
    <div class="meta">Posted on 2006-08-19 17:20:03 by Ralf</div>
   </div>
   <div class="post" id="post-184661">
    <div class="subject"><a href="#post-184661">Re: Detect SSE4 ?</a></div>
    <div class="body">If you can detect Core 2, you can detect sse4.</div>
    <div class="meta">Posted on 2006-08-21 12:20:41 by MazeGen</div>
   </div>
   <div class="post" id="post-184669">
    <div class="subject"><a href="#post-184669">Re: Detect SSE4 ?</a></div>
    <div class="body">How about setting up a SEH, and executing an example opcode or sequence of opcodes?<br />If you get an exception, your code will then configure itself:<br /><pre><code><br />.data<br />&nbsp; HasSSE4 dd 0<br />.code<br /><br />.prepFatal&nbsp; ; a macro to start SEH<br />&nbsp; &nbsp; ; do some SSE4 code<br />&nbsp; &nbsp; ;...<br />&nbsp; &nbsp; mov HasSSE4,1<br />.doFatal ; on exception<br />&nbsp; &nbsp; ;mov HasSSE4,0<br />.endFatal<br /></code></pre><br /><br />Isn&#39;t this a much cleaner way :) ? (no way to make a wrong judgement on the availability of the extended instruction-set on AMD, Intel, and other cpus if any ever join the x86 domain). </div>
    <div class="meta">Posted on 2006-08-21 13:55:36 by Ultrano</div>
   </div>
   <div class="post" id="post-184671">
    <div class="subject"><a href="#post-184671">Re: Detect SSE4 ?</a></div>
    <div class="body">Humm, the &quot;detecting core2&quot; might miss out on other CPUs that end up supporting SSE4...<br /><br />and the SEH way might trigger some other instruction on one of the &quot;fringe&quot; x86 CPUs (not very likely though, but it *is* a possibility).<br /><br />Doesn&#39;t intel have anything to say on the matter?<br /></div>
    <div class="meta">Posted on 2006-08-21 13:59:49 by f0dder</div>
   </div>
   <div class="post" id="post-184672">
    <div class="subject"><a href="#post-184672">Re: Detect SSE4 ?</a></div>
    <div class="body">You&#39;d think by now, someone would compile a library for detecting the various hardware available today....<br /><br />Regards,<br />:NaN:</div>
    <div class="meta">Posted on 2006-08-21 14:08:31 by NaN</div>
   </div>
   <div class="post" id="post-184680">
    <div class="subject"><a href="#post-184680">Re: Detect SSE4 ?</a></div>
    <div class="body">I think Agner had something of the sort in his optimization material site, not absolutely sure though.</div>
    <div class="meta">Posted on 2006-08-21 18:08:40 by SpooK</div>
   </div>
   <div class="post" id="post-184682">
    <div class="subject"><a href="#post-184682">Re: Detect SSE4 ?</a></div>
    <div class="body"><div class="quote"><br />and the SEH way might trigger some other instruction on one of the &quot;fringe&quot; x86 CPUs (not very likely though, but it *is* a possibility).<br /></div><br />:( what other x86 cpus are there? I&#39;d like to research a bit on this, because I favor the SEH approach (although I haven&#39;t used it in commercial apps yet... needn&#39;t optimize with SSE).<br /><br />The <a target="_blank" href="http://www.pcsx2.net/downloads.php?">sourcecode</a> of an app, called PCSX2 has some cpu detection routines in x86\ix86\ix86_cpudetect.c . (I&#39;m not sure about infringing the rules of the board with this url, since this is an emulator , pls remove the url if I&#39;m doing so.)</div>
    <div class="meta">Posted on 2006-08-21 18:35:40 by Ultrano</div>
   </div>
   <div class="post" id="post-184683">
    <div class="subject"><a href="#post-184683">Re: Detect SSE4 ?</a></div>
    <div class="body">Humm, I don&#39;t think linking to an emulator is a problem - can&#39;t see why it would be, as long as it&#39;s not a &quot;click here to download rom warez omfg&quot; :)<br /><br />Other x86 CPUs? VIA C3, which has built-in AES/Rijndael routines using the SSE units... haven&#39;t studied how it does this, but it requires a couple opcodes afaik.<br /><br />Then there&#39;s the transmeta, but I don&#39;t think they have special x86 instructions?</div>
    <div class="meta">Posted on 2006-08-21 18:37:51 by f0dder</div>
   </div>
   <div class="post" id="post-184685">
    <div class="subject"><a href="#post-184685">Re: Detect SSE4 ?</a></div>
    <div class="body">I don&#39;t see any problem. Not allowing people to download legally written software, like an emulator, just because of related material... is like shunning people for downloading Adobe Acrobat because you are afraid they will obtain illegal copies of books/docs.<br /><br />If I see an increase in the <strong>unwanted/illegal</strong> TO <strong>wanted/legal</strong> ratio, related to a subject like our issues with RE requests... which illustrate overwhelming intention to do something illegal... is when it is time to throttle back and shoot people down ;)<br /><br />So far, I haven&#39;t seen any massive &quot;0MFG wh3r3 4r3 t3h r0mz!!11!1&quot; requests yet... so you have a green light :)</div>
    <div class="meta">Posted on 2006-08-21 19:22:46 by SpooK</div>
   </div>
   <div class="post" id="post-184693">
    <div class="subject"><a href="#post-184693">Re: Detect SSE4 ?</a></div>
    <div class="body">CPUID.01H:EDX.MMX&nbsp;  <br />CPUID.01H:EDX.SSE&nbsp; <br />CPUID.01H:EDX.SSE2 <br />CPUID.01H:ECX.SSE3 <br />CPUID.01H:ECX.SSE4 <br /><br />CPUID.80000001H:EDX.3DNow!&nbsp;  <br />CPUID.80000001H:EDX.E3DNow! <br /></div>
    <div class="meta">Posted on 2006-08-22 01:21:23 by Nexo</div>
   </div>
   <div class="post" id="post-184696">
    <div class="subject"><a href="#post-184696">Re: Detect SSE4 ?</a></div>
    <div class="body"><div class="quote"><br />I think Agner had something of the sort in his optimization material site, not absolutely sure though.<br /></div><br /><br />http://www.agner.org/optimize/#asmlib<br /><br />InstructionSet function; it seems detecting SSE4 is still unsupported.</div>
    <div class="meta">Posted on 2006-08-22 02:30:28 by MazeGen</div>
   </div>
   <div class="post" id="post-184707">
    <div class="subject"><a href="#post-184707">Re: Detect SSE4 ?</a></div>
    <div class="body">Well, if Nexo is right and this will be true for other CPUs, problem is solved :)<br /><br />Btw, is the intel documentation for core2/SSE4 even ready yet? Agner writes that he got hold of preliminary info/whatever.<br /></div>
    <div class="meta">Posted on 2006-08-22 07:46:37 by f0dder</div>
   </div>
   <div class="post" id="post-184709">
    <div class="subject"><a href="#post-184709">Re: Detect SSE4 ?</a></div>
    <div class="body">The latest revision (20) is just Core 1. SSE4 instructions are mentioned only in opcode map, there is no description of them.</div>
    <div class="meta">Posted on 2006-08-22 07:50:36 by MazeGen</div>
   </div>
  </div>
 </body>
</html>